// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "04/30/2025 10:37:04"

// 
// Device: Altera 10CL040YF484C8G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module spi (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	clk,
	reset_n,
	led,
	unused_pin_l6,
	led_nios,
	esc_sclk_pin_m2,
	esc_ss_n_pin_m1,
	esc_cs_export_pin_m4,
	esc_mosi_pin_m3,
	esc_miso_pin_n2,
	esc_eepdone_input_export_pin_n1,
	reserved_reset_n,
	unused_pin_p2,
	unused_pin_p1,
	unused_pin_r2);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	clk;
input 	reset_n;
output 	led;
output 	unused_pin_l6;
output 	led_nios;
output 	esc_sclk_pin_m2;
output 	esc_ss_n_pin_m1;
output 	esc_cs_export_pin_m4;
output 	esc_mosi_pin_m3;
input 	esc_miso_pin_n2;
input 	esc_eepdone_input_export_pin_n1;
input 	reserved_reset_n;
output 	unused_pin_p2;
output 	unused_pin_p1;
output 	unused_pin_r2;

// Design Ports Information
// led	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_l6	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led_nios	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_sclk_pin_m2	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_ss_n_pin_m1	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_cs_export_pin_m4	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_mosi_pin_m3	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reserved_reset_n	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_p2	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_p1	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unused_pin_r2	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_eepdone_input_export_pin_n1	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset_n	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// esc_miso_pin_n2	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \reserved_reset_n~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \u0|count[0]~32_combout ;
wire \u0|count[0]~33 ;
wire \u0|count[1]~34_combout ;
wire \u0|count[1]~35 ;
wire \u0|count[2]~36_combout ;
wire \u0|count[2]~37 ;
wire \u0|count[3]~38_combout ;
wire \u0|count[3]~39 ;
wire \u0|count[4]~40_combout ;
wire \u0|count[4]~41 ;
wire \u0|count[5]~42_combout ;
wire \u0|count[5]~43 ;
wire \u0|count[6]~44_combout ;
wire \u0|count[6]~45 ;
wire \u0|count[7]~46_combout ;
wire \u0|count[7]~47 ;
wire \u0|count[8]~48_combout ;
wire \u0|count[8]~49 ;
wire \u0|count[9]~50_combout ;
wire \u0|count[9]~51 ;
wire \u0|count[10]~52_combout ;
wire \u0|count[10]~53 ;
wire \u0|count[11]~54_combout ;
wire \u0|count[11]~55 ;
wire \u0|count[12]~56_combout ;
wire \u0|count[12]~57 ;
wire \u0|count[13]~58_combout ;
wire \u0|count[13]~59 ;
wire \u0|count[14]~60_combout ;
wire \u0|count[14]~61 ;
wire \u0|count[15]~62_combout ;
wire \u0|count[15]~63 ;
wire \u0|count[16]~64_combout ;
wire \u0|count[16]~65 ;
wire \u0|count[17]~66_combout ;
wire \u0|count[17]~67 ;
wire \u0|count[18]~68_combout ;
wire \u0|count[18]~69 ;
wire \u0|count[19]~70_combout ;
wire \u0|count[19]~71 ;
wire \u0|count[20]~72_combout ;
wire \u0|count[20]~73 ;
wire \u0|count[21]~74_combout ;
wire \u0|count[21]~75 ;
wire \u0|count[22]~76_combout ;
wire \u0|count[22]~77 ;
wire \u0|count[23]~78_combout ;
wire \u0|count[23]~79 ;
wire \u0|count[24]~80_combout ;
wire \u0|count[24]~81 ;
wire \u0|count[25]~82_combout ;
wire \u0|count[25]~83 ;
wire \u0|count[26]~84_combout ;
wire \u0|count[26]~85 ;
wire \u0|count[27]~86_combout ;
wire \u0|count[27]~87 ;
wire \u0|count[28]~88_combout ;
wire \u0|count[28]~89 ;
wire \u0|count[29]~90_combout ;
wire \u0|count[29]~91 ;
wire \u0|count[30]~92_combout ;
wire \u0|count[30]~93 ;
wire \u0|count[31]~94_combout ;
wire \u0|LessThan0~1_combout ;
wire \u0|LessThan0~6_combout ;
wire \u0|LessThan0~3_combout ;
wire \u0|LessThan0~2_combout ;
wire \u0|LessThan0~4_combout ;
wire \u0|LessThan0~5_combout ;
wire \u0|LessThan0~7_combout ;
wire \u0|LessThan0~0_combout ;
wire \u0|LessThan0~8_combout ;
wire \u0|led_output~0_combout ;
wire \u0|led_output~q ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \reset_n~input_o ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ;
wire \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ;
wire \u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ;
wire \u1|rst_controller|r_sync_rst_chain~1_combout ;
wire \u1|rst_controller|r_sync_rst_chain~0_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ;
wire \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ;
wire \u1|rst_controller|WideOr0~0_combout ;
wire \u1|rst_controller|r_sync_rst~q ;
wire \u1|rst_controller|r_sync_rst~clkctrl_outclk ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ;
wire \u1|nios|cpu|i_read_nxt~0_combout ;
wire \u1|nios|cpu|i_read~q ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ;
wire \u1|ram|wren~0_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ;
wire \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ;
wire \u1|rst_controller|always2~0_combout ;
wire \u1|rst_controller|r_early_rst~q ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ;
wire \u1|nios|cpu|F_valid~0_combout ;
wire \u1|nios|cpu|D_valid~feeder_combout ;
wire \u1|nios|cpu|D_valid~q ;
wire \u1|nios|cpu|R_valid~feeder_combout ;
wire \u1|nios|cpu|R_valid~q ;
wire \u1|nios|cpu|D_ctrl_mem8~0_combout ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~0_combout ;
wire \u1|nios|cpu|D_ctrl_hi_imm16~1_combout ;
wire \u1|nios|cpu|R_ctrl_hi_imm16~q ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ;
wire \u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ;
wire \u1|nios|cpu|Equal0~13_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ;
wire \u1|nios|cpu|Equal62~9_combout ;
wire \u1|nios|cpu|Equal62~14_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ;
wire \u1|nios|cpu|Equal0~12_combout ;
wire \u1|nios|cpu|Equal0~17_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ;
wire \u1|nios|cpu|Equal0~16_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ;
wire \u1|nios|cpu|Equal0~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ;
wire \u1|nios|cpu|Equal62~6_combout ;
wire \u1|nios|cpu|D_op_opx_rsv00~0_combout ;
wire \u1|nios|cpu|Equal62~5_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ;
wire \u1|nios|cpu|Equal62~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ;
wire \u1|nios|cpu|Equal62~11_combout ;
wire \u1|nios|cpu|D_op_opx_rsv17~0_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ;
wire \u1|nios|cpu|Equal62~4_combout ;
wire \u1|nios|cpu|D_op_cmpge~0_combout ;
wire \u1|nios|cpu|Equal62~8_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ;
wire \u1|nios|cpu|D_op_opx_rsv63~0_combout ;
wire \u1|nios|cpu|Equal62~3_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ;
wire \u1|nios|cpu|Equal0~15_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ;
wire \u1|nios|cpu|Equal62~13_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ;
wire \u1|nios|cpu|Equal62~1_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~1_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~0_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~2_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ;
wire \u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ;
wire \u1|nios|cpu|R_ctrl_force_src2_zero~q ;
wire \u1|nios|cpu|E_src2[6]~15_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ;
wire \u1|nios|cpu|Equal0~9_combout ;
wire \u1|nios|cpu|D_ctrl_exception~0_combout ;
wire \u1|nios|cpu|D_ctrl_exception~1_combout ;
wire \u1|nios|cpu|D_ctrl_exception~2_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ;
wire \u1|nios|cpu|Equal0~14_combout ;
wire \u1|nios|cpu|D_dst_regnum[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ;
wire \u1|nios|cpu|R_src2_lo[3]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ;
wire \u1|nios|cpu|D_ctrl_exception~4_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ;
wire \u1|nios|cpu|D_ctrl_exception~3_combout ;
wire \u1|nios|cpu|D_ctrl_exception~5_combout ;
wire \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ;
wire \u1|nios|cpu|D_ctrl_exception~6_combout ;
wire \u1|nios|cpu|R_ctrl_exception~q ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~1_combout ;
wire \u1|nios|cpu|F_pc_plus_one[1]~3 ;
wire \u1|nios|cpu|F_pc_plus_one[2]~4_combout ;
wire \u1|nios|cpu|E_valid_from_R~0_combout ;
wire \u1|nios|cpu|E_valid_from_R~q ;
wire \u1|nios|cpu|D_ctrl_jmp_direct~1_combout ;
wire \u1|nios|cpu|R_ctrl_jmp_direct~q ;
wire \u1|nios|cpu|R_src1~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12]~0_combout ;
wire \u1|nios|cpu|D_ctrl_st~0_combout ;
wire \u1|nios|cpu|R_ctrl_st~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ;
wire \u1|nios|cpu|D_ctrl_ld~2_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~0_combout ;
wire \u1|nios|cpu|D_ctrl_ld~3_combout ;
wire \u1|nios|cpu|R_ctrl_ld~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ;
wire \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ;
wire \u1|nios|cpu|D_logic_op_raw[1]~0_combout ;
wire \u1|nios|cpu|D_logic_op[1]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ;
wire \u1|nios|cpu|R_ctrl_br_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_br_nxt~1_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~5_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~3_combout ;
wire \u1|nios|cpu|Equal0~6_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~2_combout ;
wire \u1|nios|cpu|D_ctrl_br_cmp~4_combout ;
wire \u1|nios|cpu|R_ctrl_br_cmp~q ;
wire \u1|nios|cpu|D_op_rdctl~combout ;
wire \u1|nios|cpu|R_ctrl_rd_ctl_reg~q ;
wire \u1|nios|cpu|E_alu_result~0_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ;
wire \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ;
wire \u1|nios|cpu|D_ctrl_mem32~0_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ;
wire \u1|nios|cpu|av_ld_aligning_data~q ;
wire \u1|nios|cpu|Add1~17_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~7_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~6_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~3_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~4_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~5_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~8_combout ;
wire \u1|nios|cpu|D_ctrl_retaddr~9_combout ;
wire \u1|nios|cpu|R_ctrl_retaddr~q ;
wire \u1|nios|cpu|R_ctrl_br~q ;
wire \u1|nios|cpu|R_src1~33_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ;
wire \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ;
wire \u1|nios|cpu|F_pc_plus_one[6]~13 ;
wire \u1|nios|cpu|F_pc_plus_one[7]~15 ;
wire \u1|nios|cpu|F_pc_plus_one[8]~16_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout ;
wire \u1|nios|cpu|F_pc_plus_one[8]~17 ;
wire \u1|nios|cpu|F_pc_plus_one[9]~18_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~20_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout ;
wire \u1|esc_spi|data_to_cpu[7]~1_combout ;
wire \u1|esc_spi|Add1~7 ;
wire \u1|esc_spi|Add1~8_combout ;
wire \u1|esc_spi|Add1~0_combout ;
wire \u1|esc_spi|p1_slowcount[2]~0_combout ;
wire \u1|esc_spi|p1_slowcount[0]~2_combout ;
wire \u1|esc_spi|p1_slowcount[1]~1_combout ;
wire \u1|esc_spi|always11~0_combout ;
wire \u1|esc_spi|state~0_combout ;
wire \u1|esc_spi|Add1~1 ;
wire \u1|esc_spi|Add1~2_combout ;
wire \u1|esc_spi|state~1_combout ;
wire \u1|esc_spi|Add1~3 ;
wire \u1|esc_spi|Add1~4_combout ;
wire \u1|esc_spi|Add1~5 ;
wire \u1|esc_spi|Add1~6_combout ;
wire \u1|esc_spi|Equal9~0_combout ;
wire \u1|esc_spi|Equal2~0_combout ;
wire \u1|esc_spi|transaction_primed~0_combout ;
wire \u1|esc_spi|transaction_primed~q ;
wire \u1|esc_spi|p1_data_wr_strobe~0_combout ;
wire \u1|esc_spi|data_to_cpu[9]~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ;
wire \u1|esc_spi|p1_wr_strobe~2_combout ;
wire \u1|esc_spi|wr_strobe~q ;
wire \u1|esc_spi|slaveselect_wr_strobe~0_combout ;
wire \u1|esc_spi|control_wr_strobe~combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~11_combout ;
wire \u1|nios|cpu|D_ctrl_ld_signed~1_combout ;
wire \u1|nios|cpu|R_ctrl_ld_signed~q ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ;
wire \u1|mm_interconnect_0|router|always1~2_combout ;
wire \u1|mm_interconnect_0|router|Equal7~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|debug|av_waitrequest~0_combout ;
wire \u1|debug|av_waitrequest~q ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ;
wire \u1|debug|av_waitrequest~1_combout ;
wire \u1|debug|fifo_rd~3_combout ;
wire \u1|debug|fifo_rd~2_combout ;
wire \u1|debug|t_dav~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ;
wire \u1|debug|wr_rfifo~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|debug|rvalid~0_combout ;
wire \u1|debug|rvalid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ;
wire \u1|debug|ac~0_combout ;
wire \u1|debug|ien_AE~2_combout ;
wire \u1|debug|ac~1_combout ;
wire \u1|debug|ac~q ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~combout ;
wire \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ;
wire \u1|esc_spi|SSO_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[10]~2_combout ;
wire \u1|esc_spi|p1_data_to_cpu[10]~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[10]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ;
wire \u1|nios|cpu|F_pc_plus_one[9]~19 ;
wire \u1|nios|cpu|F_pc_plus_one[10]~21 ;
wire \u1|nios|cpu|F_pc_plus_one[11]~22_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[11]~8_combout ;
wire \u1|nios|cpu|D_ctrl_mem16~1_combout ;
wire \u1|nios|cpu|D_ctrl_mem8~1_combout ;
wire \u1|nios|cpu|E_mem_byte_en[3]~2_combout ;
wire \u1|nios|cpu|E_st_data[12]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ;
wire \u1|nios|cpu|E_st_data[13]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a45 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[13]~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~15_combout ;
wire \u1|debug|fifo_wr~0_combout ;
wire \u1|debug|fifo_wr~q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ;
wire \u1|debug|r_val~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u1|nios|cpu|d_writedata[1]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \u1|debug|r_val~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \u1|debug|always2~0_combout ;
wire \u1|debug|woverflow~0_combout ;
wire \u1|debug|woverflow~q ;
wire \u1|esc_spi|endofpacketvalue_reg[14]~feeder_combout ;
wire \u1|esc_spi|data_to_cpu[12]~4_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[14]~11_combout ;
wire \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~16_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~17_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a46 ;
wire \u1|nios|cpu|F_iw[14]~38_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~3_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ;
wire \u1|debug|read_0~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~16_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~9_combout ;
wire \u1|nios|cpu|W_rf_wr_data[15]~7_combout ;
wire \u1|nios|cpu|E_mem_byte_en[2]~1_combout ;
wire \u1|nios|cpu|E_mem_byte_en[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~15_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~3_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ;
wire \u1|nios|cpu|E_st_data[20]~10_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~17_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~16_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ;
wire \u1|nios|cpu|E_src2[30]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ;
wire \u1|nios|cpu|E_st_data[19]~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a52 ;
wire \u1|nios|cpu|F_iw[20]~46_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ;
wire \u1|nios|cpu|F_iw[20]~47_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ;
wire \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ;
wire \u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ;
wire \u1|nios|cpu|R_src2_hi~0_combout ;
wire \u1|nios|cpu|Add1~57_combout ;
wire \u1|nios|cpu|Equal0~5_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~0_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~1_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~2_combout ;
wire \u1|nios|cpu|E_invert_arith_src_msb~q ;
wire \u1|nios|cpu|R_src1[31]~36_combout ;
wire \u1|nios|cpu|R_src2_hi[15]~1_combout ;
wire \u1|nios|cpu|R_src2_hi[15]~2_combout ;
wire \u1|nios|cpu|Add1~56_combout ;
wire \u1|nios|cpu|E_src2[29]~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a51 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ;
wire \u1|nios|cpu|F_iw[19]~48_combout ;
wire \u1|nios|cpu|Add1~58_combout ;
wire \u1|nios|cpu|E_src2[28]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ;
wire \u1|nios|cpu|wait_for_one_post_bret_inst~q ;
wire \u1|nios|cpu|hbreak_pending_nxt~0_combout ;
wire \u1|nios|cpu|hbreak_pending~q ;
wire \u1|nios|cpu|hbreak_req~0_combout ;
wire \u1|nios|cpu|F_iw[18]~50_combout ;
wire \u1|nios|cpu|F_iw[18]~70_combout ;
wire \u1|nios|cpu|Add1~59_combout ;
wire \u1|nios|cpu|Add1~60_combout ;
wire \u1|nios|cpu|R_src1[27]~40_combout ;
wire \u1|nios|cpu|R_src1[26]~41_combout ;
wire \u1|nios|cpu|Add1~61_combout ;
wire \u1|nios|cpu|E_src2[25]~7_combout ;
wire \u1|nios|cpu|Add1~62_combout ;
wire \u1|nios|cpu|E_src2[24]~8_combout ;
wire \u1|nios|cpu|Add1~63_combout ;
wire \u1|nios|cpu|E_src2[23]~9_combout ;
wire \u1|nios|cpu|Add1~64_combout ;
wire \u1|nios|cpu|R_src1[23]~44_combout ;
wire \u1|nios|cpu|E_src2[22]~10_combout ;
wire \u1|nios|cpu|Add1~65_combout ;
wire \u1|nios|cpu|E_src2[21]~11_combout ;
wire \u1|nios|cpu|Add1~66_combout ;
wire \u1|nios|cpu|Add1~67_combout ;
wire \u1|nios|cpu|R_src1[20]~47_combout ;
wire \u1|nios|cpu|Add1~68_combout ;
wire \u1|nios|cpu|R_src1[19]~48_combout ;
wire \u1|nios|cpu|E_src2[18]~14_combout ;
wire \u1|nios|cpu|Add1~69_combout ;
wire \u1|nios|cpu|R_src1[18]~49_combout ;
wire \u1|nios|cpu|E_src1[17]~0_combout ;
wire \u1|nios|cpu|E_src2[17]~0_combout ;
wire \u1|nios|cpu|Add1~0_combout ;
wire \u1|nios|cpu|E_src1[16]~1_combout ;
wire \u1|nios|cpu|F_pc_plus_one[11]~23 ;
wire \u1|nios|cpu|F_pc_plus_one[12]~24_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[12]~7_combout ;
wire \u1|nios|cpu|F_pc_plus_one[12]~25 ;
wire \u1|nios|cpu|F_pc_plus_one[13]~26_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[13]~6_combout ;
wire \u1|nios|cpu|F_pc_plus_one[13]~27 ;
wire \u1|nios|cpu|F_pc_plus_one[14]~28_combout ;
wire \u1|nios|cpu|Add1~1_combout ;
wire \u1|nios|cpu|R_src2_lo[15]~0_combout ;
wire \u1|nios|cpu|Add1~2_combout ;
wire \u1|nios|cpu|R_src2_lo[14]~1_combout ;
wire \u1|nios|cpu|Add1~3_combout ;
wire \u1|nios|cpu|R_src2_lo[13]~2_combout ;
wire \u1|nios|cpu|Add1~4_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ;
wire \u1|nios|cpu|F_iw[17]~51_combout ;
wire \u1|nios|cpu|F_iw[17]~52_combout ;
wire \u1|nios|cpu|F_iw[17]~71_combout ;
wire \u1|nios|cpu|R_src2_lo[11]~4_combout ;
wire \u1|nios|cpu|Add1~6_combout ;
wire \u1|nios|cpu|R_src2_lo[10]~5_combout ;
wire \u1|nios|cpu|Add1~7_combout ;
wire \u1|nios|cpu|R_src2_lo[9]~6_combout ;
wire \u1|nios|cpu|Add1~8_combout ;
wire \u1|nios|cpu|E_src1[9]~8_combout ;
wire \u1|nios|cpu|F_pc_plus_one[7]~14_combout ;
wire \u1|nios|cpu|R_src2_lo[8]~7_combout ;
wire \u1|nios|cpu|Add1~9_combout ;
wire \u1|nios|cpu|E_src1[7]~10_combout ;
wire \u1|nios|cpu|R_src2_lo[5]~10_combout ;
wire \u1|nios|cpu|Add1~12_combout ;
wire \u1|nios|cpu|Add1~13_combout ;
wire \u1|nios|cpu|E_src1[3]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a38 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ;
wire \u1|nios|cpu|F_iw[6]~44_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ;
wire \u1|nios|cpu|F_iw[6]~45_combout ;
wire \u1|nios|cpu|E_src1[2]~15_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~0_combout ;
wire \u1|nios|cpu|R_src1[1]~34_combout ;
wire \u1|nios|cpu|Add1~19_cout ;
wire \u1|nios|cpu|Add1~21 ;
wire \u1|nios|cpu|Add1~23 ;
wire \u1|nios|cpu|Add1~25 ;
wire \u1|nios|cpu|Add1~27 ;
wire \u1|nios|cpu|Add1~29 ;
wire \u1|nios|cpu|Add1~31 ;
wire \u1|nios|cpu|Add1~33 ;
wire \u1|nios|cpu|Add1~35 ;
wire \u1|nios|cpu|Add1~37 ;
wire \u1|nios|cpu|Add1~39 ;
wire \u1|nios|cpu|Add1~41 ;
wire \u1|nios|cpu|Add1~43 ;
wire \u1|nios|cpu|Add1~45 ;
wire \u1|nios|cpu|Add1~47 ;
wire \u1|nios|cpu|Add1~49 ;
wire \u1|nios|cpu|Add1~51 ;
wire \u1|nios|cpu|Add1~53 ;
wire \u1|nios|cpu|Add1~54_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout ;
wire \u1|nios|cpu|F_pc_plus_one[14]~29 ;
wire \u1|nios|cpu|F_pc_plus_one[15]~30_combout ;
wire \u1|nios|cpu|Add1~55 ;
wire \u1|nios|cpu|Add1~71 ;
wire \u1|nios|cpu|Add1~73 ;
wire \u1|nios|cpu|Add1~75 ;
wire \u1|nios|cpu|Add1~77 ;
wire \u1|nios|cpu|Add1~79 ;
wire \u1|nios|cpu|Add1~81 ;
wire \u1|nios|cpu|Add1~83 ;
wire \u1|nios|cpu|Add1~85 ;
wire \u1|nios|cpu|Add1~87 ;
wire \u1|nios|cpu|Add1~89 ;
wire \u1|nios|cpu|Add1~91 ;
wire \u1|nios|cpu|Add1~93 ;
wire \u1|nios|cpu|Add1~95 ;
wire \u1|nios|cpu|Add1~96_combout ;
wire \u1|nios|cpu|E_logic_result[31]~17_combout ;
wire \u1|nios|cpu|W_alu_result[31]~18_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot_right~q ;
wire \u1|nios|cpu|Equal62~7_combout ;
wire \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ;
wire \u1|nios|cpu|R_ctrl_rot_right~q ;
wire \u1|nios|cpu|D_ctrl_shift_logical~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~1_combout ;
wire \u1|nios|cpu|D_ctrl_shift_logical~2_combout ;
wire \u1|nios|cpu|R_ctrl_shift_logical~q ;
wire \u1|nios|cpu|E_shift_rot_fill_bit~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout ;
wire \u1|nios|cpu|E_new_inst~q ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[5]~10_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[6]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[7]~9_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[8]~8_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[9]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[10]~6_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[11]~5_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[12]~4_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[13]~13_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[14]~3_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[15]~2_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[16]~1_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[17]~0_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout ;
wire \u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~0_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~1_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~2_combout ;
wire \u1|nios|cpu|D_ctrl_shift_rot~3_combout ;
wire \u1|nios|cpu|R_ctrl_shift_rot~q ;
wire \u1|nios|cpu|W_rf_wr_data[31]~21_combout ;
wire \u1|nios|cpu|R_src1[30]~37_combout ;
wire \u1|nios|cpu|Add1~94_combout ;
wire \u1|nios|cpu|E_logic_result[30]~18_combout ;
wire \u1|nios|cpu|W_alu_result[30]~19_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ;
wire \u1|nios|cpu|W_rf_wr_data[30]~22_combout ;
wire \u1|nios|cpu|R_src1[29]~38_combout ;
wire \u1|nios|cpu|Add1~92_combout ;
wire \u1|nios|cpu|E_logic_result[29]~19_combout ;
wire \u1|nios|cpu|W_alu_result[29]~20_combout ;
wire \u1|nios|cpu|W_rf_wr_data[29]~23_combout ;
wire \u1|nios|cpu|R_src1[28]~39_combout ;
wire \u1|nios|cpu|Add1~90_combout ;
wire \u1|nios|cpu|E_logic_result[28]~20_combout ;
wire \u1|nios|cpu|W_alu_result[28]~21_combout ;
wire \u1|nios|cpu|W_rf_wr_data[28]~24_combout ;
wire \u1|nios|cpu|E_src2[27]~5_combout ;
wire \u1|nios|cpu|E_logic_result[27]~21_combout ;
wire \u1|nios|cpu|Add1~88_combout ;
wire \u1|nios|cpu|W_alu_result[27]~22_combout ;
wire \u1|nios|cpu|W_rf_wr_data[27]~25_combout ;
wire \u1|nios|cpu|E_st_data[23]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a53 ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ;
wire \u1|nios|cpu|F_iw[21]~41_combout ;
wire \u1|nios|cpu|E_src2[26]~6_combout ;
wire \u1|nios|cpu|E_logic_result[26]~22_combout ;
wire \u1|nios|cpu|Add1~86_combout ;
wire \u1|nios|cpu|W_alu_result[26]~23_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a58 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ;
wire \u1|nios|cpu|W_rf_wr_data[26]~26_combout ;
wire \u1|nios|cpu|R_src1[25]~42_combout ;
wire \u1|nios|cpu|E_logic_result[25]~23_combout ;
wire \u1|nios|cpu|Add1~84_combout ;
wire \u1|nios|cpu|W_alu_result[25]~24_combout ;
wire \u1|nios|cpu|W_rf_wr_data[25]~27_combout ;
wire \u1|nios|cpu|R_src1[24]~43_combout ;
wire \u1|nios|cpu|E_logic_result[24]~24_combout ;
wire \u1|nios|cpu|Add1~82_combout ;
wire \u1|nios|cpu|W_alu_result[24]~25_combout ;
wire \u1|nios|cpu|W_rf_wr_data[24]~28_combout ;
wire \u1|nios|cpu|d_writedata[27]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ;
wire \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ;
wire \u1|nios|cpu|E_logic_result[23]~25_combout ;
wire \u1|nios|cpu|Add1~80_combout ;
wire \u1|nios|cpu|W_alu_result[23]~26_combout ;
wire \u1|nios|cpu|W_rf_wr_data[23]~29_combout ;
wire \u1|nios|cpu|R_src1[22]~45_combout ;
wire \u1|nios|cpu|E_logic_result[22]~26_combout ;
wire \u1|nios|cpu|Add1~78_combout ;
wire \u1|nios|cpu|W_alu_result[22]~27_combout ;
wire \u1|nios|cpu|W_rf_wr_data[22]~30_combout ;
wire \u1|nios|cpu|d_writedata[31]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a63 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout ;
wire \u1|nios|cpu|F_iw[31]~67_combout ;
wire \u1|nios|cpu|F_iw[31]~68_combout ;
wire \u1|nios|cpu|R_src1[21]~46_combout ;
wire \u1|nios|cpu|Add1~76_combout ;
wire \u1|nios|cpu|E_logic_result[21]~27_combout ;
wire \u1|nios|cpu|W_alu_result[21]~28_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~17_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~5_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[21]~31_combout ;
wire \u1|nios|cpu|E_src2[20]~12_combout ;
wire \u1|nios|cpu|E_logic_result[20]~28_combout ;
wire \u1|nios|cpu|Add1~74_combout ;
wire \u1|nios|cpu|W_alu_result[20]~29_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[4]~6_combout ;
wire \u1|nios|cpu|W_rf_wr_data[20]~32_combout ;
wire \u1|nios|cpu|E_src2[19]~13_combout ;
wire \u1|nios|cpu|E_logic_result[19]~29_combout ;
wire \u1|nios|cpu|Add1~72_combout ;
wire \u1|nios|cpu|W_alu_result[19]~30_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[3]~7_combout ;
wire \u1|nios|cpu|W_rf_wr_data[19]~33_combout ;
wire \u1|nios|cpu|E_st_data[18]~12_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a50 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ;
wire \u1|nios|cpu|F_iw[18]~49_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~2_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ;
wire \u1|nios|cpu|E_logic_result[18]~31_combout ;
wire \u1|nios|cpu|Add1~70_combout ;
wire \u1|nios|cpu|W_alu_result[18]~31_combout ;
wire \u1|nios|cpu|W_rf_wr_data[18]~34_combout ;
wire \u1|nios|cpu|E_st_data[17]~13_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~8_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~0_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout ;
wire \u1|nios|cpu|E_logic_result[17]~0_combout ;
wire \u1|nios|cpu|W_alu_result[17]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[17]~5_combout ;
wire \u1|nios|cpu|E_st_data[21]~9_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~10_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~13_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~11_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~12_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~1_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[16]~6_combout ;
wire \u1|nios|cpu|E_st_data[22]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a54 ;
wire \u1|nios|cpu|F_iw[22]~17_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~4_combout ;
wire \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data_en~2_combout ;
wire \u1|nios|cpu|W_rf_wr_data[14]~8_combout ;
wire \u1|nios|cpu|d_writedata[26]~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[13]~12_combout ;
wire \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[5]~4_combout ;
wire \u1|nios|cpu|W_rf_wr_data[13]~9_combout ;
wire \u1|nios|cpu|d_writedata[30]~6_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a62 ;
wire \u1|nios|cpu|F_iw[30]~65_combout ;
wire \u1|nios|cpu|F_iw[30]~66_combout ;
wire \u1|nios|cpu|E_src1[12]~5_combout ;
wire \u1|nios|cpu|F_pc_plus_one[10]~20_combout ;
wire \u1|nios|cpu|E_logic_result[12]~4_combout ;
wire \u1|nios|cpu|W_alu_result[12]~5_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~21_combout ;
wire \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[12]~13_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~19_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~20_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a44 ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~5_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[12]~10_combout ;
wire \u1|nios|cpu|E_st_data[14]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ;
wire \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[11]~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~22_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~25_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~23_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~24_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~6_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[11]~11_combout ;
wire \u1|nios|cpu|d_writedata[29]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a61 ;
wire \u1|nios|cpu|F_iw[29]~63_combout ;
wire \u1|nios|cpu|F_iw[29]~64_combout ;
wire \u1|nios|cpu|E_src1[14]~3_combout ;
wire \u1|nios|cpu|Add1~48_combout ;
wire \u1|nios|cpu|E_logic_result[14]~3_combout ;
wire \u1|nios|cpu|W_alu_result[14]~3_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a42 ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[10]~6_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[2]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[10]~3_combout ;
wire \u1|nios|cpu|E_st_data[9]~14_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a41 ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~29_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~15_combout ;
wire \u1|esc_spi|EOP~12_combout ;
wire \u1|esc_spi|EOP~11_combout ;
wire \u1|esc_spi|status_wr_strobe~combout ;
wire \u1|esc_spi|EOP~13_combout ;
wire \u1|esc_spi|p1_rd_strobe~0_combout ;
wire \u1|esc_spi|rd_strobe~q ;
wire \u1|esc_spi|p1_data_rd_strobe~0_combout ;
wire \u1|esc_spi|p1_data_rd_strobe~combout ;
wire \u1|esc_spi|tx_holding_reg[2]~feeder_combout ;
wire \u1|esc_spi|SCLK_reg~0_combout ;
wire \u1|esc_spi|SCLK_reg~1_combout ;
wire \u1|esc_spi|SCLK_reg~q ;
wire \u1|esc_spi|shift_reg~2_combout ;
wire \u1|esc_spi|tx_holding_reg[1]~feeder_combout ;
wire \esc_miso_pin_n2~input_o ;
wire \u1|esc_spi|MISO_reg~0_combout ;
wire \u1|esc_spi|MISO_reg~q ;
wire \u1|esc_spi|shift_reg~10_combout ;
wire \u1|esc_spi|shift_reg[6]~11_combout ;
wire \u1|esc_spi|shift_reg~9_combout ;
wire \u1|esc_spi|shift_reg~8_combout ;
wire \u1|esc_spi|tx_holding_reg[3]~feeder_combout ;
wire \u1|esc_spi|shift_reg~7_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[3]~feeder_combout ;
wire \u1|esc_spi|EOP~1_combout ;
wire \u1|esc_spi|rx_holding_reg[0]~feeder_combout ;
wire \u1|esc_spi|EOP~0_combout ;
wire \u1|esc_spi|tx_holding_reg[7]~feeder_combout ;
wire \u1|esc_spi|shift_reg~3_combout ;
wire \u1|esc_spi|EOP~3_combout ;
wire \u1|esc_spi|tx_holding_reg[5]~feeder_combout ;
wire \u1|esc_spi|shift_reg~6_combout ;
wire \u1|esc_spi|shift_reg~5_combout ;
wire \u1|esc_spi|EOP~2_combout ;
wire \u1|esc_spi|EOP~4_combout ;
wire \u1|esc_spi|EOP~5_combout ;
wire \u1|esc_spi|EOP~6_combout ;
wire \u1|esc_spi|EOP~8_combout ;
wire \u1|esc_spi|EOP~7_combout ;
wire \u1|esc_spi|EOP~9_combout ;
wire \u1|esc_spi|EOP~10_combout ;
wire \u1|esc_spi|EOP~14_combout ;
wire \u1|esc_spi|EOP~q ;
wire \u1|esc_spi|p1_data_to_cpu[9]~16_combout ;
wire \u1|esc_spi|iEOP_reg~q ;
wire \u1|esc_spi|data_to_cpu[9]~2_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~17_combout ;
wire \u1|esc_spi|p1_data_to_cpu[9]~18_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~26_combout ;
wire \u1|debug|ien_AE~feeder_combout ;
wire \u1|debug|ien_AE~q ;
wire \u1|debug|LessThan0~0_combout ;
wire \u1|debug|LessThan0~1_combout ;
wire \u1|debug|fifo_AE~q ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~27_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~28_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~7_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[9]~12_combout ;
wire \u1|nios|cpu|E_st_data[15]~8_combout ;
wire \u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ;
wire \u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[15]~10_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~13_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~14_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a47 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[15]~5_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~2_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ;
wire \u1|nios|cpu|av_fill_bit~0_combout ;
wire \u1|esc_spi|data_rd_strobe~q ;
wire \u1|esc_spi|RRDY~0_combout ;
wire \u1|esc_spi|RRDY~q ;
wire \u1|esc_spi|ROE~0_combout ;
wire \u1|esc_spi|ROE~q ;
wire \u1|esc_spi|TRDY~0_combout ;
wire \u1|esc_spi|TOE~0_combout ;
wire \u1|esc_spi|TOE~q ;
wire \u1|esc_spi|E~combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~7_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~6_combout ;
wire \u1|esc_spi|iE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[8]~8_combout ;
wire \u1|esc_spi|p1_data_to_cpu[8]~9_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~8_combout ;
wire \u1|debug|Add0~1 ;
wire \u1|debug|Add0~3 ;
wire \u1|debug|Add0~5 ;
wire \u1|debug|Add0~7 ;
wire \u1|debug|Add0~9 ;
wire \u1|debug|Add0~11 ;
wire \u1|debug|Add0~12_combout ;
wire \u1|debug|Add0~8_combout ;
wire \u1|debug|Add0~6_combout ;
wire \u1|debug|LessThan1~1_combout ;
wire \u1|debug|Add0~10_combout ;
wire \u1|debug|Add0~2_combout ;
wire \u1|debug|Add0~4_combout ;
wire \u1|debug|Add0~0_combout ;
wire \u1|debug|LessThan1~0_combout ;
wire \u1|debug|LessThan1~2_combout ;
wire \u1|debug|fifo_AF~q ;
wire \u1|debug|ien_AF~feeder_combout ;
wire \u1|debug|ien_AF~q ;
wire \u1|debug|pause_irq~0_combout ;
wire \u1|debug|pause_irq~q ;
wire \u1|debug|av_readdata[8]~0_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~9_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~1_combout ;
wire \u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout ;
wire \u1|nios|cpu|W_rf_wr_data[8]~13_combout ;
wire \u1|nios|cpu|E_st_data[10]~0_combout ;
wire \u1|esc_spi|write_shift_reg~0_combout ;
wire \u1|esc_spi|always6~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~19_combout ;
wire \u1|esc_spi|iRRDY_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[7]~20_combout ;
wire \u1|esc_spi|p1_data_to_cpu[7]~21_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~5_combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ;
wire \u1|debug|av_readdata[7]~3_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a39 ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~6_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~8_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[7]~9_combout ;
wire \u1|nios|cpu|E_logic_result[1]~30_combout ;
wire \u1|nios|cpu|W_alu_result[1]~17_combout ;
wire \u1|nios|cpu|av_ld_byte0_data[0]~0_combout ;
wire \u1|nios|cpu|W_rf_wr_data[7]~14_combout ;
wire \u1|nios|cpu|E_src2[16]~1_combout ;
wire \u1|nios|cpu|E_logic_result[16]~1_combout ;
wire \u1|nios|cpu|Add1~52_combout ;
wire \u1|nios|cpu|W_alu_result[16]~1_combout ;
wire \u1|mm_interconnect_0|router|Equal1~0_combout ;
wire \u1|mm_interconnect_0|router|Equal2~1_combout ;
wire \u1|mm_interconnect_0|router|Equal2~2_combout ;
wire \u1|esc_spi|p1_wr_strobe~0_combout ;
wire \u1|esc_spi|p1_wr_strobe~1_combout ;
wire \u1|esc_spi|p1_wr_strobe~3_combout ;
wire \u1|esc_spi|p1_data_wr_strobe~combout ;
wire \u1|esc_spi|data_wr_strobe~q ;
wire \u1|esc_spi|tx_holding_primed~0_combout ;
wire \u1|esc_spi|tx_holding_primed~q ;
wire \u1|esc_spi|transmitting~0_combout ;
wire \u1|esc_spi|transmitting~q ;
wire \u1|esc_spi|write_tx_holding~combout ;
wire \u1|esc_spi|shift_reg~4_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~22_combout ;
wire \u1|esc_spi|iTRDY_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[6]~23_combout ;
wire \u1|esc_spi|p1_data_to_cpu[6]~24_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~10_combout ;
wire \u1|debug|av_readdata[6]~4_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~12_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~11_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~13_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout ;
wire \u1|nios|cpu|W_rf_wr_data[6]~15_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~25_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~26_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~27_combout ;
wire \u1|esc_spi|p1_data_to_cpu[5]~28_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~15_combout ;
wire \u1|debug|av_readdata[5]~5_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a37 ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~16_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ;
wire \u1|nios|cpu|W_rf_wr_data[5]~16_combout ;
wire \u1|nios|cpu|R_src2_lo[12]~3_combout ;
wire \u1|nios|cpu|Add1~5_combout ;
wire \u1|nios|cpu|Add1~44_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[10]~9_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~20_combout ;
wire \u1|debug|av_readdata[4]~6_combout ;
wire \u1|esc_spi|iTOE_reg~q ;
wire \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~29_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~30_combout ;
wire \u1|esc_spi|p1_data_to_cpu[4]~31_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout ;
wire \u1|nios|cpu|W_rf_wr_data[4]~17_combout ;
wire \u1|nios|cpu|d_writedata[28]~4_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout ;
wire \u1|nios|cpu|F_iw[28]~61_combout ;
wire \u1|nios|cpu|F_iw[28]~62_combout ;
wire \u1|nios|cpu|E_src1[8]~9_combout ;
wire \u1|nios|cpu|Add1~36_combout ;
wire \u1|nios|cpu|E_logic_result[8]~8_combout ;
wire \u1|nios|cpu|W_alu_result[8]~9_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ;
wire \u1|debug|av_readdata[3]~7_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~32_combout ;
wire \u1|esc_spi|iROE_reg~q ;
wire \u1|esc_spi|p1_data_to_cpu[3]~33_combout ;
wire \u1|esc_spi|p1_data_to_cpu[3]~34_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[3]~28_combout ;
wire \u1|nios|cpu|W_rf_wr_data[3]~18_combout ;
wire \u1|nios|cpu|d_writedata[24]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a59 ;
wire \u1|nios|cpu|F_iw[27]~59_combout ;
wire \u1|nios|cpu|F_iw[27]~60_combout ;
wire \u1|nios|cpu|R_src1[0]~35_combout ;
wire \u1|nios|cpu|Add1~20_combout ;
wire \u1|nios|cpu|E_logic_result[0]~16_combout ;
wire \u1|nios|cpu|W_alu_result[0]~16_combout ;
wire \u1|nios|cpu|av_ld_rshift8~0_combout ;
wire \u1|nios|cpu|av_ld_rshift8~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a34 ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~1_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~4_combout ;
wire \u1|esc_spi|data_to_cpu[1]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[2]~5_combout ;
wire \u1|debug|av_readdata[2]~2_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~2_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~3_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[2]~4_combout ;
wire \u1|nios|cpu|W_rf_wr_data[2]~4_combout ;
wire \u1|nios|cpu|R_src2_lo[4]~13_combout ;
wire \u1|nios|cpu|E_logic_result[4]~12_combout ;
wire \u1|nios|cpu|W_alu_result[4]~13_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ;
wire \u1|nios|cpu|F_iw[7]~42_combout ;
wire \u1|nios|cpu|F_iw[7]~43_combout ;
wire \u1|nios|cpu|R_src2_lo[1]~16_combout ;
wire \u1|nios|cpu|Add1~16_combout ;
wire \u1|nios|cpu|Add1~22_combout ;
wire \u1|nios|cpu|E_mem_byte_en[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ;
wire \u1|nios|cpu|F_iw[10]~53_combout ;
wire \u1|nios|cpu|F_iw[10]~54_combout ;
wire \u1|nios|cpu|E_src1[6]~11_combout ;
wire \u1|nios|cpu|F_pc_plus_one[4]~8_combout ;
wire \u1|nios|cpu|E_logic_result[6]~11_combout ;
wire \u1|nios|cpu|W_alu_result[6]~11_combout ;
wire \u1|mm_interconnect_0|router|always1~4_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout ;
wire \u1|esc_spi_cs|always0~3_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout ;
wire \u1|esc_spi_cs|always0~0_combout ;
wire \u1|esc_spi_cs|always0~1_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ;
wire \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ;
wire \u1|nios|cpu|d_read_nxt~combout ;
wire \u1|nios|cpu|d_read~q ;
wire \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ;
wire \u1|nios|cpu|E_st_stall~combout ;
wire \u1|nios|cpu|d_write~q ;
wire \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ;
wire \u1|mm_interconnect_0|router|always1~3_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ;
wire \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ;
wire \u1|debug|av_readdata[1]~8_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~31_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a33 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~32_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~35_combout ;
wire \u1|esc_spi|p1_data_to_cpu[1]~36_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[1]~33_combout ;
wire \u1|nios|cpu|D_op_wrctl~combout ;
wire \u1|nios|cpu|R_ctrl_wrctl_inst~q ;
wire \u1|nios|cpu|Equal135~0_combout ;
wire \u1|nios|cpu|Equal135~1_combout ;
wire \u1|nios|cpu|W_ienable_reg_nxt~0_combout ;
wire \u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout ;
wire \u1|nios|cpu|E_wrctl_status~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[1]~4_combout ;
wire \u1|nios|cpu|E_control_rd_data[1]~5_combout ;
wire \u1|nios|cpu|W_rf_wr_data[1]~19_combout ;
wire \u1|nios|cpu|W_rf_wr_data[1]~20_combout ;
wire \u1|nios|cpu|E_st_data[8]~15_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ;
wire \u1|nios|cpu|F_iw[8]~57_combout ;
wire \u1|nios|cpu|F_iw[8]~58_combout ;
wire \u1|nios|cpu|E_src1[4]~13_combout ;
wire \u1|nios|cpu|Add1~28_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout ;
wire \u1|nios|cpu|F_pc_plus_one[2]~5 ;
wire \u1|nios|cpu|F_pc_plus_one[3]~6_combout ;
wire \u1|nios|cpu|Add1~30_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout ;
wire \u1|nios|cpu|F_pc_plus_one[3]~7 ;
wire \u1|nios|cpu|F_pc_plus_one[4]~9 ;
wire \u1|nios|cpu|F_pc_plus_one[5]~10_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout ;
wire \u1|nios|cpu|F_pc_plus_one[5]~11 ;
wire \u1|nios|cpu|F_pc_plus_one[6]~12_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ;
wire \u1|nios|cpu|F_iw[9]~55_combout ;
wire \u1|nios|cpu|F_iw[9]~56_combout ;
wire \u1|nios|cpu|R_src2_lo[3]~14_combout ;
wire \u1|nios|cpu|Add1~14_combout ;
wire \u1|nios|cpu|Add1~26_combout ;
wire \u1|nios|cpu|E_logic_result[3]~14_combout ;
wire \u1|nios|cpu|W_alu_result[3]~14_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a55 ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ;
wire \u1|nios|cpu|F_iw[23]~20_combout ;
wire \u1|nios|cpu|F_iw[23]~19_combout ;
wire \u1|nios|cpu|F_iw[23]~21_combout ;
wire \u1|nios|cpu|R_src2_lo[7]~8_combout ;
wire \u1|nios|cpu|Add1~10_combout ;
wire \u1|nios|cpu|Add1~34_combout ;
wire \u1|nios|cpu|E_logic_result[7]~9_combout ;
wire \u1|nios|cpu|W_alu_result[7]~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ;
wire \u1|nios|cpu|F_iw[26]~26_combout ;
wire \u1|nios|cpu|F_iw[26]~27_combout ;
wire \u1|nios|cpu|D_dst_regnum[4]~6_combout ;
wire \u1|nios|cpu|d_writedata[25]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a57 ;
wire \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ;
wire \u1|nios|cpu|F_iw[25]~24_combout ;
wire \u1|nios|cpu|F_iw[25]~25_combout ;
wire \u1|nios|cpu|D_dst_regnum[3]~5_combout ;
wire \u1|nios|cpu|D_dst_regnum[3]~10_combout ;
wire \u1|nios|cpu|R_src2_lo[6]~9_combout ;
wire \u1|nios|cpu|Add1~11_combout ;
wire \u1|nios|cpu|Add1~32_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ;
wire \u1|nios|cpu|F_iw[24]~22_combout ;
wire \u1|nios|cpu|F_iw[24]~23_combout ;
wire \u1|nios|cpu|D_dst_regnum[2]~1_combout ;
wire \u1|nios|cpu|D_dst_regnum[2]~9_combout ;
wire \u1|nios|cpu|E_st_data[11]~3_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ;
wire \u1|nios|cpu|F_iw[11]~28_combout ;
wire \u1|nios|cpu|F_iw[11]~29_combout ;
wire \u1|nios|cpu|Equal62~0_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~3_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~4_combout ;
wire \u1|nios|cpu|D_ctrl_alu_subtract~2_combout ;
wire \u1|nios|cpu|E_alu_sub~0_combout ;
wire \u1|nios|cpu|E_alu_sub~q ;
wire \u1|nios|cpu|R_src2_lo[2]~15_combout ;
wire \u1|nios|cpu|Add1~15_combout ;
wire \u1|nios|cpu|Add1~24_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout ;
wire \u1|nios|cpu|F_pc_plus_one[0]~1 ;
wire \u1|nios|cpu|F_pc_plus_one[1]~2_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ;
wire \u1|nios|cpu|F_iw[2]~10_combout ;
wire \u1|nios|cpu|F_iw[2]~11_combout ;
wire \u1|nios|cpu|Equal0~4_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~0_combout ;
wire \u1|nios|cpu|D_dst_regnum[1]~8_combout ;
wire \u1|nios|cpu|E_src1[5]~12_combout ;
wire \u1|nios|cpu|E_logic_result[5]~10_combout ;
wire \u1|nios|cpu|W_alu_result[5]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ;
wire \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ;
wire \u1|nios|cpu|F_iw[5]~36_combout ;
wire \u1|nios|cpu|F_iw[5]~37_combout ;
wire \u1|nios|cpu|Equal0~7_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ;
wire \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ;
wire \u1|nios|cpu|D_logic_op[0]~1_combout ;
wire \u1|nios|cpu|E_logic_result[2]~15_combout ;
wire \u1|nios|cpu|W_alu_result[2]~15_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a35 ;
wire \u1|nios|cpu|F_iw[3]~12_combout ;
wire \u1|nios|cpu|F_iw[3]~13_combout ;
wire \u1|nios|cpu|D_ctrl_mem16~0_combout ;
wire \u1|nios|cpu|d_byteenable[3]~0_combout ;
wire \u1|nios|cpu|E_st_data[16]~5_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ;
wire \u1|nios|cpu|F_iw[16]~32_combout ;
wire \u1|nios|cpu|F_iw[16]~33_combout ;
wire \u1|nios|cpu|Equal62~12_combout ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ;
wire \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ;
wire \u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ;
wire \u1|nios|cpu|Equal0~20_combout ;
wire \u1|nios|cpu|R_ctrl_br_uncond~q ;
wire \u1|nios|cpu|F_pc_sel_nxt~0_combout ;
wire \u1|nios|cpu|F_pc_sel_nxt.10~0_combout ;
wire \u1|nios|cpu|Add1~38_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ;
wire \u1|nios|cpu|W_ienable_reg[0]~feeder_combout ;
wire \u1|esc_spi|irq_reg~0_combout ;
wire \u1|esc_spi|irq_reg~2_combout ;
wire \u1|esc_spi|irq_reg~1_combout ;
wire \u1|esc_spi|irq_reg~3_combout ;
wire \u1|esc_spi|irq_reg~q ;
wire \u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout ;
wire \u1|nios|cpu|E_wrctl_status~1_combout ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ;
wire \u1|nios|cpu|E_wrctl_bstatus~0_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_bstatus_reg~q ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ;
wire \u1|nios|cpu|D_op_eret~combout ;
wire \u1|nios|cpu|E_wrctl_estatus~0_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ;
wire \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ;
wire \u1|nios|cpu|W_estatus_reg~q ;
wire \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ;
wire \u1|nios|cpu|W_status_reg_pie~q ;
wire \u1|nios|cpu|D_iw[30]~0_combout ;
wire \u1|nios|cpu|F_iw[14]~39_combout ;
wire \u1|nios|cpu|F_iw[14]~69_combout ;
wire \u1|nios|cpu|E_src1[10]~7_combout ;
wire \u1|nios|cpu|Add1~40_combout ;
wire \u1|nios|cpu|E_logic_result[10]~6_combout ;
wire \u1|nios|cpu|W_alu_result[10]~7_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ;
wire \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ;
wire \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ;
wire \u1|nios|cpu|F_iw[12]~34_combout ;
wire \u1|nios|cpu|F_iw[12]~35_combout ;
wire \u1|nios|cpu|D_ctrl_break~0_combout ;
wire \u1|nios|cpu|R_ctrl_break~q ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout ;
wire \u1|nios|cpu|F_pc_no_crst_nxt[14]~5_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~0_combout ;
wire \u1|mm_interconnect_0|router_001|Equal1~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ;
wire \u1|nios|cpu|F_iw[22]~16_combout ;
wire \u1|nios|cpu|F_iw[22]~18_combout ;
wire \u1|nios|cpu|D_dst_regnum[0]~3_combout ;
wire \u1|nios|cpu|D_dst_regnum[0]~4_combout ;
wire \u1|nios|cpu|D_dst_regnum[0]~7_combout ;
wire \u1|nios|cpu|E_src1[13]~4_combout ;
wire \u1|nios|cpu|Add1~46_combout ;
wire \u1|nios|cpu|E_logic_result[13]~13_combout ;
wire \u1|nios|cpu|W_alu_result[13]~4_combout ;
wire \u1|mm_interconnect_0|router|always1~0_combout ;
wire \u1|mm_interconnect_0|router|always1~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ;
wire \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ;
wire \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ;
wire \u1|nios|cpu|F_iw[15]~40_combout ;
wire \u1|nios|cpu|E_src1[11]~6_combout ;
wire \u1|nios|cpu|Add1~42_combout ;
wire \u1|nios|cpu|E_logic_result[11]~5_combout ;
wire \u1|nios|cpu|W_alu_result[11]~6_combout ;
wire \u1|mm_interconnect_0|router|Equal1~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ;
wire \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ;
wire \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ;
wire \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ;
wire \u1|nios|cpu|F_iw[13]~30_combout ;
wire \u1|nios|cpu|F_iw[13]~31_combout ;
wire \u1|nios|cpu|Equal62~10_combout ;
wire \u1|nios|cpu|hbreak_enabled~0_combout ;
wire \u1|nios|cpu|hbreak_enabled~feeder_combout ;
wire \u1|nios|cpu|hbreak_enabled~q ;
wire \u1|nios|cpu|D_iw[30]~1_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ;
wire \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ;
wire \u1|nios|cpu|F_iw[0]~6_combout ;
wire \u1|nios|cpu|F_iw[0]~7_combout ;
wire \u1|nios|cpu|Equal0~10_combout ;
wire \u1|nios|cpu|D_ctrl_logic~0_combout ;
wire \u1|nios|cpu|Equal0~8_combout ;
wire \u1|nios|cpu|D_ctrl_logic~combout ;
wire \u1|nios|cpu|R_ctrl_logic~q ;
wire \u1|nios|cpu|E_logic_result[9]~7_combout ;
wire \u1|nios|cpu|W_alu_result[9]~8_combout ;
wire \u1|mm_interconnect_0|router|Equal2~0_combout ;
wire \u1|mm_interconnect_0|router|Equal3~0_combout ;
wire \u1|mm_interconnect_0|router|Equal3~1_combout ;
wire \u1|led|always0~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|Add0~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ;
wire \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ;
wire \u1|mm_interconnect_0|cmd_demux|sink_ready~10_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ;
wire \u1|mm_interconnect_0|cmd_demux|WideOr0~combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ;
wire \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ;
wire \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ;
wire \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ;
wire \u1|nios|cpu|F_iw[4]~14_combout ;
wire \u1|nios|cpu|F_iw[4]~15_combout ;
wire \u1|nios|cpu|Equal0~3_combout ;
wire \u1|nios|cpu|D_logic_op_raw[0]~1_combout ;
wire \u1|nios|cpu|E_logic_result[15]~2_combout ;
wire \u1|nios|cpu|Equal127~0_combout ;
wire \u1|nios|cpu|Equal127~3_combout ;
wire \u1|nios|cpu|Equal127~1_combout ;
wire \u1|nios|cpu|Equal127~2_combout ;
wire \u1|nios|cpu|Equal127~4_combout ;
wire \u1|nios|cpu|Equal127~5_combout ;
wire \u1|nios|cpu|Equal127~6_combout ;
wire \u1|nios|cpu|Equal127~7_combout ;
wire \u1|nios|cpu|Equal127~8_combout ;
wire \u1|nios|cpu|Equal127~9_combout ;
wire \u1|nios|cpu|E_cmp_result~0_combout ;
wire \u1|nios|cpu|Add1~97 ;
wire \u1|nios|cpu|Add1~98_combout ;
wire \u1|nios|cpu|E_cmp_result~1_combout ;
wire \u1|nios|cpu|W_cmp_result~q ;
wire \u1|nios|cpu|W_rf_wr_data[0]~0_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ;
wire \u1|led|always0~1_combout ;
wire \u1|esc_spi_cs|always0~2_combout ;
wire \u1|esc_spi_cs|data_out~0_combout ;
wire \u1|esc_spi_cs|data_out~q ;
wire \u1|debug|av_readdata[0]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ;
wire \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~0_combout ;
wire \u1|esc_spi|p1_data_to_cpu[0]~1_combout ;
wire \esc_eepdone_input_export_pin_n1~input_o ;
wire \u1|esc_eepdone_input|read_mux_out~combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ;
wire \u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ;
wire \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~0_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~1_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~2_combout ;
wire \u1|nios|cpu|E_control_rd_data[0]~3_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~1_combout ;
wire \u1|nios|cpu|W_rf_wr_data[0]~2_combout ;
wire \u1|nios|cpu|E_src1[15]~2_combout ;
wire \u1|nios|cpu|Add1~50_combout ;
wire \u1|nios|cpu|W_alu_result[15]~2_combout ;
wire \u1|nios|cpu|F_iw[1]~8_combout ;
wire \u1|nios|cpu|F_iw[1]~9_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~0_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~1_combout ;
wire \u1|nios|cpu|D_ctrl_b_is_dst~2_combout ;
wire \u1|nios|cpu|Equal0~11_combout ;
wire \u1|nios|cpu|R_src2_use_imm~0_combout ;
wire \u1|nios|cpu|R_src2_use_imm~1_combout ;
wire \u1|nios|cpu|R_src2_use_imm~q ;
wire \u1|nios|cpu|R_src2_lo~12_combout ;
wire \u1|nios|cpu|R_src2_lo[0]~17_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[0]~6 ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[1]~8 ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ;
wire \u1|nios|cpu|E_stall~0_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[2]~10 ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ;
wire \u1|nios|cpu|E_shift_rot_cnt[3]~12 ;
wire \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ;
wire \u1|nios|cpu|E_stall~1_combout ;
wire \u1|nios|cpu|E_stall~2_combout ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ;
wire \u1|nios|cpu|av_ld_waiting_for_data~q ;
wire \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ;
wire \u1|nios|cpu|E_stall~3_combout ;
wire \u1|nios|cpu|E_stall~4_combout ;
wire \u1|nios|cpu|E_stall~5_combout ;
wire \u1|nios|cpu|W_valid~0_combout ;
wire \u1|nios|cpu|W_valid~q ;
wire \u1|nios|cpu|Equal0~19_combout ;
wire \u1|nios|cpu|Equal0~18_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~0_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~1_combout ;
wire \u1|nios|cpu|D_wr_dst_reg~2_combout ;
wire \u1|nios|cpu|R_wr_dst_reg~q ;
wire \u1|nios|cpu|W_rf_wren~combout ;
wire \u1|led|always0~2_combout ;
wire \u1|led|data_out~0_combout ;
wire \u1|led|data_out~q ;
wire \u1|esc_spi|Equal9~1_combout ;
wire \u1|esc_spi|stateZero~q ;
wire \u1|esc_spi|SS_n~0_combout ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \u1|nios|cpu|d_byteenable ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used ;
wire [0:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg ;
wire [15:0] \u1|esc_spi|spi_slave_select_holding_reg ;
wire [31:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a ;
wire [31:0] \u1|nios|cpu|W_alu_result ;
wire [31:0] \u0|count ;
wire [31:0] \u1|nios|cpu|E_src2 ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b ;
wire [1:0] \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter ;
wire [10:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata ;
wire [31:0] \u1|nios|cpu|E_src1 ;
wire [1:0] \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used ;
wire [31:0] \u1|nios|cpu|E_shift_rot_result ;
wire [31:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b ;
wire [7:0] \u1|nios|cpu|av_ld_byte1_data ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg ;
wire [4:0] \u1|nios|cpu|E_shift_rot_cnt ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg ;
wire [7:0] \u1|nios|cpu|av_ld_byte2_data ;
wire [31:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre ;
wire [7:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b ;
wire [31:0] \u1|nios|cpu|d_writedata ;
wire [1:0] \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used ;
wire [0:0] \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg ;
wire [7:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata ;
wire [31:0] \u1|nios|cpu|W_control_rd_data ;
wire [0:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg ;
wire [15:0] \u1|esc_spi|spi_slave_select_reg ;
wire [7:0] \u1|esc_spi|shift_reg ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out ;
wire [1:0] \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter ;
wire [2:0] \u1|esc_spi|slowcount ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [10:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg ;
wire [4:0] \u1|esc_spi|state ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_003|saved_grant ;
wire [15:0] \u1|nios|cpu|F_pc ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|saved_grant ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [7:0] \u1|esc_spi|tx_holding_reg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg ;
wire [7:0] \u1|nios|cpu|av_ld_byte3_data ;
wire [2:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg ;
wire [93:0] \u1|mm_interconnect_0|cmd_mux_003|src_data ;
wire [1:0] \u1|nios|cpu|R_logic_op ;
wire [0:0] \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg ;
wire [1:0] \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used ;
wire [0:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg ;
wire [31:0] \u1|esc_eepdone_input|readdata ;
wire [0:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter ;
wire [0:0] \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg ;
wire [1:0] \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used ;
wire [1:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter ;
wire [1:0] \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used ;
wire [4:0] \u1|rst_controller|altera_reset_synchronizer_int_chain ;
wire [3:0] \u1|rst_controller|r_sync_rst_chain ;
wire [31:0] \u1|nios|cpu|D_iw ;
wire [9:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count ;
wire [7:0] \u1|nios|cpu|av_ld_byte0_data ;
wire [4:0] \u1|nios|cpu|R_dst_regnum ;
wire [1:0] \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg ;
wire [8:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address ;
wire [31:0] \u1|nios|cpu|W_ipending_reg ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|address_reg_a ;
wire [31:0] \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre ;
wire [6:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr ;
wire [37:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo ;
wire [1:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir ;
wire [1:0] \u1|nios|cpu|av_ld_align_cycle ;
wire [31:0] \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre ;
wire [31:0] \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre ;
wire [15:0] \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre ;
wire [1:0] \u1|nios|cpu|R_compare_op ;
wire [31:0] \u1|nios|cpu|E_arith_src1 ;
wire [31:0] \u1|nios|cpu|W_ienable_reg ;
wire [93:0] \u1|mm_interconnect_0|cmd_mux_002|src_data ;
wire [31:0] \u1|debug|av_readdata ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg ;
wire [1:0] \u1|ram|the_altsyncram|auto_generated|decode3|eq_node ;
wire [31:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata ;
wire [3:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable ;
wire [31:0] \u1|esc_spi_cs|readdata ;
wire [31:0] \u1|led|readdata ;
wire [15:0] \u1|esc_spi|data_to_cpu ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg ;
wire [7:0] \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [5:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;
wire [15:0] \u1|esc_spi|endofpacketvalue_reg ;
wire [7:0] \u1|esc_spi|rx_holding_reg ;
wire [1:0] \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [0:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg ;
wire [1:0] \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain ;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [6:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [23:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [24:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;

wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [35:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [3:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [35:0] \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;
wire [17:0] \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ;

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a33  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a34  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a35  = \u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a37  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a38  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a39  = \u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a57  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a58  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a59  = \u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a44  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a45  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a46  = \u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a53  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a54  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a55  = \u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a50  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a51  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a52  = \u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a41  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a42  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a47  = \u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a61  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [1];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a62  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [2];
assign \u1|ram|the_altsyncram|auto_generated|ram_block1a63  = \u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus [3];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout  = \u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [0] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [1] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [2] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [3] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [4] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [4];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [5] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [5];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [6] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [6];
assign \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [7] = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [7];

assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [5];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [6];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [7];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [9];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [10];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [11];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [12];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [13];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [14];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [15];
assign \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31] = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus [16];

// Location: IOOBUF_X54_Y43_N16
cyclone10lp_io_obuf \led~output (
	.i(!\u0|led_output~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led),
	.obar());
// synopsys translate_off
defparam \led~output .bus_hold = "false";
defparam \led~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N2
cyclone10lp_io_obuf \unused_pin_l6~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_l6),
	.obar());
// synopsys translate_off
defparam \unused_pin_l6~output .bus_hold = "false";
defparam \unused_pin_l6~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N9
cyclone10lp_io_obuf \led_nios~output (
	.i(\u1|led|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led_nios),
	.obar());
// synopsys translate_off
defparam \led_nios~output .bus_hold = "false";
defparam \led_nios~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N16
cyclone10lp_io_obuf \esc_sclk_pin_m2~output (
	.i(!\u1|esc_spi|SCLK_reg~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_sclk_pin_m2),
	.obar());
// synopsys translate_off
defparam \esc_sclk_pin_m2~output .bus_hold = "false";
defparam \esc_sclk_pin_m2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N23
cyclone10lp_io_obuf \esc_ss_n_pin_m1~output (
	.i(\u1|esc_spi|SS_n~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_ss_n_pin_m1),
	.obar());
// synopsys translate_off
defparam \esc_ss_n_pin_m1~output .bus_hold = "false";
defparam \esc_ss_n_pin_m1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N2
cyclone10lp_io_obuf \esc_cs_export_pin_m4~output (
	.i(!\u1|esc_spi_cs|data_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_cs_export_pin_m4),
	.obar());
// synopsys translate_off
defparam \esc_cs_export_pin_m4~output .bus_hold = "false";
defparam \esc_cs_export_pin_m4~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N9
cyclone10lp_io_obuf \esc_mosi_pin_m3~output (
	.i(\u1|esc_spi|shift_reg [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(esc_mosi_pin_m3),
	.obar());
// synopsys translate_off
defparam \esc_mosi_pin_m3~output .bus_hold = "false";
defparam \esc_mosi_pin_m3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N16
cyclone10lp_io_obuf \unused_pin_p2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_p2),
	.obar());
// synopsys translate_off
defparam \unused_pin_p2~output .bus_hold = "false";
defparam \unused_pin_p2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y17_N23
cyclone10lp_io_obuf \unused_pin_p1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_p1),
	.obar());
// synopsys translate_off
defparam \unused_pin_p1~output .bus_hold = "false";
defparam \unused_pin_p1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N2
cyclone10lp_io_obuf \unused_pin_r2~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(unused_pin_r2),
	.obar());
// synopsys translate_off
defparam \unused_pin_r2~output .bus_hold = "false";
defparam \unused_pin_r2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N15
cyclone10lp_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y21_N1
cyclone10lp_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N0
cyclone10lp_lcell_comb \u0|count[0]~32 (
// Equation(s):
// \u0|count[0]~32_combout  = \u0|count [0] $ (VCC)
// \u0|count[0]~33  = CARRY(\u0|count [0])

	.dataa(gnd),
	.datab(\u0|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u0|count[0]~32_combout ),
	.cout(\u0|count[0]~33 ));
// synopsys translate_off
defparam \u0|count[0]~32 .lut_mask = 16'h33CC;
defparam \u0|count[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y35_N1
dffeas \u0|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[0] .is_wysiwyg = "true";
defparam \u0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N2
cyclone10lp_lcell_comb \u0|count[1]~34 (
// Equation(s):
// \u0|count[1]~34_combout  = (\u0|count [1] & (!\u0|count[0]~33 )) # (!\u0|count [1] & ((\u0|count[0]~33 ) # (GND)))
// \u0|count[1]~35  = CARRY((!\u0|count[0]~33 ) # (!\u0|count [1]))

	.dataa(gnd),
	.datab(\u0|count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[0]~33 ),
	.combout(\u0|count[1]~34_combout ),
	.cout(\u0|count[1]~35 ));
// synopsys translate_off
defparam \u0|count[1]~34 .lut_mask = 16'h3C3F;
defparam \u0|count[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N3
dffeas \u0|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[1] .is_wysiwyg = "true";
defparam \u0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N4
cyclone10lp_lcell_comb \u0|count[2]~36 (
// Equation(s):
// \u0|count[2]~36_combout  = (\u0|count [2] & (\u0|count[1]~35  $ (GND))) # (!\u0|count [2] & (!\u0|count[1]~35  & VCC))
// \u0|count[2]~37  = CARRY((\u0|count [2] & !\u0|count[1]~35 ))

	.dataa(gnd),
	.datab(\u0|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[1]~35 ),
	.combout(\u0|count[2]~36_combout ),
	.cout(\u0|count[2]~37 ));
// synopsys translate_off
defparam \u0|count[2]~36 .lut_mask = 16'hC30C;
defparam \u0|count[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N5
dffeas \u0|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[2] .is_wysiwyg = "true";
defparam \u0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N6
cyclone10lp_lcell_comb \u0|count[3]~38 (
// Equation(s):
// \u0|count[3]~38_combout  = (\u0|count [3] & (!\u0|count[2]~37 )) # (!\u0|count [3] & ((\u0|count[2]~37 ) # (GND)))
// \u0|count[3]~39  = CARRY((!\u0|count[2]~37 ) # (!\u0|count [3]))

	.dataa(\u0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[2]~37 ),
	.combout(\u0|count[3]~38_combout ),
	.cout(\u0|count[3]~39 ));
// synopsys translate_off
defparam \u0|count[3]~38 .lut_mask = 16'h5A5F;
defparam \u0|count[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N7
dffeas \u0|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[3] .is_wysiwyg = "true";
defparam \u0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N8
cyclone10lp_lcell_comb \u0|count[4]~40 (
// Equation(s):
// \u0|count[4]~40_combout  = (\u0|count [4] & (\u0|count[3]~39  $ (GND))) # (!\u0|count [4] & (!\u0|count[3]~39  & VCC))
// \u0|count[4]~41  = CARRY((\u0|count [4] & !\u0|count[3]~39 ))

	.dataa(gnd),
	.datab(\u0|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[3]~39 ),
	.combout(\u0|count[4]~40_combout ),
	.cout(\u0|count[4]~41 ));
// synopsys translate_off
defparam \u0|count[4]~40 .lut_mask = 16'hC30C;
defparam \u0|count[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N9
dffeas \u0|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[4] .is_wysiwyg = "true";
defparam \u0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N10
cyclone10lp_lcell_comb \u0|count[5]~42 (
// Equation(s):
// \u0|count[5]~42_combout  = (\u0|count [5] & (!\u0|count[4]~41 )) # (!\u0|count [5] & ((\u0|count[4]~41 ) # (GND)))
// \u0|count[5]~43  = CARRY((!\u0|count[4]~41 ) # (!\u0|count [5]))

	.dataa(\u0|count [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[4]~41 ),
	.combout(\u0|count[5]~42_combout ),
	.cout(\u0|count[5]~43 ));
// synopsys translate_off
defparam \u0|count[5]~42 .lut_mask = 16'h5A5F;
defparam \u0|count[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N11
dffeas \u0|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[5] .is_wysiwyg = "true";
defparam \u0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N12
cyclone10lp_lcell_comb \u0|count[6]~44 (
// Equation(s):
// \u0|count[6]~44_combout  = (\u0|count [6] & (\u0|count[5]~43  $ (GND))) # (!\u0|count [6] & (!\u0|count[5]~43  & VCC))
// \u0|count[6]~45  = CARRY((\u0|count [6] & !\u0|count[5]~43 ))

	.dataa(\u0|count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[5]~43 ),
	.combout(\u0|count[6]~44_combout ),
	.cout(\u0|count[6]~45 ));
// synopsys translate_off
defparam \u0|count[6]~44 .lut_mask = 16'hA50A;
defparam \u0|count[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N13
dffeas \u0|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[6] .is_wysiwyg = "true";
defparam \u0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N14
cyclone10lp_lcell_comb \u0|count[7]~46 (
// Equation(s):
// \u0|count[7]~46_combout  = (\u0|count [7] & (!\u0|count[6]~45 )) # (!\u0|count [7] & ((\u0|count[6]~45 ) # (GND)))
// \u0|count[7]~47  = CARRY((!\u0|count[6]~45 ) # (!\u0|count [7]))

	.dataa(gnd),
	.datab(\u0|count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[6]~45 ),
	.combout(\u0|count[7]~46_combout ),
	.cout(\u0|count[7]~47 ));
// synopsys translate_off
defparam \u0|count[7]~46 .lut_mask = 16'h3C3F;
defparam \u0|count[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N15
dffeas \u0|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[7] .is_wysiwyg = "true";
defparam \u0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N16
cyclone10lp_lcell_comb \u0|count[8]~48 (
// Equation(s):
// \u0|count[8]~48_combout  = (\u0|count [8] & (\u0|count[7]~47  $ (GND))) # (!\u0|count [8] & (!\u0|count[7]~47  & VCC))
// \u0|count[8]~49  = CARRY((\u0|count [8] & !\u0|count[7]~47 ))

	.dataa(gnd),
	.datab(\u0|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[7]~47 ),
	.combout(\u0|count[8]~48_combout ),
	.cout(\u0|count[8]~49 ));
// synopsys translate_off
defparam \u0|count[8]~48 .lut_mask = 16'hC30C;
defparam \u0|count[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N17
dffeas \u0|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[8] .is_wysiwyg = "true";
defparam \u0|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N18
cyclone10lp_lcell_comb \u0|count[9]~50 (
// Equation(s):
// \u0|count[9]~50_combout  = (\u0|count [9] & (!\u0|count[8]~49 )) # (!\u0|count [9] & ((\u0|count[8]~49 ) # (GND)))
// \u0|count[9]~51  = CARRY((!\u0|count[8]~49 ) # (!\u0|count [9]))

	.dataa(gnd),
	.datab(\u0|count [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[8]~49 ),
	.combout(\u0|count[9]~50_combout ),
	.cout(\u0|count[9]~51 ));
// synopsys translate_off
defparam \u0|count[9]~50 .lut_mask = 16'h3C3F;
defparam \u0|count[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N19
dffeas \u0|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[9] .is_wysiwyg = "true";
defparam \u0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N20
cyclone10lp_lcell_comb \u0|count[10]~52 (
// Equation(s):
// \u0|count[10]~52_combout  = (\u0|count [10] & (\u0|count[9]~51  $ (GND))) # (!\u0|count [10] & (!\u0|count[9]~51  & VCC))
// \u0|count[10]~53  = CARRY((\u0|count [10] & !\u0|count[9]~51 ))

	.dataa(gnd),
	.datab(\u0|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[9]~51 ),
	.combout(\u0|count[10]~52_combout ),
	.cout(\u0|count[10]~53 ));
// synopsys translate_off
defparam \u0|count[10]~52 .lut_mask = 16'hC30C;
defparam \u0|count[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N21
dffeas \u0|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[10] .is_wysiwyg = "true";
defparam \u0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N22
cyclone10lp_lcell_comb \u0|count[11]~54 (
// Equation(s):
// \u0|count[11]~54_combout  = (\u0|count [11] & (!\u0|count[10]~53 )) # (!\u0|count [11] & ((\u0|count[10]~53 ) # (GND)))
// \u0|count[11]~55  = CARRY((!\u0|count[10]~53 ) # (!\u0|count [11]))

	.dataa(\u0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[10]~53 ),
	.combout(\u0|count[11]~54_combout ),
	.cout(\u0|count[11]~55 ));
// synopsys translate_off
defparam \u0|count[11]~54 .lut_mask = 16'h5A5F;
defparam \u0|count[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N23
dffeas \u0|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[11] .is_wysiwyg = "true";
defparam \u0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N24
cyclone10lp_lcell_comb \u0|count[12]~56 (
// Equation(s):
// \u0|count[12]~56_combout  = (\u0|count [12] & (\u0|count[11]~55  $ (GND))) # (!\u0|count [12] & (!\u0|count[11]~55  & VCC))
// \u0|count[12]~57  = CARRY((\u0|count [12] & !\u0|count[11]~55 ))

	.dataa(gnd),
	.datab(\u0|count [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[11]~55 ),
	.combout(\u0|count[12]~56_combout ),
	.cout(\u0|count[12]~57 ));
// synopsys translate_off
defparam \u0|count[12]~56 .lut_mask = 16'hC30C;
defparam \u0|count[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N25
dffeas \u0|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[12] .is_wysiwyg = "true";
defparam \u0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N26
cyclone10lp_lcell_comb \u0|count[13]~58 (
// Equation(s):
// \u0|count[13]~58_combout  = (\u0|count [13] & (!\u0|count[12]~57 )) # (!\u0|count [13] & ((\u0|count[12]~57 ) # (GND)))
// \u0|count[13]~59  = CARRY((!\u0|count[12]~57 ) # (!\u0|count [13]))

	.dataa(\u0|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[12]~57 ),
	.combout(\u0|count[13]~58_combout ),
	.cout(\u0|count[13]~59 ));
// synopsys translate_off
defparam \u0|count[13]~58 .lut_mask = 16'h5A5F;
defparam \u0|count[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N27
dffeas \u0|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[13] .is_wysiwyg = "true";
defparam \u0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N28
cyclone10lp_lcell_comb \u0|count[14]~60 (
// Equation(s):
// \u0|count[14]~60_combout  = (\u0|count [14] & (\u0|count[13]~59  $ (GND))) # (!\u0|count [14] & (!\u0|count[13]~59  & VCC))
// \u0|count[14]~61  = CARRY((\u0|count [14] & !\u0|count[13]~59 ))

	.dataa(gnd),
	.datab(\u0|count [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[13]~59 ),
	.combout(\u0|count[14]~60_combout ),
	.cout(\u0|count[14]~61 ));
// synopsys translate_off
defparam \u0|count[14]~60 .lut_mask = 16'hC30C;
defparam \u0|count[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N29
dffeas \u0|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[14] .is_wysiwyg = "true";
defparam \u0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y35_N30
cyclone10lp_lcell_comb \u0|count[15]~62 (
// Equation(s):
// \u0|count[15]~62_combout  = (\u0|count [15] & (!\u0|count[14]~61 )) # (!\u0|count [15] & ((\u0|count[14]~61 ) # (GND)))
// \u0|count[15]~63  = CARRY((!\u0|count[14]~61 ) # (!\u0|count [15]))

	.dataa(\u0|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[14]~61 ),
	.combout(\u0|count[15]~62_combout ),
	.cout(\u0|count[15]~63 ));
// synopsys translate_off
defparam \u0|count[15]~62 .lut_mask = 16'h5A5F;
defparam \u0|count[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y35_N31
dffeas \u0|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[15] .is_wysiwyg = "true";
defparam \u0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N0
cyclone10lp_lcell_comb \u0|count[16]~64 (
// Equation(s):
// \u0|count[16]~64_combout  = (\u0|count [16] & (\u0|count[15]~63  $ (GND))) # (!\u0|count [16] & (!\u0|count[15]~63  & VCC))
// \u0|count[16]~65  = CARRY((\u0|count [16] & !\u0|count[15]~63 ))

	.dataa(gnd),
	.datab(\u0|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[15]~63 ),
	.combout(\u0|count[16]~64_combout ),
	.cout(\u0|count[16]~65 ));
// synopsys translate_off
defparam \u0|count[16]~64 .lut_mask = 16'hC30C;
defparam \u0|count[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N1
dffeas \u0|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[16] .is_wysiwyg = "true";
defparam \u0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N2
cyclone10lp_lcell_comb \u0|count[17]~66 (
// Equation(s):
// \u0|count[17]~66_combout  = (\u0|count [17] & (!\u0|count[16]~65 )) # (!\u0|count [17] & ((\u0|count[16]~65 ) # (GND)))
// \u0|count[17]~67  = CARRY((!\u0|count[16]~65 ) # (!\u0|count [17]))

	.dataa(gnd),
	.datab(\u0|count [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[16]~65 ),
	.combout(\u0|count[17]~66_combout ),
	.cout(\u0|count[17]~67 ));
// synopsys translate_off
defparam \u0|count[17]~66 .lut_mask = 16'h3C3F;
defparam \u0|count[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N3
dffeas \u0|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[17] .is_wysiwyg = "true";
defparam \u0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N4
cyclone10lp_lcell_comb \u0|count[18]~68 (
// Equation(s):
// \u0|count[18]~68_combout  = (\u0|count [18] & (\u0|count[17]~67  $ (GND))) # (!\u0|count [18] & (!\u0|count[17]~67  & VCC))
// \u0|count[18]~69  = CARRY((\u0|count [18] & !\u0|count[17]~67 ))

	.dataa(gnd),
	.datab(\u0|count [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[17]~67 ),
	.combout(\u0|count[18]~68_combout ),
	.cout(\u0|count[18]~69 ));
// synopsys translate_off
defparam \u0|count[18]~68 .lut_mask = 16'hC30C;
defparam \u0|count[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N5
dffeas \u0|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[18] .is_wysiwyg = "true";
defparam \u0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N6
cyclone10lp_lcell_comb \u0|count[19]~70 (
// Equation(s):
// \u0|count[19]~70_combout  = (\u0|count [19] & (!\u0|count[18]~69 )) # (!\u0|count [19] & ((\u0|count[18]~69 ) # (GND)))
// \u0|count[19]~71  = CARRY((!\u0|count[18]~69 ) # (!\u0|count [19]))

	.dataa(\u0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[18]~69 ),
	.combout(\u0|count[19]~70_combout ),
	.cout(\u0|count[19]~71 ));
// synopsys translate_off
defparam \u0|count[19]~70 .lut_mask = 16'h5A5F;
defparam \u0|count[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N7
dffeas \u0|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[19] .is_wysiwyg = "true";
defparam \u0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N8
cyclone10lp_lcell_comb \u0|count[20]~72 (
// Equation(s):
// \u0|count[20]~72_combout  = (\u0|count [20] & (\u0|count[19]~71  $ (GND))) # (!\u0|count [20] & (!\u0|count[19]~71  & VCC))
// \u0|count[20]~73  = CARRY((\u0|count [20] & !\u0|count[19]~71 ))

	.dataa(gnd),
	.datab(\u0|count [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[19]~71 ),
	.combout(\u0|count[20]~72_combout ),
	.cout(\u0|count[20]~73 ));
// synopsys translate_off
defparam \u0|count[20]~72 .lut_mask = 16'hC30C;
defparam \u0|count[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N9
dffeas \u0|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[20] .is_wysiwyg = "true";
defparam \u0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N10
cyclone10lp_lcell_comb \u0|count[21]~74 (
// Equation(s):
// \u0|count[21]~74_combout  = (\u0|count [21] & (!\u0|count[20]~73 )) # (!\u0|count [21] & ((\u0|count[20]~73 ) # (GND)))
// \u0|count[21]~75  = CARRY((!\u0|count[20]~73 ) # (!\u0|count [21]))

	.dataa(\u0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[20]~73 ),
	.combout(\u0|count[21]~74_combout ),
	.cout(\u0|count[21]~75 ));
// synopsys translate_off
defparam \u0|count[21]~74 .lut_mask = 16'h5A5F;
defparam \u0|count[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N11
dffeas \u0|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[21] .is_wysiwyg = "true";
defparam \u0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N12
cyclone10lp_lcell_comb \u0|count[22]~76 (
// Equation(s):
// \u0|count[22]~76_combout  = (\u0|count [22] & (\u0|count[21]~75  $ (GND))) # (!\u0|count [22] & (!\u0|count[21]~75  & VCC))
// \u0|count[22]~77  = CARRY((\u0|count [22] & !\u0|count[21]~75 ))

	.dataa(\u0|count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[21]~75 ),
	.combout(\u0|count[22]~76_combout ),
	.cout(\u0|count[22]~77 ));
// synopsys translate_off
defparam \u0|count[22]~76 .lut_mask = 16'hA50A;
defparam \u0|count[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N13
dffeas \u0|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[22] .is_wysiwyg = "true";
defparam \u0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N14
cyclone10lp_lcell_comb \u0|count[23]~78 (
// Equation(s):
// \u0|count[23]~78_combout  = (\u0|count [23] & (!\u0|count[22]~77 )) # (!\u0|count [23] & ((\u0|count[22]~77 ) # (GND)))
// \u0|count[23]~79  = CARRY((!\u0|count[22]~77 ) # (!\u0|count [23]))

	.dataa(gnd),
	.datab(\u0|count [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[22]~77 ),
	.combout(\u0|count[23]~78_combout ),
	.cout(\u0|count[23]~79 ));
// synopsys translate_off
defparam \u0|count[23]~78 .lut_mask = 16'h3C3F;
defparam \u0|count[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N15
dffeas \u0|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[23] .is_wysiwyg = "true";
defparam \u0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N16
cyclone10lp_lcell_comb \u0|count[24]~80 (
// Equation(s):
// \u0|count[24]~80_combout  = (\u0|count [24] & (\u0|count[23]~79  $ (GND))) # (!\u0|count [24] & (!\u0|count[23]~79  & VCC))
// \u0|count[24]~81  = CARRY((\u0|count [24] & !\u0|count[23]~79 ))

	.dataa(gnd),
	.datab(\u0|count [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[23]~79 ),
	.combout(\u0|count[24]~80_combout ),
	.cout(\u0|count[24]~81 ));
// synopsys translate_off
defparam \u0|count[24]~80 .lut_mask = 16'hC30C;
defparam \u0|count[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N17
dffeas \u0|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[24] .is_wysiwyg = "true";
defparam \u0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N18
cyclone10lp_lcell_comb \u0|count[25]~82 (
// Equation(s):
// \u0|count[25]~82_combout  = (\u0|count [25] & (!\u0|count[24]~81 )) # (!\u0|count [25] & ((\u0|count[24]~81 ) # (GND)))
// \u0|count[25]~83  = CARRY((!\u0|count[24]~81 ) # (!\u0|count [25]))

	.dataa(gnd),
	.datab(\u0|count [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[24]~81 ),
	.combout(\u0|count[25]~82_combout ),
	.cout(\u0|count[25]~83 ));
// synopsys translate_off
defparam \u0|count[25]~82 .lut_mask = 16'h3C3F;
defparam \u0|count[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N19
dffeas \u0|count[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[25] .is_wysiwyg = "true";
defparam \u0|count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N20
cyclone10lp_lcell_comb \u0|count[26]~84 (
// Equation(s):
// \u0|count[26]~84_combout  = (\u0|count [26] & (\u0|count[25]~83  $ (GND))) # (!\u0|count [26] & (!\u0|count[25]~83  & VCC))
// \u0|count[26]~85  = CARRY((\u0|count [26] & !\u0|count[25]~83 ))

	.dataa(gnd),
	.datab(\u0|count [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[25]~83 ),
	.combout(\u0|count[26]~84_combout ),
	.cout(\u0|count[26]~85 ));
// synopsys translate_off
defparam \u0|count[26]~84 .lut_mask = 16'hC30C;
defparam \u0|count[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N21
dffeas \u0|count[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[26] .is_wysiwyg = "true";
defparam \u0|count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N22
cyclone10lp_lcell_comb \u0|count[27]~86 (
// Equation(s):
// \u0|count[27]~86_combout  = (\u0|count [27] & (!\u0|count[26]~85 )) # (!\u0|count [27] & ((\u0|count[26]~85 ) # (GND)))
// \u0|count[27]~87  = CARRY((!\u0|count[26]~85 ) # (!\u0|count [27]))

	.dataa(\u0|count [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[26]~85 ),
	.combout(\u0|count[27]~86_combout ),
	.cout(\u0|count[27]~87 ));
// synopsys translate_off
defparam \u0|count[27]~86 .lut_mask = 16'h5A5F;
defparam \u0|count[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N23
dffeas \u0|count[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[27] .is_wysiwyg = "true";
defparam \u0|count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N24
cyclone10lp_lcell_comb \u0|count[28]~88 (
// Equation(s):
// \u0|count[28]~88_combout  = (\u0|count [28] & (\u0|count[27]~87  $ (GND))) # (!\u0|count [28] & (!\u0|count[27]~87  & VCC))
// \u0|count[28]~89  = CARRY((\u0|count [28] & !\u0|count[27]~87 ))

	.dataa(gnd),
	.datab(\u0|count [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[27]~87 ),
	.combout(\u0|count[28]~88_combout ),
	.cout(\u0|count[28]~89 ));
// synopsys translate_off
defparam \u0|count[28]~88 .lut_mask = 16'hC30C;
defparam \u0|count[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N25
dffeas \u0|count[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[28] .is_wysiwyg = "true";
defparam \u0|count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N26
cyclone10lp_lcell_comb \u0|count[29]~90 (
// Equation(s):
// \u0|count[29]~90_combout  = (\u0|count [29] & (!\u0|count[28]~89 )) # (!\u0|count [29] & ((\u0|count[28]~89 ) # (GND)))
// \u0|count[29]~91  = CARRY((!\u0|count[28]~89 ) # (!\u0|count [29]))

	.dataa(\u0|count [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[28]~89 ),
	.combout(\u0|count[29]~90_combout ),
	.cout(\u0|count[29]~91 ));
// synopsys translate_off
defparam \u0|count[29]~90 .lut_mask = 16'h5A5F;
defparam \u0|count[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N27
dffeas \u0|count[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[29] .is_wysiwyg = "true";
defparam \u0|count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N28
cyclone10lp_lcell_comb \u0|count[30]~92 (
// Equation(s):
// \u0|count[30]~92_combout  = (\u0|count [30] & (\u0|count[29]~91  $ (GND))) # (!\u0|count [30] & (!\u0|count[29]~91  & VCC))
// \u0|count[30]~93  = CARRY((\u0|count [30] & !\u0|count[29]~91 ))

	.dataa(gnd),
	.datab(\u0|count [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u0|count[29]~91 ),
	.combout(\u0|count[30]~92_combout ),
	.cout(\u0|count[30]~93 ));
// synopsys translate_off
defparam \u0|count[30]~92 .lut_mask = 16'hC30C;
defparam \u0|count[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N29
dffeas \u0|count[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[30] .is_wysiwyg = "true";
defparam \u0|count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y34_N30
cyclone10lp_lcell_comb \u0|count[31]~94 (
// Equation(s):
// \u0|count[31]~94_combout  = \u0|count [31] $ (\u0|count[30]~93 )

	.dataa(\u0|count [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u0|count[30]~93 ),
	.combout(\u0|count[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \u0|count[31]~94 .lut_mask = 16'h5A5A;
defparam \u0|count[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y34_N31
dffeas \u0|count[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|count[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\u0|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|count [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|count[31] .is_wysiwyg = "true";
defparam \u0|count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N10
cyclone10lp_lcell_comb \u0|LessThan0~1 (
// Equation(s):
// \u0|LessThan0~1_combout  = (!\u0|count [30] & (!\u0|count [31] & !\u0|count [29]))

	.dataa(gnd),
	.datab(\u0|count [30]),
	.datac(\u0|count [31]),
	.datad(\u0|count [29]),
	.cin(gnd),
	.combout(\u0|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~1 .lut_mask = 16'h0003;
defparam \u0|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N6
cyclone10lp_lcell_comb \u0|LessThan0~6 (
// Equation(s):
// \u0|LessThan0~6_combout  = (((!\u0|count [18]) # (!\u0|count [20])) # (!\u0|count [21])) # (!\u0|count [19])

	.dataa(\u0|count [19]),
	.datab(\u0|count [21]),
	.datac(\u0|count [20]),
	.datad(\u0|count [18]),
	.cin(gnd),
	.combout(\u0|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~6 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N10
cyclone10lp_lcell_comb \u0|LessThan0~3 (
// Equation(s):
// \u0|LessThan0~3_combout  = (!\u0|count [7] & (!\u0|count [9] & (!\u0|count [6] & !\u0|count [8])))

	.dataa(\u0|count [7]),
	.datab(\u0|count [9]),
	.datac(\u0|count [6]),
	.datad(\u0|count [8]),
	.cin(gnd),
	.combout(\u0|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~3 .lut_mask = 16'h0001;
defparam \u0|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N24
cyclone10lp_lcell_comb \u0|LessThan0~2 (
// Equation(s):
// \u0|LessThan0~2_combout  = (((!\u0|count [14]) # (!\u0|count [12])) # (!\u0|count [13])) # (!\u0|count [11])

	.dataa(\u0|count [11]),
	.datab(\u0|count [13]),
	.datac(\u0|count [12]),
	.datad(\u0|count [14]),
	.cin(gnd),
	.combout(\u0|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~2 .lut_mask = 16'h7FFF;
defparam \u0|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y35_N28
cyclone10lp_lcell_comb \u0|LessThan0~4 (
// Equation(s):
// \u0|LessThan0~4_combout  = (!\u0|count [15] & ((\u0|LessThan0~2_combout ) # ((\u0|LessThan0~3_combout  & !\u0|count [10]))))

	.dataa(\u0|count [15]),
	.datab(\u0|LessThan0~3_combout ),
	.datac(\u0|count [10]),
	.datad(\u0|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~4 .lut_mask = 16'h5504;
defparam \u0|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N28
cyclone10lp_lcell_comb \u0|LessThan0~5 (
// Equation(s):
// \u0|LessThan0~5_combout  = (!\u0|count [17] & ((\u0|LessThan0~4_combout ) # (!\u0|count [16])))

	.dataa(gnd),
	.datab(\u0|LessThan0~4_combout ),
	.datac(\u0|count [16]),
	.datad(\u0|count [17]),
	.cin(gnd),
	.combout(\u0|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~5 .lut_mask = 16'h00CF;
defparam \u0|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N24
cyclone10lp_lcell_comb \u0|LessThan0~7 (
// Equation(s):
// \u0|LessThan0~7_combout  = (!\u0|count [23] & ((\u0|LessThan0~6_combout ) # ((\u0|LessThan0~5_combout ) # (!\u0|count [22]))))

	.dataa(\u0|LessThan0~6_combout ),
	.datab(\u0|count [23]),
	.datac(\u0|count [22]),
	.datad(\u0|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u0|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~7 .lut_mask = 16'h3323;
defparam \u0|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N0
cyclone10lp_lcell_comb \u0|LessThan0~0 (
// Equation(s):
// \u0|LessThan0~0_combout  = (!\u0|count [28] & (!\u0|count [25] & (!\u0|count [26] & !\u0|count [27])))

	.dataa(\u0|count [28]),
	.datab(\u0|count [25]),
	.datac(\u0|count [26]),
	.datad(\u0|count [27]),
	.cin(gnd),
	.combout(\u0|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~0 .lut_mask = 16'h0001;
defparam \u0|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y34_N26
cyclone10lp_lcell_comb \u0|LessThan0~8 (
// Equation(s):
// \u0|LessThan0~8_combout  = (((!\u0|LessThan0~7_combout  & \u0|count [24])) # (!\u0|LessThan0~0_combout )) # (!\u0|LessThan0~1_combout )

	.dataa(\u0|LessThan0~1_combout ),
	.datab(\u0|LessThan0~7_combout ),
	.datac(\u0|LessThan0~0_combout ),
	.datad(\u0|count [24]),
	.cin(gnd),
	.combout(\u0|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u0|LessThan0~8 .lut_mask = 16'h7F5F;
defparam \u0|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y40_N0
cyclone10lp_lcell_comb \u0|led_output~0 (
// Equation(s):
// \u0|led_output~0_combout  = \u0|led_output~q  $ (\u0|LessThan0~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|led_output~q ),
	.datad(\u0|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\u0|led_output~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|led_output~0 .lut_mask = 16'h0FF0;
defparam \u0|led_output~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y40_N1
dffeas \u0|led_output (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u0|led_output~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|led_output~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|led_output .is_wysiwyg = "true";
defparam \u0|led_output .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[0]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[0]~5_combout  = \u1|nios|cpu|E_shift_rot_cnt [0] $ (VCC)
// \u1|nios|cpu|E_shift_rot_cnt[0]~6  = CARRY(\u1|nios|cpu|E_shift_rot_cnt [0])

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|E_shift_rot_cnt[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y24_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder .lut_mask = 16'hFFFF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFFFF;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N8
cyclone10lp_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X44_Y29_N31
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y29_N19
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout  = \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N23
dffeas \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y29_N3
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N4
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [0]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N5
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y29_N25
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|altera_reset_synchronizer_int_chain [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N14
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain[3]~feeder (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain[3]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|r_sync_rst_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N15
dffeas \u1|rst_controller|r_sync_rst_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N26
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~1 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~1_combout  = (\u1|rst_controller|r_sync_rst_chain [3] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst_chain [3]),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~1 .lut_mask = 16'hF000;
defparam \u1|rst_controller|r_sync_rst_chain~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N27
dffeas \u1|rst_controller|r_sync_rst_chain[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[2] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N12
cyclone10lp_lcell_comb \u1|rst_controller|r_sync_rst_chain~0 (
// Equation(s):
// \u1|rst_controller|r_sync_rst_chain~0_combout  = (\u1|rst_controller|r_sync_rst_chain [2] & \u1|rst_controller|altera_reset_synchronizer_int_chain [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst_chain [2]),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain~0 .lut_mask = 16'hF000;
defparam \u1|rst_controller|r_sync_rst_chain~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N13
dffeas \u1|rst_controller|r_sync_rst_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|r_sync_rst_chain~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N6
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout  = \u1|rst_controller|altera_reset_synchronizer_int_chain [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [2]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N7
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N10
cyclone10lp_lcell_comb \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 (
// Equation(s):
// \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout  = !\u1|rst_controller|altera_reset_synchronizer_int_chain [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [3]),
	.cin(gnd),
	.combout(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .lut_mask = 16'h00FF;
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N11
dffeas \u1|rst_controller|altera_reset_synchronizer_int_chain[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .is_wysiwyg = "true";
defparam \u1|rst_controller|altera_reset_synchronizer_int_chain[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N16
cyclone10lp_lcell_comb \u1|rst_controller|WideOr0~0 (
// Equation(s):
// \u1|rst_controller|WideOr0~0_combout  = (\u1|rst_controller|altera_reset_synchronizer_int_chain [4]) # ((!\u1|rst_controller|r_sync_rst_chain [1] & \u1|rst_controller|r_sync_rst~q ))

	.dataa(\u1|rst_controller|r_sync_rst_chain [1]),
	.datab(gnd),
	.datac(\u1|rst_controller|r_sync_rst~q ),
	.datad(\u1|rst_controller|altera_reset_synchronizer_int_chain [4]),
	.cin(gnd),
	.combout(\u1|rst_controller|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|WideOr0~0 .lut_mask = 16'hFF50;
defparam \u1|rst_controller|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N17
dffeas \u1|rst_controller|r_sync_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_sync_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_sync_rst .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cyclone10lp_clkctrl \u1|rst_controller|r_sync_rst~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u1|rst_controller|r_sync_rst~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u1|rst_controller|r_sync_rst~clkctrl_outclk ));
// synopsys translate_off
defparam \u1|rst_controller|r_sync_rst~clkctrl .clock_type = "global clock";
defparam \u1|rst_controller|r_sync_rst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X26_Y24_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|i_read_nxt~0 (
// Equation(s):
// \u1|nios|cpu|i_read_nxt~0_combout  = (!\u1|nios|cpu|W_valid~q  & ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # ((\u1|nios|cpu|i_read~q ) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|W_valid~q ),
	.datac(\u1|nios|cpu|i_read~q ),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|i_read_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|i_read_nxt~0 .lut_mask = 16'h3332;
defparam \u1|nios|cpu|i_read_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N19
dffeas \u1|nios|cpu|i_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|i_read_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|i_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|i_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|i_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout  = (\u1|nios|cpu|d_writedata [0] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1 .lut_mask = 16'h0F0F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N20
cyclone10lp_lcell_comb \u1|ram|wren~0 (
// Equation(s):
// \u1|ram|wren~0_combout  = ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # ((!\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ) # (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))) # 
// (!\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout )

	.dataa(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|ram|wren~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|wren~0 .lut_mask = 16'hDFFF;
defparam \u1|ram|wren~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .lut_mask = 16'h0000;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N29
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
cyclone10lp_lcell_comb \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder (
// Equation(s):
// \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout  = \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [1]),
	.cin(gnd),
	.combout(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N9
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y29_N21
dffeas \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .is_wysiwyg = "true";
defparam \u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cyclone10lp_lcell_comb \u1|rst_controller|always2~0 (
// Equation(s):
// \u1|rst_controller|always2~0_combout  = (\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ) # (!\u1|rst_controller|r_sync_rst_chain [2])

	.dataa(gnd),
	.datab(\u1|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q ),
	.datac(\u1|rst_controller|r_sync_rst_chain [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|rst_controller|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|rst_controller|always2~0 .lut_mask = 16'hCFCF;
defparam \u1|rst_controller|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y29_N1
dffeas \u1|rst_controller|r_early_rst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|rst_controller|always2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|rst_controller|r_early_rst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|rst_controller|r_early_rst .is_wysiwyg = "true";
defparam \u1|rst_controller|r_early_rst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cyclone10lp_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cyclone10lp_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y24_N22
cyclone10lp_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y22_N0
cyclone10lp_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: LCCOMB_X30_Y31_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y30_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y30_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h5575;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h0C0C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hF0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFEF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .lut_mask = 16'hF0F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hF0E0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y32_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .lut_mask = 16'hB8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y32_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0002;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .lut_mask = 16'h3000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 .lut_mask = 16'h5700;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~10_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~11_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 .lut_mask = 16'hFFF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .lut_mask = 16'hFFCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hC080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .lut_mask = 16'h0808;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .lut_mask = 16'h50D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .lut_mask = 16'hFCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .lut_mask = 16'hC0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|hbreak_enabled~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y33_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .lut_mask = 16'hB080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~feeder_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .lut_mask = 16'h8080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h0202;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .lut_mask = 16'h00FE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .lut_mask = 16'hF8B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y32_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'h0101;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .lut_mask = 16'hB830;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~6_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y34_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'h5500;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .lut_mask = 16'hBA00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .lut_mask = 16'h4444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .lut_mask = 16'h6420;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 .lut_mask = 16'h4708;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y34_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~4_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 .lut_mask = 16'h50FA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hCF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hAABA;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hF0FF;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0CCC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ) # ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hF1F0;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  = (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & 
// (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q )))

	.dataa(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y31_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'h0333;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .lut_mask = 16'hF733;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .lut_mask = 16'h5510;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y32_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y32_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'hDCCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .lut_mask = 16'hFEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .lut_mask = 16'h2200;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (!\u1|rst_controller|r_early_rst~q )

	.dataa(gnd),
	.datab(\u1|rst_controller|r_early_rst~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .lut_mask = 16'hF3F3;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .lut_mask = 16'h5000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .lut_mask = 16'hCA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .lut_mask = 16'hAFA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .lut_mask = 16'hD0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y34_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .lut_mask = 16'hFA0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .lut_mask = 16'hBBAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_uir_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer5|dreg [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_uir~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .lut_mask = 16'h00AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y35_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y35_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jxuir~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  = 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3])

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .lut_mask = 16'hDDFF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .lut_mask = 16'h003C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigger_state~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .lut_mask = 16'h88F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37]~feeder_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~99_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32 .lut_mask = 16'hA0AC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout  = 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  $ 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout  = 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .lut_mask = 16'h00FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y35_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_uir~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3] & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ) # 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~100_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~33_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 .lut_mask = 16'hABAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~101_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[35] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .lut_mask = 16'h1000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[36] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .lut_mask = 16'h2020;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[37] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_valid~0 (
// Equation(s):
// \u1|nios|cpu|F_valid~0_combout  = (!\u1|nios|cpu|i_read~q  & ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ) # (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_valid~0 .lut_mask = 16'h3322;
defparam \u1|nios|cpu|F_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_valid~feeder (
// Equation(s):
// \u1|nios|cpu|D_valid~feeder_combout  = \u1|nios|cpu|F_valid~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|F_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_valid~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|D_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N11
dffeas \u1|nios|cpu|D_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_valid~feeder (
// Equation(s):
// \u1|nios|cpu|R_valid~feeder_combout  = \u1|nios|cpu|D_valid~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_valid~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|R_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N25
dffeas \u1|nios|cpu|R_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~0_combout  = (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~0 .lut_mask = 16'h00A8;
defparam \u1|nios|cpu|D_ctrl_mem8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~0_combout  = (!\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_iw [5])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .lut_mask = 16'h0033;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .lut_mask = 16'hFFFF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2] 
// $ (VCC)
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1  = CARRY(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2])

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [3]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~1 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~3 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5] 
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~5 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .lut_mask = 16'h00C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] 
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~7 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~8_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .lut_mask = 16'hCEC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .lut_mask = 16'h0022;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~0_combout  = (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & ((\u1|nios|cpu|D_iw [4]) # (\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .lut_mask = 16'h0032;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_hi_imm16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_hi_imm16~1_combout  = (\u1|nios|cpu|D_ctrl_hi_imm16~0_combout  & (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|D_iw [2]))

	.dataa(\u1|nios|cpu|D_ctrl_hi_imm16~0_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .lut_mask = 16'h8080;
defparam \u1|nios|cpu|D_ctrl_hi_imm16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N21
dffeas \u1|nios|cpu|R_ctrl_hi_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_hi_imm16~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_hi_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout  = (\u1|nios|cpu|D_iw [11]) # ((\u1|nios|cpu|D_iw [14] & ((!\u1|nios|cpu|D_iw [15]))) # (!\u1|nios|cpu|D_iw [14] & (\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .lut_mask = 16'hF4FE;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout  = (\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|Equal0~7_combout  & !\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N21
dffeas \u1|nios|cpu|R_ctrl_src_imm5_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_src_imm5_shift_rot~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_src_imm5_shift_rot .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~13 (
// Equation(s):
// \u1|nios|cpu|Equal0~13_combout  = (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [2] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~13 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~5_combout  = ((\u1|nios|cpu|D_iw [15]) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|Equal62~10_combout )

	.dataa(\u1|nios|cpu|Equal62~10_combout ),
	.datab(\u1|nios|cpu|D_iw [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .lut_mask = 16'hDDFF;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~9 (
// Equation(s):
// \u1|nios|cpu|Equal62~9_combout  = (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~9 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|Equal62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~14 (
// Equation(s):
// \u1|nios|cpu|Equal62~14_combout  = (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~14 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|Equal62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~3_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~14_combout ) # ((!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|Equal62~9_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|Equal62~14_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .lut_mask = 16'hF400;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~4_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ) # ((!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal62~12_combout ))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~12_combout ),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~3_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .lut_mask = 16'hF400;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~12 (
// Equation(s):
// \u1|nios|cpu|Equal0~12_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~12 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~17 (
// Equation(s):
// \u1|nios|cpu|Equal0~17_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~17 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  = (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [2] $ (!\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .lut_mask = 16'h4100;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout  = (!\u1|nios|cpu|Equal0~12_combout  & (!\u1|nios|cpu|Equal0~17_combout  & ((!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ) # (!\u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|Equal0~12_combout ),
	.datab(\u1|nios|cpu|Equal0~17_combout ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .lut_mask = 16'h0111;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~16 (
// Equation(s):
// \u1|nios|cpu|Equal0~16_combout  = (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~16 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~1_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|Equal0~16_combout  & !\u1|nios|cpu|D_iw [5])) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~16_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .lut_mask = 16'h44C4;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|Equal0~2_combout  = (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~2 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~2_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~2_combout ) # ((\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|Equal0~16_combout ))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~16_combout ),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .lut_mask = 16'h3320;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~6_combout  = ((\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ) # ((\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ) # (\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ))) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout )

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~4_combout ),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~1_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .lut_mask = 16'hFFFD;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~6 (
// Equation(s):
// \u1|nios|cpu|Equal62~6_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~6 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|Equal62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv00~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv00~0_combout  = (\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|Equal0~2_combout  & (!\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .lut_mask = 16'h0008;
defparam \u1|nios|cpu|D_op_opx_rsv00~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~5 (
// Equation(s):
// \u1|nios|cpu|Equal62~5_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~5 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  = ((!\u1|nios|cpu|Equal62~6_combout  & !\u1|nios|cpu|Equal62~5_combout )) # (!\u1|nios|cpu|D_op_opx_rsv00~0_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~6_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.datad(\u1|nios|cpu|Equal62~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .lut_mask = 16'h0F3F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~2 (
// Equation(s):
// \u1|nios|cpu|Equal62~2_combout  = (!\u1|nios|cpu|D_iw [12] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~2 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|Equal62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  = ((!\u1|nios|cpu|Equal62~0_combout  & !\u1|nios|cpu|Equal62~2_combout )) # (!\u1|nios|cpu|D_op_opx_rsv00~0_combout )

	.dataa(\u1|nios|cpu|D_op_opx_rsv00~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|Equal62~0_combout ),
	.datad(\u1|nios|cpu|Equal62~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .lut_mask = 16'h555F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~11 (
// Equation(s):
// \u1|nios|cpu|Equal62~11_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~11 .lut_mask = 16'h0002;
defparam \u1|nios|cpu|Equal62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv17~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv17~0_combout  = (\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|Equal0~2_combout  & (!\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|D_op_opx_rsv17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  = ((!\u1|nios|cpu|Equal62~10_combout  & !\u1|nios|cpu|Equal62~11_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\u1|nios|cpu|Equal62~10_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|Equal62~11_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .lut_mask = 16'h05FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~4 (
// Equation(s):
// \u1|nios|cpu|Equal62~4_combout  = (!\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~4 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_cmpge~0 (
// Equation(s):
// \u1|nios|cpu|D_op_cmpge~0_combout  = (\u1|nios|cpu|Equal0~3_combout  & (\u1|nios|cpu|Equal0~2_combout  & (\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [15])))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_cmpge~0 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|D_op_cmpge~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~8 (
// Equation(s):
// \u1|nios|cpu|Equal62~8_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~8 .lut_mask = 16'h2000;
defparam \u1|nios|cpu|Equal62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout  = ((!\u1|nios|cpu|Equal62~4_combout  & !\u1|nios|cpu|Equal62~8_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .lut_mask = 16'h3737;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~8_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~7_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~6_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_opx_rsv63~0 (
// Equation(s):
// \u1|nios|cpu|D_op_opx_rsv63~0_combout  = (\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|D_iw [15])

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_opx_rsv63~0 .lut_mask = 16'hAA00;
defparam \u1|nios|cpu|D_op_opx_rsv63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~3 (
// Equation(s):
// \u1|nios|cpu|Equal62~3_combout  = (\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~3 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|Equal62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  = (((!\u1|nios|cpu|Equal62~3_combout  & !\u1|nios|cpu|Equal62~9_combout )) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~0_combout )

	.dataa(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datab(\u1|nios|cpu|Equal62~3_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|Equal62~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .lut_mask = 16'h5F7F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~15 (
// Equation(s):
// \u1|nios|cpu|Equal0~15_combout  = (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~15 .lut_mask = 16'h0200;
defparam \u1|nios|cpu|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout  & (!\u1|nios|cpu|Equal0~15_combout  & ((!\u1|nios|cpu|D_op_opx_rsv17~0_combout ) # (!\u1|nios|cpu|Equal62~6_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~15_combout ),
	.datab(\u1|nios|cpu|Equal62~6_combout ),
	.datac(\u1|nios|cpu|Equal0~15_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 .lut_mask = 16'h020A;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  = ((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~12_combout )) # (!\u1|nios|cpu|D_op_opx_rsv17~0_combout )

	.dataa(\u1|nios|cpu|Equal62~5_combout ),
	.datab(\u1|nios|cpu|Equal62~12_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .lut_mask = 16'h11FF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout  & (((!\u1|nios|cpu|Equal62~5_combout  & !\u1|nios|cpu|Equal62~6_combout )) # (!\u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~10_combout ),
	.datab(\u1|nios|cpu|Equal62~5_combout ),
	.datac(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datad(\u1|nios|cpu|Equal62~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .lut_mask = 16'h0A2A;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~13 (
// Equation(s):
// \u1|nios|cpu|Equal62~13_combout  = (\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [11] & \u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~13 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  = (((!\u1|nios|cpu|D_iw [15] & !\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|Equal0~7_combout )) # (!\u1|nios|cpu|Equal62~13_combout )

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~13_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .lut_mask = 16'h3F7F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~1 (
// Equation(s):
// \u1|nios|cpu|Equal62~1_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~1 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout  = (((!\u1|nios|cpu|Equal62~10_combout  & !\u1|nios|cpu|Equal62~1_combout )) # (!\u1|nios|cpu|D_op_opx_rsv63~0_combout )) # (!\u1|nios|cpu|Equal0~7_combout )

	.dataa(\u1|nios|cpu|Equal62~10_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\u1|nios|cpu|Equal62~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .lut_mask = 16'h3F7F;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  & \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .lut_mask = 16'hCC00;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~7_combout  = (\u1|nios|cpu|D_iw [4]) # ((\u1|nios|cpu|D_iw [5]) # ((!\u1|nios|cpu|Equal0~4_combout  & !\u1|nios|cpu|Equal0~16_combout )))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~16_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .lut_mask = 16'hFFCD;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~1_combout  = (!\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~9_combout ) # (\u1|nios|cpu|Equal62~14_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|Equal62~14_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .lut_mask = 16'h00FC;
defparam \u1|nios|cpu|D_ctrl_retaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~0_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~12_combout ) # (\u1|nios|cpu|Equal62~11_combout )))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~12_combout ),
	.datac(\u1|nios|cpu|Equal62~11_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .lut_mask = 16'hA8A8;
defparam \u1|nios|cpu|D_ctrl_retaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~2_combout  = (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_ctrl_retaddr~1_combout ) # (\u1|nios|cpu|D_ctrl_retaddr~0_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~1_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~0_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .lut_mask = 16'hC800;
defparam \u1|nios|cpu|D_ctrl_retaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~8_combout  = (\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout  & (!\u1|nios|cpu|D_ctrl_retaddr~2_combout  & ((\u1|nios|cpu|D_iw [5]) # (!\u1|nios|cpu|Equal0~2_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_force_src2_zero~7_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~2_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .lut_mask = 16'h0A02;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_force_src2_zero~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_force_src2_zero~9_combout  = (\u1|nios|cpu|Equal0~13_combout ) # ((\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ) # ((!\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout )))

	.dataa(\u1|nios|cpu|Equal0~13_combout ),
	.datab(\u1|nios|cpu|D_ctrl_force_src2_zero~6_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~9 .lut_mask = 16'hEFFF;
defparam \u1|nios|cpu|D_ctrl_force_src2_zero~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N21
dffeas \u1|nios|cpu|R_ctrl_force_src2_zero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_force_src2_zero~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_force_src2_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[6]~15 (
// Equation(s):
// \u1|nios|cpu|E_src2[6]~15_combout  = (\u1|nios|cpu|R_ctrl_hi_imm16~q ) # ((\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ) # (\u1|nios|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datac(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.datad(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[6]~15 .lut_mask = 16'hFFFC;
defparam \u1|nios|cpu|E_src2[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout  = (\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~8_combout ))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~9_combout )))) # (!\u1|nios|cpu|D_iw [14] & 
// (((\u1|nios|cpu|Equal62~8_combout ))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .lut_mask = 16'hF0D8;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [11]) # (!\u1|nios|cpu|D_iw [12]))))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .lut_mask = 16'h00D0;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  = (\u1|nios|cpu|D_iw [16] & !\u1|nios|cpu|D_iw [15])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .lut_mask = 16'h00CC;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ) # ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout  & \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout 
// ))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~1_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~2_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .lut_mask = 16'hE0A0;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~9 (
// Equation(s):
// \u1|nios|cpu|Equal0~9_combout  = (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~9 .lut_mask = 16'h0004;
defparam \u1|nios|cpu|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~0_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|Equal0~13_combout ) # ((\u1|nios|cpu|Equal0~9_combout  & !\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|Equal0~9_combout ),
	.datab(\u1|nios|cpu|Equal0~13_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~0 .lut_mask = 16'hCE00;
defparam \u1|nios|cpu|D_ctrl_exception~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~1_combout  = (!\u1|nios|cpu|D_ctrl_exception~0_combout  & ((\u1|nios|cpu|Equal0~3_combout ) # ((!\u1|nios|cpu|Equal0~16_combout  & !\u1|nios|cpu|Equal0~2_combout ))))

	.dataa(\u1|nios|cpu|Equal0~16_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~0_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~1 .lut_mask = 16'h0F01;
defparam \u1|nios|cpu|D_ctrl_exception~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~2_combout  = (\u1|nios|cpu|D_ctrl_exception~1_combout  & (((!\u1|nios|cpu|Equal0~13_combout  & \u1|nios|cpu|D_ctrl_force_src2_zero~0_combout )) # (!\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|Equal0~13_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_exception~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~2 .lut_mask = 16'h7300;
defparam \u1|nios|cpu|D_ctrl_exception~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout  = ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ) # (!\u1|nios|cpu|D_ctrl_exception~2_combout )) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout )

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 .lut_mask = 16'hDFDF;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~14 (
// Equation(s):
// \u1|nios|cpu|Equal0~14_combout  = (\u1|nios|cpu|Equal0~4_combout  & (!\u1|nios|cpu|D_iw [4] & !\u1|nios|cpu|D_iw [5]))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~14 .lut_mask = 16'h0022;
defparam \u1|nios|cpu|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[2]~2 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[2]~2_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout  & (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout  & (\u1|nios|cpu|D_ctrl_exception~2_combout  & !\u1|nios|cpu|Equal0~14_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~17_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~4_combout ),
	.datac(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datad(\u1|nios|cpu|Equal0~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[2]~2 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|D_dst_regnum[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [7]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[4]~9 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y33_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~10_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .lut_mask = 16'hCEC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~11 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~11_combout  = (!\u1|nios|cpu|R_ctrl_hi_imm16~q  & !\u1|nios|cpu|R_ctrl_force_src2_zero~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datad(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~11 .lut_mask = 16'h000F;
defparam \u1|nios|cpu|R_src2_lo[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [8] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  $ (GND))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11  & 
// VCC))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13  = CARRY((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8] 
// & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[5]~11 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X37_Y32_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~12_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .lut_mask = 16'hCEC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~4_combout  = (\u1|nios|cpu|D_iw [13] & (((\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~4 .lut_mask = 16'h50D0;
defparam \u1|nios|cpu|D_ctrl_exception~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  = (\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [15])

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .lut_mask = 16'h00AA;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~3_combout  = (\u1|nios|cpu|Equal62~14_combout  & ((\u1|nios|cpu|D_op_opx_rsv63~0_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & \u1|nios|cpu|Equal62~8_combout )))) # (!\u1|nios|cpu|Equal62~14_combout  & 
// (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & (\u1|nios|cpu|Equal62~8_combout )))

	.dataa(\u1|nios|cpu|Equal62~14_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.datac(\u1|nios|cpu|Equal62~8_combout ),
	.datad(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~3 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|D_ctrl_exception~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~5_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_exception~3_combout ) # ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout  & \u1|nios|cpu|D_ctrl_exception~4_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~4_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_exception~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~5 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|D_ctrl_exception~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout  & (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout  & 
// \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~13_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~16_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~11_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_exception~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_exception~6_combout  = ((\u1|nios|cpu|D_ctrl_exception~5_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ))) # (!\u1|nios|cpu|D_ctrl_exception~2_combout )

	.dataa(\u1|nios|cpu|D_ctrl_exception~2_combout ),
	.datab(\u1|nios|cpu|D_ctrl_exception~5_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_exception~6 .lut_mask = 16'hDFFF;
defparam \u1|nios|cpu|D_ctrl_exception~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N23
dffeas \u1|nios|cpu|R_ctrl_exception (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_exception~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_exception~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_exception .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_exception .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~1 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~1_combout  = (\u1|nios|cpu|R_ctrl_break~q ) # (\u1|nios|cpu|R_ctrl_exception~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[1]~2 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[1]~2_combout  = (\u1|nios|cpu|F_pc [1] & (!\u1|nios|cpu|F_pc_plus_one[0]~1 )) # (!\u1|nios|cpu|F_pc [1] & ((\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[1]~3  = CARRY((!\u1|nios|cpu|F_pc_plus_one[0]~1 ) # (!\u1|nios|cpu|F_pc [1]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[0]~1 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[1]~3 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[2]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[2]~4_combout  = (\u1|nios|cpu|F_pc [2] & (\u1|nios|cpu|F_pc_plus_one[1]~3  $ (GND))) # (!\u1|nios|cpu|F_pc [2] & (!\u1|nios|cpu|F_pc_plus_one[1]~3  & VCC))
// \u1|nios|cpu|F_pc_plus_one[2]~5  = CARRY((\u1|nios|cpu|F_pc [2] & !\u1|nios|cpu|F_pc_plus_one[1]~3 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[1]~3 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[2]~5 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_valid_from_R~0 (
// Equation(s):
// \u1|nios|cpu|E_valid_from_R~0_combout  = (\u1|nios|cpu|R_valid~q ) # (\u1|nios|cpu|E_stall~5_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_valid~q ),
	.datac(\u1|nios|cpu|E_stall~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|E_valid_from_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N7
dffeas \u1|nios|cpu|E_valid_from_R (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_valid_from_R~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_valid_from_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_valid_from_R .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_valid_from_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_jmp_direct~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_jmp_direct~1_combout  = (!\u1|nios|cpu|D_iw [1] & (!\u1|nios|cpu|D_iw [3] & (!\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|D_ctrl_jmp_direct~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N5
dffeas \u1|nios|cpu|R_ctrl_jmp_direct (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_jmp_direct .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_jmp_direct .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~32 (
// Equation(s):
// \u1|nios|cpu|R_src1~32_combout  = (!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~32 .lut_mask = 16'h0FFF;
defparam \u1|nios|cpu|R_src1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .lut_mask = 16'hB380;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12]~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12]~0_combout  = !\u1|nios|cpu|W_alu_result [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12]~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N1
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_st~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_st~0_combout  = (\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [1] & ((!\u1|nios|cpu|D_iw [3]) # (!\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_st~0 .lut_mask = 16'h004C;
defparam \u1|nios|cpu|D_ctrl_st~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N17
dffeas \u1|nios|cpu|R_ctrl_st (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_st~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(!\u1|nios|cpu|D_iw [2]),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_st~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_st .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_st .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|cmd_demux|WideOr0~combout  & 
// ((\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ) # (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout )))) # (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// (((\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ) # (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ))))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .lut_mask = 16'h7770;
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N13
dffeas \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # ((\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// (\u1|mm_interconnect_0|cmd_demux|WideOr0~combout  & \u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|end_begintransfer~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .lut_mask = 16'hECCC;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~2_combout  = (!\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_iw [1]))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~2 .lut_mask = 16'h0500;
defparam \u1|nios|cpu|D_ctrl_ld~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~0_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [1] & ((!\u1|nios|cpu|D_iw [3]) # (!\u1|nios|cpu|D_iw [4]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .lut_mask = 16'h4C00;
defparam \u1|nios|cpu|D_ctrl_ld_signed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld~3_combout  = (\u1|nios|cpu|D_ctrl_ld~2_combout  & ((\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_ld_signed~0_combout )))) # (!\u1|nios|cpu|D_ctrl_ld~2_combout  & (((\u1|nios|cpu|D_iw [2] & 
// \u1|nios|cpu|D_ctrl_ld_signed~0_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_ld~2_combout ),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld~3 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|D_ctrl_ld~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N27
dffeas \u1|nios|cpu|R_ctrl_ld (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N5
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ) # 
// ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  & \u1|nios|cpu|d_read~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 .lut_mask = 16'hC8C0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N31
dffeas \u1|mm_interconnect_0|nios_data_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|nios|cpu|d_read~q )

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .lut_mask = 16'h5050;
defparam \u1|mm_interconnect_0|nios_data_master_translator|uav_read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout  = (!\u1|nios|cpu|i_read~q  & !\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .lut_mask = 16'h0033;
defparam \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout )))) # (!\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & 
// \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q )) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][57]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .lut_mask = 16'hF3C0;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] 
// & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N27
dffeas \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ) # ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg~0_combout ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hEAFA;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N9
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'hFF0F;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N23
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q 
// )))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 .lut_mask = 16'h5F00;
defparam \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ) # ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hECFC;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N7
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|router|Equal3~1_combout )

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  & (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h50F8;
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N27
dffeas \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout  = (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N21
dffeas \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[1]~0_combout  = (\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_iw [15]) # ((!\u1|nios|cpu|D_iw [5]) # (!\u1|nios|cpu|Equal0~2_combout ))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .lut_mask = 16'hB0F0;
defparam \u1|nios|cpu|D_logic_op_raw[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[1]~0_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # (\u1|nios|cpu|D_logic_op_raw[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datad(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[1]~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|D_logic_op[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y21_N1
dffeas \u1|nios|cpu|R_logic_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 )) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (GND)))
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15  = 
// CARRY((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[6]~13 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.cout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~14_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .lut_mask = 16'hACAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [9]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N29
dffeas \u1|nios|cpu|d_writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [7]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~0_combout  = (\u1|nios|cpu|D_iw [0]) # ((\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [5] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .lut_mask = 16'hECCC;
defparam \u1|nios|cpu|R_ctrl_br_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_br_nxt~1 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_br_nxt~1_combout  = (!\u1|nios|cpu|R_ctrl_br_nxt~0_combout  & (\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_iw [1]))

	.dataa(\u1|nios|cpu|R_ctrl_br_nxt~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .lut_mask = 16'h5000;
defparam \u1|nios|cpu|R_ctrl_br_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~5_combout  = (\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|Equal62~0_combout ) # ((\u1|nios|cpu|Equal62~1_combout  & !\u1|nios|cpu|D_iw [14])))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|Equal62~1_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .lut_mask = 16'hACEC;
defparam \u1|nios|cpu|D_ctrl_br_cmp~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~3_combout  = (\u1|nios|cpu|R_ctrl_br_nxt~1_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_ctrl_br_cmp~5_combout ))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.datac(\u1|nios|cpu|D_ctrl_br_cmp~5_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .lut_mask = 16'hECEC;
defparam \u1|nios|cpu|D_ctrl_br_cmp~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~6 (
// Equation(s):
// \u1|nios|cpu|Equal0~6_combout  = (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~6 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~2_combout  = (\u1|nios|cpu|Equal0~3_combout  & (((!\u1|nios|cpu|D_ctrl_jmp_direct~0_combout  & \u1|nios|cpu|Equal0~4_combout )))) # (!\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|Equal0~6_combout ) # 
// ((!\u1|nios|cpu|D_ctrl_jmp_direct~0_combout  & \u1|nios|cpu|Equal0~4_combout ))))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~6_combout ),
	.datac(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datad(\u1|nios|cpu|Equal0~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .lut_mask = 16'h4F44;
defparam \u1|nios|cpu|D_ctrl_br_cmp~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_br_cmp~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_br_cmp~4_combout  = (\u1|nios|cpu|D_ctrl_br_cmp~3_combout ) # ((\u1|nios|cpu|D_ctrl_br_cmp~2_combout ) # ((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_ctrl_br_cmp~3_combout ),
	.datac(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_br_cmp~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|D_ctrl_br_cmp~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N3
dffeas \u1|nios|cpu|R_ctrl_br_cmp (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_br_cmp~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_cmp .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_cmp .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_rdctl (
// Equation(s):
// \u1|nios|cpu|D_op_rdctl~combout  = (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~3_combout  & (\u1|nios|cpu|Equal0~7_combout  & !\u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal62~3_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_rdctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_rdctl .lut_mask = 16'h0040;
defparam \u1|nios|cpu|D_op_rdctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y21_N25
dffeas \u1|nios|cpu|R_ctrl_rd_ctl_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_rdctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rd_ctl_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_result~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_result~0_combout  = (\u1|nios|cpu|R_ctrl_br_cmp~q ) # (\u1|nios|cpu|R_ctrl_rd_ctl_reg~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_result~0 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|E_alu_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout  = (!\u1|nios|cpu|av_ld_align_cycle [0] & ((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ) # (!\u1|nios|cpu|d_read~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datad(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 .lut_mask = 16'h0F03;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N1
dffeas \u1|nios|cpu|av_ld_align_cycle[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout  = (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & ((\u1|nios|cpu|av_ld_align_cycle [1] $ (\u1|nios|cpu|av_ld_align_cycle [0])))) # (!\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & 
// (!\u1|nios|cpu|d_read~q  & (\u1|nios|cpu|av_ld_align_cycle [1] $ (\u1|nios|cpu|av_ld_align_cycle [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|nios|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 .lut_mask = 16'h0BB0;
defparam \u1|nios|cpu|av_ld_align_cycle_nxt[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N27
dffeas \u1|nios|cpu|av_ld_align_cycle[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_align_cycle_nxt[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_align_cycle [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_align_cycle[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_align_cycle[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_align_cycle [0] $ (((\u1|nios|cpu|D_iw [4]) # (!\u1|nios|cpu|D_ctrl_mem16~0_combout )))))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|av_ld_align_cycle [0]),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .lut_mask = 16'h2D00;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem32~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem32~0_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [3] & \u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem32~0 .lut_mask = 16'h0800;
defparam \u1|nios|cpu|D_ctrl_mem32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~0_combout  = (!\u1|nios|cpu|D_ctrl_mem32~0_combout  & (!\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & (\u1|nios|cpu|d_read~q  & !\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_aligning_data_nxt~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout  = (\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ) # ((\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ) # ((!\u1|nios|cpu|av_ld_align_cycle [1] & \u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datab(\u1|nios|cpu|av_ld_aligning_data_nxt~1_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_aligning_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~2 .lut_mask = 16'hFFDC;
defparam \u1|nios|cpu|av_ld_aligning_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N17
dffeas \u1|nios|cpu|av_ld_aligning_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_aligning_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_aligning_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_aligning_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~17 (
// Equation(s):
// \u1|nios|cpu|Add1~17_combout  = \u1|nios|cpu|E_src2 [0] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [0]),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~17 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~7 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~7_combout  = (\u1|nios|cpu|Equal0~2_combout ) # ((\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|Equal0~16_combout ) # (\u1|nios|cpu|Equal0~9_combout ))))

	.dataa(\u1|nios|cpu|Equal0~16_combout ),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|Equal0~2_combout ),
	.datad(\u1|nios|cpu|Equal0~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .lut_mask = 16'hFCF8;
defparam \u1|nios|cpu|D_ctrl_retaddr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~6 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~6_combout  = (\u1|nios|cpu|Equal0~13_combout ) # (((\u1|nios|cpu|Equal0~16_combout  & !\u1|nios|cpu|D_iw [5])) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ))

	.dataa(\u1|nios|cpu|Equal0~13_combout ),
	.datab(\u1|nios|cpu|Equal0~16_combout ),
	.datac(\u1|nios|cpu|D_ctrl_force_src2_zero~0_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .lut_mask = 16'hAFEF;
defparam \u1|nios|cpu|D_ctrl_retaddr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~3_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~9_combout ) # ((\u1|nios|cpu|Equal62~13_combout  & !\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~9_combout ),
	.datac(\u1|nios|cpu|Equal62~13_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .lut_mask = 16'h4454;
defparam \u1|nios|cpu|D_ctrl_retaddr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~4_combout  = (\u1|nios|cpu|D_ctrl_retaddr~3_combout ) # ((!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout  & ((\u1|nios|cpu|Equal62~8_combout ) # (\u1|nios|cpu|Equal62~14_combout ))))

	.dataa(\u1|nios|cpu|Equal62~8_combout ),
	.datab(\u1|nios|cpu|Equal62~14_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~3_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .lut_mask = 16'hF0FE;
defparam \u1|nios|cpu|D_ctrl_retaddr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~5_combout  = (\u1|nios|cpu|Equal0~13_combout  & ((\u1|nios|cpu|D_iw [5]) # ((\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_ctrl_retaddr~4_combout )))) # (!\u1|nios|cpu|Equal0~13_combout  & (\u1|nios|cpu|Equal0~7_combout  & 
// (\u1|nios|cpu|D_ctrl_retaddr~4_combout )))

	.dataa(\u1|nios|cpu|Equal0~13_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~4_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|D_ctrl_retaddr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~8 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~8_combout  = (\u1|nios|cpu|D_ctrl_retaddr~5_combout ) # ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_retaddr~6_combout ))) # (!\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_ctrl_retaddr~7_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~7_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_retaddr~6_combout ),
	.datad(\u1|nios|cpu|D_ctrl_retaddr~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~8 .lut_mask = 16'hFFE2;
defparam \u1|nios|cpu|D_ctrl_retaddr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_retaddr~9 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_retaddr~9_combout  = (\u1|nios|cpu|D_ctrl_retaddr~8_combout ) # (((!\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout )) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_retaddr~8_combout ),
	.datab(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~9_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~19_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_retaddr~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_retaddr~9 .lut_mask = 16'hBFFF;
defparam \u1|nios|cpu|D_ctrl_retaddr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N7
dffeas \u1|nios|cpu|R_ctrl_retaddr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_retaddr~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_retaddr .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_retaddr .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y21_N3
dffeas \u1|nios|cpu|R_ctrl_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1~33 (
// Equation(s):
// \u1|nios|cpu|R_src1~33_combout  = (\u1|nios|cpu|R_ctrl_retaddr~q  & ((\u1|nios|cpu|R_valid~q ) # ((\u1|nios|cpu|R_ctrl_br~q  & \u1|nios|cpu|E_valid_from_R~q )))) # (!\u1|nios|cpu|R_ctrl_retaddr~q  & (((\u1|nios|cpu|R_ctrl_br~q  & 
// \u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_ctrl_retaddr~q ),
	.datab(\u1|nios|cpu|R_valid~q ),
	.datac(\u1|nios|cpu|R_ctrl_br~q ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1~33 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|R_src1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N15
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .lut_mask = 16'hF0AA;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .lut_mask = 16'h30F0;
defparam \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N3
dffeas \u1|nios|cpu|d_writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [41] = (\u1|nios|cpu|W_alu_result [5] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [3])))) # (!\u1|nios|cpu|W_alu_result [5] & 
// (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [3]))))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|F_pc [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[41] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [42] = (\u1|nios|cpu|W_alu_result [6] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [4])))) # (!\u1|nios|cpu|W_alu_result [6] & 
// (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [4]))))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|F_pc [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[42] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [43] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [5]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [7])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [7]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[43] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N9
dffeas \u1|nios|cpu|d_writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [45] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [7]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [9])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [9]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [7]),
	.datad(\u1|nios|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[45] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[6]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[6]~12_combout  = (\u1|nios|cpu|F_pc [6] & (\u1|nios|cpu|F_pc_plus_one[5]~11  $ (GND))) # (!\u1|nios|cpu|F_pc [6] & (!\u1|nios|cpu|F_pc_plus_one[5]~11  & VCC))
// \u1|nios|cpu|F_pc_plus_one[6]~13  = CARRY((\u1|nios|cpu|F_pc [6] & !\u1|nios|cpu|F_pc_plus_one[5]~11 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[5]~11 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[6]~13 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[7]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[7]~14_combout  = (\u1|nios|cpu|F_pc [7] & (!\u1|nios|cpu|F_pc_plus_one[6]~13 )) # (!\u1|nios|cpu|F_pc [7] & ((\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[7]~15  = CARRY((!\u1|nios|cpu|F_pc_plus_one[6]~13 ) # (!\u1|nios|cpu|F_pc [7]))

	.dataa(\u1|nios|cpu|F_pc [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[6]~13 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[7]~15 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[8]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[8]~16_combout  = (\u1|nios|cpu|F_pc [8] & (\u1|nios|cpu|F_pc_plus_one[7]~15  $ (GND))) # (!\u1|nios|cpu|F_pc [8] & (!\u1|nios|cpu|F_pc_plus_one[7]~15  & VCC))
// \u1|nios|cpu|F_pc_plus_one[8]~17  = CARRY((\u1|nios|cpu|F_pc [8] & !\u1|nios|cpu|F_pc_plus_one[7]~15 ))

	.dataa(\u1|nios|cpu|F_pc [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[7]~15 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[8]~17 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[8]~11 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~40_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[8]~16_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~40_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~11 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N11
dffeas \u1|nios|cpu|F_pc[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[8]~11_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [46] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [8]) # ((\u1|nios|cpu|W_alu_result [10] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|nios|cpu|W_alu_result [10] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|nios|cpu|W_alu_result [10]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[46] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[9]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[9]~18_combout  = (\u1|nios|cpu|F_pc [9] & (!\u1|nios|cpu|F_pc_plus_one[8]~17 )) # (!\u1|nios|cpu|F_pc [9] & ((\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[9]~19  = CARRY((!\u1|nios|cpu|F_pc_plus_one[8]~17 ) # (!\u1|nios|cpu|F_pc [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[8]~17 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[9]~19 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~20 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~20_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|F_pc_plus_one[9]~18_combout ) # ((\u1|nios|cpu|R_ctrl_break~q ) # (\u1|nios|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~20 .lut_mask = 16'h00FE;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[9]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout  = (\u1|nios|cpu|F_pc_no_crst_nxt[9]~20_combout  & (((\u1|nios|cpu|R_ctrl_break~q ) # (\u1|nios|cpu|Add1~42_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout )))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|F_pc_no_crst_nxt[9]~20_combout ),
	.datad(\u1|nios|cpu|Add1~42_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~10 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N9
dffeas \u1|nios|cpu|F_pc[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[9]~10_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[47] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [47] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [11]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [9])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [9]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [11]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|F_pc [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [47]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[47] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[47] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[7]~1 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[7]~1_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3] $ (\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[7]~1 .lut_mask = 16'h2828;
defparam \u1|esc_spi|data_to_cpu[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N17
dffeas \u1|nios|cpu|d_writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N6
cyclone10lp_lcell_comb \u1|esc_spi|Add1~6 (
// Equation(s):
// \u1|esc_spi|Add1~6_combout  = (\u1|esc_spi|state [3] & (!\u1|esc_spi|Add1~5 )) # (!\u1|esc_spi|state [3] & ((\u1|esc_spi|Add1~5 ) # (GND)))
// \u1|esc_spi|Add1~7  = CARRY((!\u1|esc_spi|Add1~5 ) # (!\u1|esc_spi|state [3]))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~5 ),
	.combout(\u1|esc_spi|Add1~6_combout ),
	.cout(\u1|esc_spi|Add1~7 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~6 .lut_mask = 16'h3C3F;
defparam \u1|esc_spi|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|Add1~8 (
// Equation(s):
// \u1|esc_spi|Add1~8_combout  = \u1|esc_spi|Add1~7  $ (!\u1|esc_spi|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|state [4]),
	.cin(\u1|esc_spi|Add1~7 ),
	.combout(\u1|esc_spi|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Add1~8 .lut_mask = 16'hF00F;
defparam \u1|esc_spi|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N0
cyclone10lp_lcell_comb \u1|esc_spi|Add1~0 (
// Equation(s):
// \u1|esc_spi|Add1~0_combout  = \u1|esc_spi|state [0] $ (VCC)
// \u1|esc_spi|Add1~1  = CARRY(\u1|esc_spi|state [0])

	.dataa(gnd),
	.datab(\u1|esc_spi|state [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|esc_spi|Add1~0_combout ),
	.cout(\u1|esc_spi|Add1~1 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~0 .lut_mask = 16'h33CC;
defparam \u1|esc_spi|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[2]~0 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[2]~0_combout  = (\u1|esc_spi|transmitting~q  & ((\u1|esc_spi|slowcount [1] & (\u1|esc_spi|slowcount [2] $ (\u1|esc_spi|slowcount [0]))) # (!\u1|esc_spi|slowcount [1] & (\u1|esc_spi|slowcount [2] & \u1|esc_spi|slowcount [0]))))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|slowcount [2]),
	.datad(\u1|esc_spi|slowcount [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[2]~0 .lut_mask = 16'h4880;
defparam \u1|esc_spi|p1_slowcount[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N25
dffeas \u1|esc_spi|slowcount[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[2]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[0]~2 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[0]~2_combout  = (\u1|esc_spi|transmitting~q  & (!\u1|esc_spi|slowcount [0] & ((\u1|esc_spi|slowcount [1]) # (!\u1|esc_spi|slowcount [2]))))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|slowcount [0]),
	.datad(\u1|esc_spi|slowcount [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[0]~2 .lut_mask = 16'h080C;
defparam \u1|esc_spi|p1_slowcount[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N13
dffeas \u1|esc_spi|slowcount[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_slowcount[1]~1 (
// Equation(s):
// \u1|esc_spi|p1_slowcount[1]~1_combout  = (\u1|esc_spi|transmitting~q  & (\u1|esc_spi|slowcount [1] $ (\u1|esc_spi|slowcount [0])))

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|slowcount [1]),
	.datad(\u1|esc_spi|slowcount [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_slowcount[1]~1 .lut_mask = 16'h0CC0;
defparam \u1|esc_spi|p1_slowcount[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y29_N11
dffeas \u1|esc_spi|slowcount[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_slowcount[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|slowcount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|slowcount[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|slowcount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|always11~0 (
// Equation(s):
// \u1|esc_spi|always11~0_combout  = (!\u1|esc_spi|slowcount [1] & (\u1|esc_spi|slowcount [2] & (\u1|esc_spi|transmitting~q  & !\u1|esc_spi|slowcount [0])))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|slowcount [2]),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(\u1|esc_spi|slowcount [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|always11~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always11~0 .lut_mask = 16'h0040;
defparam \u1|esc_spi|always11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N1
dffeas \u1|esc_spi|state[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N16
cyclone10lp_lcell_comb \u1|esc_spi|state~0 (
// Equation(s):
// \u1|esc_spi|state~0_combout  = (\u1|esc_spi|Add1~8_combout  & (((!\u1|esc_spi|state [0]) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|Add1~8_combout ),
	.datac(\u1|esc_spi|state [4]),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~0 .lut_mask = 16'h4CCC;
defparam \u1|esc_spi|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N17
dffeas \u1|esc_spi|state[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N2
cyclone10lp_lcell_comb \u1|esc_spi|Add1~2 (
// Equation(s):
// \u1|esc_spi|Add1~2_combout  = (\u1|esc_spi|state [1] & (!\u1|esc_spi|Add1~1 )) # (!\u1|esc_spi|state [1] & ((\u1|esc_spi|Add1~1 ) # (GND)))
// \u1|esc_spi|Add1~3  = CARRY((!\u1|esc_spi|Add1~1 ) # (!\u1|esc_spi|state [1]))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~1 ),
	.combout(\u1|esc_spi|Add1~2_combout ),
	.cout(\u1|esc_spi|Add1~3 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~2 .lut_mask = 16'h3C3F;
defparam \u1|esc_spi|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N18
cyclone10lp_lcell_comb \u1|esc_spi|state~1 (
// Equation(s):
// \u1|esc_spi|state~1_combout  = (\u1|esc_spi|Add1~2_combout  & (((!\u1|esc_spi|state [0]) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )))

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(\u1|esc_spi|Add1~2_combout ),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|state~1 .lut_mask = 16'h70F0;
defparam \u1|esc_spi|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N19
dffeas \u1|esc_spi|state[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|state~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N4
cyclone10lp_lcell_comb \u1|esc_spi|Add1~4 (
// Equation(s):
// \u1|esc_spi|Add1~4_combout  = (\u1|esc_spi|state [2] & (\u1|esc_spi|Add1~3  $ (GND))) # (!\u1|esc_spi|state [2] & (!\u1|esc_spi|Add1~3  & VCC))
// \u1|esc_spi|Add1~5  = CARRY((\u1|esc_spi|state [2] & !\u1|esc_spi|Add1~3 ))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|esc_spi|Add1~3 ),
	.combout(\u1|esc_spi|Add1~4_combout ),
	.cout(\u1|esc_spi|Add1~5 ));
// synopsys translate_off
defparam \u1|esc_spi|Add1~4 .lut_mask = 16'hC30C;
defparam \u1|esc_spi|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y27_N5
dffeas \u1|esc_spi|state[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y27_N7
dffeas \u1|esc_spi|state[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Add1~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|state[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N12
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~0 (
// Equation(s):
// \u1|esc_spi|Equal9~0_combout  = (!\u1|esc_spi|state [3] & (!\u1|esc_spi|state [2] & !\u1|esc_spi|state [1]))

	.dataa(gnd),
	.datab(\u1|esc_spi|state [3]),
	.datac(\u1|esc_spi|state [2]),
	.datad(\u1|esc_spi|state [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~0 .lut_mask = 16'h0003;
defparam \u1|esc_spi|Equal9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|Equal2~0 (
// Equation(s):
// \u1|esc_spi|Equal2~0_combout  = (!\u1|esc_spi|slowcount [1] & (\u1|esc_spi|slowcount [2] & !\u1|esc_spi|slowcount [0]))

	.dataa(\u1|esc_spi|slowcount [1]),
	.datab(\u1|esc_spi|slowcount [2]),
	.datac(gnd),
	.datad(\u1|esc_spi|slowcount [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal2~0 .lut_mask = 16'h0044;
defparam \u1|esc_spi|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N22
cyclone10lp_lcell_comb \u1|esc_spi|transaction_primed~0 (
// Equation(s):
// \u1|esc_spi|transaction_primed~0_combout  = (\u1|esc_spi|Equal9~0_combout  & (\u1|esc_spi|state [4] & (\u1|esc_spi|state [0] & \u1|esc_spi|Equal2~0_combout )))

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(\u1|esc_spi|state [0]),
	.datad(\u1|esc_spi|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|transaction_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed~0 .lut_mask = 16'h8000;
defparam \u1|esc_spi|transaction_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N23
dffeas \u1|esc_spi|transaction_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transaction_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transaction_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transaction_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|transaction_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [2] & !\u1|nios|cpu|W_alu_result [4]))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe~0 .lut_mask = 16'h0044;
defparam \u1|esc_spi|p1_data_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[9]~3 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[9]~3_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|nios|cpu|W_alu_result [3])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9]~3 .lut_mask = 16'hD8D8;
defparam \u1|esc_spi|data_to_cpu[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0] & 
// \u1|esc_spi|p1_wr_strobe~1_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .lut_mask = 16'h0C00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N13
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & 
// ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .lut_mask = 16'h11CC;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .lut_mask = 16'hC000;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N19
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~2 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~2_combout  = (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (!\u1|esc_spi|wr_strobe~q  & \u1|esc_spi|p1_wr_strobe~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datac(\u1|esc_spi|wr_strobe~q ),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~2 .lut_mask = 16'h0400;
defparam \u1|esc_spi|p1_wr_strobe~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N11
dffeas \u1|esc_spi|wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_wr_strobe~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N14
cyclone10lp_lcell_comb \u1|esc_spi|slaveselect_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|slaveselect_wr_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .lut_mask = 16'h4000;
defparam \u1|esc_spi|slaveselect_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N15
dffeas \u1|esc_spi|spi_slave_select_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N28
cyclone10lp_lcell_comb \u1|esc_spi|control_wr_strobe (
// Equation(s):
// \u1|esc_spi|control_wr_strobe~combout  = (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|control_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|control_wr_strobe .lut_mask = 16'h2000;
defparam \u1|esc_spi|control_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~11_combout  = (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]) # 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~11 .lut_mask = 16'h5040;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_ld_signed~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_ld_signed~1_combout  = (\u1|nios|cpu|D_iw [2] & \u1|nios|cpu|D_ctrl_ld_signed~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_ctrl_ld_signed~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|D_ctrl_ld_signed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N5
dffeas \u1|nios|cpu|R_ctrl_ld_signed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_ld_signed~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_ld_signed .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_ld_signed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  = ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter 
// [0])) # (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .lut_mask = 16'hDDFF;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  = (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  & (!\u1|nios|cpu|W_alu_result [5] & 
// (\u1|mm_interconnect_0|router|Equal2~2_combout  & !\u1|nios|cpu|W_alu_result [6])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [5]),
	.datac(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h0010;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 .lut_mask = 16'h0C00;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .lut_mask = 16'hBB00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ) # 
// ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout  & (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|esc_spi|p1_wr_strobe~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|uav_waitrequest~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~3_combout ),
	.datad(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hF4F0;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N25
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & 
// (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ) # ((\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & 
// ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'hBAFA;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N11
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout  & 
// (\u1|nios|cpu|d_read~q  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 .lut_mask = 16'h0040;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N1
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~2_combout  = (\u1|nios|cpu|W_alu_result [6] & !\u1|nios|cpu|W_alu_result [5])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~2 .lut_mask = 16'h00CC;
defparam \u1|mm_interconnect_0|router|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal7~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal7~0_combout  = (\u1|mm_interconnect_0|router|always1~2_combout  & (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [3] & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|mm_interconnect_0|router|always1~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal7~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|router|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout  & (\u1|debug|av_waitrequest~q  & \u1|mm_interconnect_0|router|Equal7~0_combout ))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~0_combout ),
	.datab(gnd),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 .lut_mask = 16'hA000;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0])))) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ) # ((!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .lut_mask = 16'hF3D0;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ) # (\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|write~1_combout ),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h54F0;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N15
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h3030;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cyclone10lp_lcell_comb \u1|debug|av_waitrequest~0 (
// Equation(s):
// \u1|debug|av_waitrequest~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (!\u1|debug|av_waitrequest~q  & 
// \u1|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|av_waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_waitrequest~0 .lut_mask = 16'h0800;
defparam \u1|debug|av_waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N23
dffeas \u1|debug|av_waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_waitrequest~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|av_waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|av_waitrequest .is_wysiwyg = "true";
defparam \u1|debug|av_waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout  = (\u1|debug|av_waitrequest~q  & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & \u1|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u1|debug|av_waitrequest~q ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cyclone10lp_lcell_comb \u1|debug|av_waitrequest~1 (
// Equation(s):
// \u1|debug|av_waitrequest~1_combout  = (!\u1|debug|av_waitrequest~q  & (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// \u1|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u1|debug|av_waitrequest~q ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_waitrequest~1 .lut_mask = 16'h1000;
defparam \u1|debug|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cyclone10lp_lcell_comb \u1|debug|fifo_rd~3 (
// Equation(s):
// \u1|debug|fifo_rd~3_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|debug|av_waitrequest~1_combout  & (\u1|nios|cpu|d_read~q  & !\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|debug|av_waitrequest~1_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|debug|fifo_rd~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_rd~3 .lut_mask = 16'h0040;
defparam \u1|debug|fifo_rd~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N28
cyclone10lp_lcell_comb \u1|debug|fifo_rd~2 (
// Equation(s):
// \u1|debug|fifo_rd~2_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (\u1|debug|av_waitrequest~1_combout  & (!\u1|nios|cpu|W_alu_result [2] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datab(\u1|debug|av_waitrequest~1_combout ),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u1|debug|fifo_rd~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_rd~2 .lut_mask = 16'h0800;
defparam \u1|debug|fifo_rd~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N11
dffeas \u1|debug|t_dav (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|t_dav .is_wysiwyg = "true";
defparam \u1|debug|t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|t_dav~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .lut_mask = 16'h00FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y31_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'hBF33;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'h0F04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 .lut_mask = 16'h0E00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 .lut_mask = 16'hF350;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 .lut_mask = 16'hF700;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 .lut_mask = 16'h0F00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 .lut_mask = 16'h0044;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~1_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 .lut_mask = 16'hEAAA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N3
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 .lut_mask = 16'h0500;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [2]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [3]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 .lut_mask = 16'hC0C0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N31
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 .lut_mask = 16'hC0C0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N29
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [7]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 .lut_mask = 16'h0F3F;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N15
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9]~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 .lut_mask = 16'h00CC;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 .lut_mask = 16'hCC00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N19
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 .lut_mask = 16'h8000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y31_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datac(\u1|debug|t_dav~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_valid~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 .lut_mask = 16'hFCFF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N15
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 .lut_mask = 16'h00FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~4_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [8]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 .lut_mask = 16'h8000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N29
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write1~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~1 .lut_mask = 16'h5A5A;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~0 .lut_mask = 16'hC400;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N14
cyclone10lp_lcell_comb \u1|debug|wr_rfifo (
// Equation(s):
// \u1|debug|wr_rfifo~combout  = (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|wr_rfifo~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|wr_rfifo .lut_mask = 16'h3300;
defparam \u1|debug|wr_rfifo .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N2
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\u1|debug|wr_rfifo~combout )))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u1|debug|wr_rfifo~combout  $ 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h3399;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N30
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u1|debug|fifo_rd~3_combout  $ 
// (((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ))))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// ((\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u1|debug|fifo_rd~3_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .lut_mask = 16'h93A0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N3
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\u1|debug|wr_rfifo~combout ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u1|debug|wr_rfifo~combout  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT 
// ))

	.dataa(\u1|debug|wr_rfifo~combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// ((VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u1|debug|wr_rfifo~combout )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] $ (!\u1|debug|wr_rfifo~combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\u1|debug|wr_rfifo~combout ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [3] $ (\u1|debug|wr_rfifo~combout )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(\u1|debug|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h5A6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// ((VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u1|debug|wr_rfifo~combout )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [4] $ (!\u1|debug|wr_rfifo~combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u1|debug|wr_rfifo~combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N12
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y26_N13
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N0
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u1|debug|fifo_rd~2_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u1|debug|fifo_rd~2_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h5450;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N1
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hCFCC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .lut_mask = 16'hFEFF;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// ((\u1|debug|wr_rfifo~combout ) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ) # 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u1|debug|wr_rfifo~combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .lut_mask = 16'hFFFE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ) # (!\u1|debug|fifo_rd~3_combout ))))

	.dataa(\u1|debug|fifo_rd~3_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~3_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFCDC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y26_N14
cyclone10lp_lcell_comb \u1|debug|rvalid~0 (
// Equation(s):
// \u1|debug|rvalid~0_combout  = (\u1|debug|fifo_rd~3_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ))) # (!\u1|debug|fifo_rd~3_combout  & (\u1|debug|rvalid~q ))

	.dataa(\u1|debug|fifo_rd~3_combout ),
	.datab(gnd),
	.datac(\u1|debug|rvalid~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.cin(gnd),
	.combout(\u1|debug|rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|rvalid~0 .lut_mask = 16'hFA50;
defparam \u1|debug|rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y26_N15
dffeas \u1|debug|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|rvalid .is_wysiwyg = "true";
defparam \u1|debug|rvalid .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|rvalid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [33] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|d_byteenable [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[33] .lut_mask = 16'hFAF0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 .lut_mask = 16'hF708;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~0_combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y28_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate1~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|jupdate2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 .lut_mask = 16'h5A5A;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~0_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~1_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 .lut_mask = 16'hF080;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N22
cyclone10lp_lcell_comb \u1|debug|ac~0 (
// Equation(s):
// \u1|debug|ac~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ) # (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q )

	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_ena~reg0_q ),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|ac~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ac~0 .lut_mask = 16'hFFCC;
defparam \u1|debug|ac~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N14
cyclone10lp_lcell_comb \u1|debug|ien_AE~2 (
// Equation(s):
// \u1|debug|ien_AE~2_combout  = (\u1|nios|cpu|W_alu_result [2] & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (\u1|debug|av_waitrequest~1_combout  & \u1|nios|cpu|d_write~q )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|debug|av_waitrequest~1_combout ),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|debug|ien_AE~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ien_AE~2 .lut_mask = 16'h2000;
defparam \u1|debug|ien_AE~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N26
cyclone10lp_lcell_comb \u1|debug|ac~1 (
// Equation(s):
// \u1|debug|ac~1_combout  = (\u1|debug|ac~0_combout ) # ((\u1|debug|ac~q  & ((!\u1|nios|cpu|d_writedata [10]) # (!\u1|debug|ien_AE~2_combout ))))

	.dataa(\u1|debug|ac~0_combout ),
	.datab(\u1|debug|ien_AE~2_combout ),
	.datac(\u1|debug|ac~q ),
	.datad(\u1|nios|cpu|d_writedata [10]),
	.cin(gnd),
	.combout(\u1|debug|ac~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ac~1 .lut_mask = 16'hBAFA;
defparam \u1|debug|ac~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N27
dffeas \u1|debug|ac (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|ac~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ac~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ac .is_wysiwyg = "true";
defparam \u1|debug|ac .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N29
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|ac~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N6
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~combout  = (\u1|nios|cpu|W_alu_result [3] & (\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .lut_mask = 16'h0800;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N23
dffeas \u1|esc_spi|endofpacketvalue_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N4
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  = (\u1|nios|cpu|W_alu_result [3] & !\u1|nios|cpu|W_alu_result [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .lut_mask = 16'h00F0;
defparam \u1|esc_spi|endofpacketvalue_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N9
dffeas \u1|esc_spi|SSO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SSO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SSO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SSO_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N11
dffeas \u1|esc_spi|spi_slave_select_reg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~2 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~2_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|nios|cpu|W_alu_result [3] & (\u1|esc_spi|SSO_reg~q )) # (!\u1|nios|cpu|W_alu_result [3] & ((\u1|esc_spi|spi_slave_select_reg [10])))))

	.dataa(\u1|esc_spi|SSO_reg~q ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|esc_spi|spi_slave_select_reg [10]),
	.datad(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .lut_mask = 16'hB800;
defparam \u1|esc_spi|p1_data_to_cpu[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[10]~3 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[10]~3_combout  = (\u1|esc_spi|p1_data_to_cpu[10]~2_combout ) # ((\u1|esc_spi|endofpacketvalue_reg [10] & (\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & \u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [10]),
	.datab(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|p1_data_to_cpu[10]~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .lut_mask = 16'hFF80;
defparam \u1|esc_spi|p1_data_to_cpu[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N25
dffeas \u1|esc_spi|data_to_cpu[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[10]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[10] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout  = \u1|esc_spi|data_to_cpu [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|data_to_cpu [10]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N17
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[10]~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[10]~7_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [10]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~7 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout  = (\u1|nios|cpu|d_writedata [10] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [10]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[10]~20 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[10]~20_combout  = (\u1|nios|cpu|F_pc [10] & (\u1|nios|cpu|F_pc_plus_one[9]~19  $ (GND))) # (!\u1|nios|cpu|F_pc [10] & (!\u1|nios|cpu|F_pc_plus_one[9]~19  & VCC))
// \u1|nios|cpu|F_pc_plus_one[10]~21  = CARRY((\u1|nios|cpu|F_pc [10] & !\u1|nios|cpu|F_pc_plus_one[9]~19 ))

	.dataa(\u1|nios|cpu|F_pc [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[9]~19 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[10]~21 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .lut_mask = 16'hA50A;
defparam \u1|nios|cpu|F_pc_plus_one[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[11]~22 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[11]~22_combout  = (\u1|nios|cpu|F_pc [11] & (!\u1|nios|cpu|F_pc_plus_one[10]~21 )) # (!\u1|nios|cpu|F_pc [11] & ((\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[11]~23  = CARRY((!\u1|nios|cpu|F_pc_plus_one[10]~21 ) # (!\u1|nios|cpu|F_pc [11]))

	.dataa(\u1|nios|cpu|F_pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[10]~21 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[11]~23 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .lut_mask = 16'h5A5F;
defparam \u1|nios|cpu|F_pc_plus_one[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[11]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[11]~8_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~46_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[11]~22_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~46_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~8 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[11]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N7
dffeas \u1|nios|cpu|F_pc[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[11]~8_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[49] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [49] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [13]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [11])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & \u1|nios|cpu|F_pc [11]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|F_pc [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [49]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[49] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[49] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~1_combout  = (\u1|nios|cpu|D_ctrl_mem16~0_combout  & !\u1|nios|cpu|D_iw [4])

	.dataa(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~1 .lut_mask = 16'h00AA;
defparam \u1|nios|cpu|D_ctrl_mem16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem8~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem8~1_combout  = (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_ctrl_mem8~0_combout )

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem8~1 .lut_mask = 16'h5500;
defparam \u1|nios|cpu|D_ctrl_mem8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[3]~2 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[3]~2_combout  = (\u1|nios|cpu|Add1~22_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((\u1|nios|cpu|Add1~20_combout ) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout )))) # (!\u1|nios|cpu|Add1~22_combout  & 
// (\u1|nios|cpu|D_ctrl_mem16~1_combout  $ (((!\u1|nios|cpu|D_ctrl_mem8~1_combout )))))

	.dataa(\u1|nios|cpu|Add1~22_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~20_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .lut_mask = 16'hECBB;
defparam \u1|nios|cpu|E_mem_byte_en[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N13
dffeas \u1|nios|cpu|d_byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[3]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [35] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [3]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[35] .lut_mask = 16'hFAF0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[12]~6 (
// Equation(s):
// \u1|nios|cpu|E_st_data[12]~6_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12])))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[12]~6 .lut_mask = 16'hEF20;
defparam \u1|nios|cpu|E_st_data[12]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N29
dffeas \u1|nios|cpu|d_writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[12]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [12])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[13]~4 (
// Equation(s):
// \u1|nios|cpu|E_st_data[13]~4_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[13]~4 .lut_mask = 16'hB8AA;
defparam \u1|nios|cpu|E_st_data[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \u1|nios|cpu|d_writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[13]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout  = (\u1|nios|cpu|d_writedata [13] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [13]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a43 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a13 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~11_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[13]~9 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[13]~9_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a45 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a45 ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~9 .lut_mask = 16'h8C80;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .lut_mask = 16'hF500;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .lut_mask = 16'hFA00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [10])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~24 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [11])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [11]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [12])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [12]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 .lut_mask = 16'hE2E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout  = (\u1|nios|cpu|d_writedata [14] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [14]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [15])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [24])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [24]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [25]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~15_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14] & 
// ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~15 .lut_mask = 16'h20A0;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cyclone10lp_lcell_comb \u1|debug|fifo_wr~0 (
// Equation(s):
// \u1|debug|fifo_wr~0_combout  = (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\u1|debug|av_waitrequest~1_combout  & (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & 
// !\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\u1|debug|av_waitrequest~1_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|debug|fifo_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|fifo_wr~0 .lut_mask = 16'h0040;
defparam \u1|debug|fifo_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N25
dffeas \u1|debug|fifo_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|fifo_wr~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_wr .is_wysiwyg = "true";
defparam \u1|debug|fifo_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ 
// (((VCC) # (!\u1|debug|fifo_wr~q )))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] $ (!\u1|debug|fifo_wr~q ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 16'h5599;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y29_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N13
dffeas \u1|debug|r_val (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|r_val~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|r_val~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|r_val .is_wysiwyg = "true";
defparam \u1|debug|r_val .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u1|debug|r_val~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 .lut_mask = 16'h0555;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|always0~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 .lut_mask = 16'h0080;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u1|debug|r_val~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 .lut_mask = 16'hF000;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N27
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y29_N28
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y29_N29
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_wr~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y29_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y29_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y29_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y29_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y29_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y29_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|r_val~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[1]~feeder (
// Equation(s):
// \u1|nios|cpu|d_writedata[1]~feeder_combout  = \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|d_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y27_N17
dffeas \u1|nios|cpu|d_writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y30_N19
dffeas \u1|nios|cpu|d_writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y29_N0
cyclone10lp_ram_block \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|debug|fifo_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena~0_combout ),
	.ena1(\u1|debug|r_val~0_combout ),
	.ena2(\u1|debug|fifo_wr~q ),
	.ena3(vcc),
	.clr0(\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|nios|cpu|d_writedata [7],\u1|nios|cpu|d_writedata [6],\u1|nios|cpu|d_writedata [5],\u1|nios|cpu|d_writedata [4],\u1|nios|cpu|d_writedata [3],\u1|nios|cpu|d_writedata [2],
\u1|nios|cpu|d_writedata [1],\u1|nios|cpu|d_writedata [0]}),
	.portaaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena2";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_output_clock_enable = "ena0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_DEBUG:debug|spi_platform_designer_DEBUG_scfifo_w:the_spi_platform_designer_DEBUG_scfifo_w|scfifo:wfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "clear0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [7]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 .lut_mask = 16'hE2E2;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [1]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 .lut_mask = 16'h4C00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 .lut_mask = 16'h5054;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 .lut_mask = 16'hF030;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 .lut_mask = 16'hB8B8;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~18_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [5]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 .lut_mask = 16'h8A80;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N22
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [4]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 .lut_mask = 16'hCACA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N16
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~16_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 .lut_mask = 16'hAF20;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N17
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [3]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 .lut_mask = 16'hCACA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 .lut_mask = 16'h8ACA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N28
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [2]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 .lut_mask = 16'h8A80;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N29
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N30
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~11_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [1]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [4]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 .lut_mask = 16'hA808;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N31
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [3]),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rdata [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 .lut_mask = 16'hB8B8;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N2
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 .lut_mask = 16'h8ACA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N3
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N12
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [2]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 .lut_mask = 16'hCACA;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~5_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 .lut_mask = 16'hAF20;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 (
	.dataa(gnd),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [1]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [9]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 .lut_mask = 16'hCFC0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N24
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~2_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|tck_t_dav~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|state~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 .lut_mask = 16'hE4EE;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N25
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y32_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~2_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|count [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .lut_mask = 16'hD8F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y32_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N18
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 .lut_mask = 16'h00FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N20
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N21
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y29_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y29_N9
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|user_saw_rvalid~q ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read1~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read2~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|read_req~q ),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 .lut_mask = 16'hD7FF;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N10
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~0_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~1_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst2~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 .lut_mask = 16'h4545;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y29_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ 
// (((\u1|debug|fifo_wr~q ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY((\u1|debug|fifo_wr~q  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT 
// ))

	.dataa(\u1|debug|fifo_wr~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// ((VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] $ (((VCC) # (!\u1|debug|fifo_wr~q )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [2] $ (!\u1|debug|fifo_wr~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 16'hA509;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] $ 
// (((\u1|debug|fifo_wr~q ) # (VCC))))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  & 
// (((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # (GND))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY((\u1|debug|fifo_wr~q  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT 
// ))

	.dataa(\u1|debug|fifo_wr~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 16'h3C6F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N26
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout  = 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// ((VCC)))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] $ (((VCC) # (!\u1|debug|fifo_wr~q )))))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = 
// CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [4] $ (!\u1|debug|fifo_wr~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 16'hA509;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N27
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N28
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout  = 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  $ (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y26_N29
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 16'hFFFE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout  = ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) # 
// (!\u1|debug|r_val~0_combout )

	.dataa(\u1|debug|r_val~0_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .lut_mask = 16'hFDFF;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # ((\u1|debug|fifo_wr~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout )))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\u1|debug|fifo_wr~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .lut_mask = 16'hFEEE;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N4
cyclone10lp_lcell_comb \u1|debug|r_val~0 (
// Equation(s):
// \u1|debug|r_val~0_combout  = (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((!\u1|debug|r_val~q ) # 
// (!\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ))))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rvalid0~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|r_ena1~q ),
	.datad(\u1|debug|r_val~q ),
	.cin(gnd),
	.combout(\u1|debug|r_val~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|r_val~0 .lut_mask = 16'h0444;
defparam \u1|debug|r_val~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout  = \u1|debug|fifo_wr~q  $ (\u1|debug|r_val~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|fifo_wr~q ),
	.datad(\u1|debug|r_val~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N30
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & (\u1|debug|fifo_wr~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [5])))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|fifo_wr~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 16'h8000;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout  = (!\u1|debug|r_val~0_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ) # 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(\u1|debug|r_val~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .lut_mask = 16'h00F8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cyclone10lp_lcell_comb \u1|debug|always2~0 (
// Equation(s):
// \u1|debug|always2~0_combout  = (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout  & (!\u1|debug|av_waitrequest~q  & 
// \u1|mm_interconnect_0|router|Equal7~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout ),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|always2~0 .lut_mask = 16'h0800;
defparam \u1|debug|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cyclone10lp_lcell_comb \u1|debug|woverflow~0 (
// Equation(s):
// \u1|debug|woverflow~0_combout  = (\u1|debug|always2~0_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|debug|woverflow~q ))) # (!\u1|nios|cpu|W_alu_result [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q )))) # (!\u1|debug|always2~0_combout  & (((\u1|debug|woverflow~q ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(\u1|debug|always2~0_combout ),
	.datac(\u1|debug|woverflow~q ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|debug|woverflow~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|woverflow~0 .lut_mask = 16'hF0B8;
defparam \u1|debug|woverflow~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \u1|debug|woverflow (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|woverflow~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|woverflow~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|woverflow .is_wysiwyg = "true";
defparam \u1|debug|woverflow .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y27_N29
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|woverflow~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N2
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[14]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[14]~feeder_combout  = \u1|nios|cpu|d_writedata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N3
dffeas \u1|esc_spi|endofpacketvalue_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[12]~4 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[12]~4_combout  = (\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [2] $ (\u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[12]~4 .lut_mask = 16'h6060;
defparam \u1|esc_spi|data_to_cpu[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout  = \u1|nios|cpu|d_writedata [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N29
dffeas \u1|esc_spi|spi_slave_select_holding_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[14]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[14]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \u1|esc_spi|spi_slave_select_reg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[14]~11 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[14]~11_combout  = (\u1|esc_spi|data_to_cpu[12]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [14]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [14]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [14]),
	.datac(\u1|esc_spi|data_to_cpu[12]~4_combout ),
	.datad(\u1|esc_spi|spi_slave_select_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[14]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[14]~11 .lut_mask = 16'hE040;
defparam \u1|esc_spi|p1_data_to_cpu[14]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N29
dffeas \u1|esc_spi|data_to_cpu[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[14]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[14] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14]~feeder_combout  = \u1|esc_spi|data_to_cpu [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|data_to_cpu [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~16_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [14]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~16 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~17_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[6]~15_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[6]~16_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[6]~15_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[6]~16_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~17 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a14 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~38 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~38_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a46 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a14~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a46 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~38 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|F_iw[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~3_combout  = (\u1|nios|cpu|av_ld_byte1_data[6]~17_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\u1|nios|cpu|F_iw[14]~38_combout  & !\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[6]~17_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|F_iw[14]~38_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .lut_mask = 16'hAAEA;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[6]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[6]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[6]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] $ (GND)
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8  = CARRY(!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .lut_mask = 16'hAA55;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~8 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .lut_mask = 16'hA5AF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10  $ (GND)))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// !\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~10 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .lut_mask = 16'h5A05;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~12 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .lut_mask = 16'hC3CF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14  $ (GND)))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// !\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~14 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .lut_mask = 16'h3C03;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ) # (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]) # 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~16 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.cout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .lut_mask = 16'hC3CF;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  $ 
// (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 )

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~18 ),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .lut_mask = 16'hC3C3;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \u1|debug|read_0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|fifo_rd~3_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|read_0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|read_0 .is_wysiwyg = "true";
defparam \u1|debug|read_0 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N15
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22]~19_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .lut_mask = 16'hE222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~16_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [22]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~16 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~9_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~9 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[15]~7 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[15]~7_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte1_data [7])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [15]))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[15]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[15]~7 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[15]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[2]~1 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[2]~1_combout  = (\u1|nios|cpu|Add1~22_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # ((!\u1|nios|cpu|D_ctrl_mem8~1_combout ) # (!\u1|nios|cpu|Add1~20_combout )))) # (!\u1|nios|cpu|Add1~22_combout  & 
// (\u1|nios|cpu|D_ctrl_mem16~1_combout  $ (((!\u1|nios|cpu|D_ctrl_mem8~1_combout )))))

	.dataa(\u1|nios|cpu|Add1~22_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~20_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .lut_mask = 16'hCEBB;
defparam \u1|nios|cpu|E_mem_byte_en[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N1
dffeas \u1|nios|cpu|d_byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[2]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [34] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [2]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[34] .lut_mask = 16'hFAF0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[0]~0_combout  = (\u1|nios|cpu|Add1~22_combout  & (\u1|nios|cpu|D_ctrl_mem16~1_combout  $ (((!\u1|nios|cpu|D_ctrl_mem8~1_combout ))))) # (!\u1|nios|cpu|Add1~22_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # 
// ((!\u1|nios|cpu|D_ctrl_mem8~1_combout ) # (!\u1|nios|cpu|Add1~20_combout ))))

	.dataa(\u1|nios|cpu|Add1~22_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~20_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .lut_mask = 16'hCD77;
defparam \u1|nios|cpu|E_mem_byte_en[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N9
dffeas \u1|nios|cpu|d_byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [32] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [0]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_byteenable [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .lut_mask = 16'hFFA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [32]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .lut_mask = 16'hFCFC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout  = (\u1|nios|cpu|d_writedata [1] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y34_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y34_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18 .lut_mask = 16'hCC4C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17 .lut_mask = 16'hFFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .lut_mask = 16'hF003;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & ((\altera_internal_jtag~TDIUTAP ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|trigbrktype~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_itrace|trc_on~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14 .lut_mask = 16'h8080;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~15_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 .lut_mask = 16'hBBB8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y33_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19 .lut_mask = 16'hE3E0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_wrap~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~19_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20 .lut_mask = 16'hBC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3] & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]) # 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22 .lut_mask = 16'h3200;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .lut_mask = 16'hF2C2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~23_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24 .lut_mask = 16'hEC2C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .lut_mask = 16'hCBC8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .lut_mask = 16'hAFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~27_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [3])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout  = (\u1|nios|cpu|d_writedata [4] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [4]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .lut_mask = 16'h0003;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [8]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~97_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~98_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~89_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~91_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y35_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [1]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|DRsize [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8])))

	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout  = (\u1|nios|cpu|d_writedata [6] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [6]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [6]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~19 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout  = (\u1|nios|cpu|d_writedata [7] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [7]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N7
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18]~11_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y26_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~14_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [18]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~14 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [17]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~15_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~15 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~3_combout  = (\u1|nios|cpu|av_ld_byte2_data[7]~15_combout ) # ((\u1|nios|cpu|F_iw[23]~20_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & !\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|nios|cpu|F_iw[23]~20_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[7]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .lut_mask = 16'hFF08;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[7]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[7]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [28])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout  = (\u1|nios|cpu|d_writedata [31] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [31]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[35] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [35] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [3]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [3]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[35] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [35]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[31]~31_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[25]~8_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[24]~7_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[14]~15_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[12]~13_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[10]~24_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [33]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .lut_mask = 16'hAAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [30]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~4_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29]~8_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [32]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [29])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .lut_mask = 16'hF0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[27] .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a24 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a24 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout  = (\u1|nios|cpu|d_writedata [26] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [26]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [27])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [27]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a56 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a24~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a56~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0 .lut_mask = 16'hCACA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~2_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~3_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & 
// \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~2_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .lut_mask = 16'hF2F0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N23
dffeas \u1|nios|cpu|av_ld_byte3_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ) # ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// !\u1|nios|cpu|av_ld_aligning_data~q )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .lut_mask = 16'hFF08;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y25_N5
dffeas \u1|nios|cpu|av_ld_byte3_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~22 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [19]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~42_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .lut_mask = 16'hC0EA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y33_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37 .lut_mask = 16'hAABF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .lut_mask = 16'hF0B0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[20]~10 (
// Equation(s):
// \u1|nios|cpu|E_st_data[20]~10_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[20]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[20]~10 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|E_st_data[20]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N27
dffeas \u1|nios|cpu|d_writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[20]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [20])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~20 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(\u1|nios|cpu|d_writedata [21]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .lut_mask = 16'hC0C0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [21]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [22])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~feeder_combout  = \u1|nios|cpu|W_alu_result [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N31
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N11
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~17_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~17 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y21_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a27 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~27_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~16_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a59 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a59 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~16 .lut_mask = 16'hC840;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~18 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~18_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte3_data_nxt~17_combout ) # 
// (\u1|nios|cpu|av_ld_byte3_data_nxt~16_combout ))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~17_combout ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~18 .lut_mask = 16'hDDD8;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N5
dffeas \u1|nios|cpu|av_ld_byte3_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [28]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .lut_mask = 16'hE444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N21
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~14_combout  = (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre 
// [28] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout  & (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~15_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~14_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N9
dffeas \u1|nios|cpu|av_ld_byte3_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N13
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~12_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a29 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~11_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a61 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a61 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .lut_mask = 16'hC480;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~13_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ) # 
// ((\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~12_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .lut_mask = 16'hCFCA;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N27
dffeas \u1|nios|cpu|av_ld_byte3_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[30]~2 (
// Equation(s):
// \u1|nios|cpu|E_src2[30]~2_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[30]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30]~2 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[30]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout  = (\u1|nios|cpu|d_writedata [20] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [20]),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y11_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a20 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[19]~11 (
// Equation(s):
// \u1|nios|cpu|E_st_data[19]~11_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[19]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[19]~11 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|E_st_data[19]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N1
dffeas \u1|nios|cpu|d_writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[19]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y29_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a49 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~20_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[20]~46 (
// Equation(s):
// \u1|nios|cpu|F_iw[20]~46_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a52 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a52 ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[20]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[20]~46 .lut_mask = 16'hE200;
defparam \u1|nios|cpu|F_iw[20]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .lut_mask = 16'hE222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N21
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[20]~47 (
// Equation(s):
// \u1|nios|cpu|F_iw[20]~47_combout  = (\u1|nios|cpu|F_iw[20]~46_combout ) # (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20])) # (!\u1|nios|cpu|D_iw[30]~1_combout ))

	.dataa(\u1|nios|cpu|F_iw[20]~46_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[20]~47 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N15
dffeas \u1|nios|cpu|D_iw[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[20]~47_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout  = (\u1|nios|cpu|D_iw [5] & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~4_combout ))) # (!\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|Equal0~6_combout ))))

	.dataa(\u1|nios|cpu|Equal0~6_combout ),
	.datab(\u1|nios|cpu|Equal0~4_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .lut_mask = 16'hCA00;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout  = (\u1|nios|cpu|Equal62~4_combout  & (((\u1|nios|cpu|Equal62~5_combout  & \u1|nios|cpu|D_op_opx_rsv63~0_combout )) # (!\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ))) # 
// (!\u1|nios|cpu|Equal62~4_combout  & (\u1|nios|cpu|Equal62~5_combout  & (\u1|nios|cpu|D_op_opx_rsv63~0_combout )))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|Equal62~5_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .lut_mask = 16'hC0EA;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout  = (\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout  & (\u1|nios|cpu|Equal0~2_combout  & (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~2_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout  = (\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ) # ((\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((!\u1|nios|cpu|D_ctrl_logic~0_combout  & !\u1|nios|cpu|D_iw [5])))

	.dataa(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~3_combout ),
	.datab(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datac(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .lut_mask = 16'hEEEF;
defparam \u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N13
dffeas \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_unsigned_lo_imm16 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi~0_combout  = (\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ) # (\u1|nios|cpu|R_ctrl_force_src2_zero~q )

	.dataa(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi~0 .lut_mask = 16'hFFAA;
defparam \u1|nios|cpu|R_src2_hi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N27
dffeas \u1|nios|cpu|E_src2[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[30]~2_combout ),
	.asdata(\u1|nios|cpu|D_iw [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~57 (
// Equation(s):
// \u1|nios|cpu|Add1~57_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [30])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~57 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~5 (
// Equation(s):
// \u1|nios|cpu|Equal0~5_combout  = (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & (\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~5 .lut_mask = 16'h0040;
defparam \u1|nios|cpu|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~0 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~0_combout  = (\u1|nios|cpu|D_iw [4] & (!\u1|nios|cpu|Equal0~4_combout  & ((!\u1|nios|cpu|Equal0~5_combout )))) # (!\u1|nios|cpu|D_iw [4] & (((!\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ))))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datac(\u1|nios|cpu|Equal0~5_combout ),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .lut_mask = 16'h0533;
defparam \u1|nios|cpu|E_invert_arith_src_msb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~1 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~1_combout  = (\u1|nios|cpu|Equal62~0_combout  & (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [15] $ (\u1|nios|cpu|D_iw [14]))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .lut_mask = 16'h0880;
defparam \u1|nios|cpu|E_invert_arith_src_msb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_invert_arith_src_msb~2 (
// Equation(s):
// \u1|nios|cpu|E_invert_arith_src_msb~2_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|E_invert_arith_src_msb~1_combout ) # ((!\u1|nios|cpu|E_invert_arith_src_msb~0_combout  & !\u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|R_valid~q ),
	.datab(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.datac(\u1|nios|cpu|E_invert_arith_src_msb~1_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_invert_arith_src_msb~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb~2 .lut_mask = 16'hA0A2;
defparam \u1|nios|cpu|E_invert_arith_src_msb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N31
dffeas \u1|nios|cpu|E_invert_arith_src_msb (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_invert_arith_src_msb~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_invert_arith_src_msb .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_invert_arith_src_msb .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y22_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~21_combout ,\u1|nios|cpu|W_rf_wr_data[30]~22_combout ,\u1|nios|cpu|W_rf_wr_data[29]~23_combout ,\u1|nios|cpu|W_rf_wr_data[28]~24_combout ,\u1|nios|cpu|W_rf_wr_data[27]~25_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~26_combout ,\u1|nios|cpu|W_rf_wr_data[25]~27_combout ,\u1|nios|cpu|W_rf_wr_data[24]~28_combout ,\u1|nios|cpu|W_rf_wr_data[23]~29_combout ,\u1|nios|cpu|W_rf_wr_data[22]~30_combout ,\u1|nios|cpu|W_rf_wr_data[21]~31_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~32_combout ,\u1|nios|cpu|W_rf_wr_data[19]~33_combout ,\u1|nios|cpu|W_rf_wr_data[18]~34_combout ,\u1|nios|cpu|W_rf_wr_data[17]~5_combout ,\u1|nios|cpu|W_rf_wr_data[16]~6_combout ,\u1|nios|cpu|W_rf_wr_data[15]~7_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~8_combout ,\u1|nios|cpu|W_rf_wr_data[13]~9_combout ,\u1|nios|cpu|W_rf_wr_data[12]~10_combout ,\u1|nios|cpu|W_rf_wr_data[11]~11_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~12_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~13_combout ,\u1|nios|cpu|W_rf_wr_data[7]~14_combout ,\u1|nios|cpu|W_rf_wr_data[6]~15_combout ,\u1|nios|cpu|W_rf_wr_data[5]~16_combout ,\u1|nios|cpu|W_rf_wr_data[4]~17_combout ,\u1|nios|cpu|W_rf_wr_data[3]~18_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~4_combout ,\u1|nios|cpu|W_rf_wr_data[1]~20_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [31],\u1|nios|cpu|D_iw [30],\u1|nios|cpu|D_iw [29],\u1|nios|cpu|D_iw [28],\u1|nios|cpu|D_iw [27]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_a_module:spi_platform_designer_NIOS_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[31]~36 (
// Equation(s):
// \u1|nios|cpu|R_src1[31]~36_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[31]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[31]~36 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[31]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N5
dffeas \u1|nios|cpu|E_src1[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[31]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_arith_src1[31] (
// Equation(s):
// \u1|nios|cpu|E_arith_src1 [31] = \u1|nios|cpu|E_invert_arith_src_msb~q  $ (\u1|nios|cpu|E_src1 [31])

	.dataa(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src1 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_arith_src1 [31]),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_arith_src1[31] .lut_mask = 16'h55AA;
defparam \u1|nios|cpu|E_arith_src1[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~1_combout  = (\u1|nios|cpu|R_ctrl_hi_imm16~q  & (((\u1|nios|cpu|D_iw [21])))) # (!\u1|nios|cpu|R_ctrl_hi_imm16~q  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))))

	.dataa(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~1 .lut_mask = 16'hFE04;
defparam \u1|nios|cpu|R_src2_hi[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_hi[15]~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_hi[15]~2_combout  = (!\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q  & (\u1|nios|cpu|R_src2_hi[15]~1_combout  & !\u1|nios|cpu|R_ctrl_force_src2_zero~q ))

	.dataa(\u1|nios|cpu|R_ctrl_unsigned_lo_imm16~q ),
	.datab(\u1|nios|cpu|R_src2_hi[15]~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_force_src2_zero~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_hi[15]~2 .lut_mask = 16'h0044;
defparam \u1|nios|cpu|R_src2_hi[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N9
dffeas \u1|nios|cpu|E_src2[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_hi[15]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~56 (
// Equation(s):
// \u1|nios|cpu|Add1~56_combout  = \u1|nios|cpu|E_invert_arith_src_msb~q  $ (\u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [31]))

	.dataa(\u1|nios|cpu|E_invert_arith_src_msb~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~56 .lut_mask = 16'hA55A;
defparam \u1|nios|cpu|Add1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y23_N0
cyclone10lp_ram_block \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|W_rf_wren~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\u1|nios|cpu|W_rf_wr_data[31]~21_combout ,\u1|nios|cpu|W_rf_wr_data[30]~22_combout ,\u1|nios|cpu|W_rf_wr_data[29]~23_combout ,\u1|nios|cpu|W_rf_wr_data[28]~24_combout ,\u1|nios|cpu|W_rf_wr_data[27]~25_combout ,
\u1|nios|cpu|W_rf_wr_data[26]~26_combout ,\u1|nios|cpu|W_rf_wr_data[25]~27_combout ,\u1|nios|cpu|W_rf_wr_data[24]~28_combout ,\u1|nios|cpu|W_rf_wr_data[23]~29_combout ,\u1|nios|cpu|W_rf_wr_data[22]~30_combout ,\u1|nios|cpu|W_rf_wr_data[21]~31_combout ,
\u1|nios|cpu|W_rf_wr_data[20]~32_combout ,\u1|nios|cpu|W_rf_wr_data[19]~33_combout ,\u1|nios|cpu|W_rf_wr_data[18]~34_combout ,\u1|nios|cpu|W_rf_wr_data[17]~5_combout ,\u1|nios|cpu|W_rf_wr_data[16]~6_combout ,\u1|nios|cpu|W_rf_wr_data[15]~7_combout ,
\u1|nios|cpu|W_rf_wr_data[14]~8_combout ,\u1|nios|cpu|W_rf_wr_data[13]~9_combout ,\u1|nios|cpu|W_rf_wr_data[12]~10_combout ,\u1|nios|cpu|W_rf_wr_data[11]~11_combout ,\u1|nios|cpu|W_rf_wr_data[10]~3_combout ,\u1|nios|cpu|W_rf_wr_data[9]~12_combout ,
\u1|nios|cpu|W_rf_wr_data[8]~13_combout ,\u1|nios|cpu|W_rf_wr_data[7]~14_combout ,\u1|nios|cpu|W_rf_wr_data[6]~15_combout ,\u1|nios|cpu|W_rf_wr_data[5]~16_combout ,\u1|nios|cpu|W_rf_wr_data[4]~17_combout ,\u1|nios|cpu|W_rf_wr_data[3]~18_combout ,
\u1|nios|cpu|W_rf_wr_data[2]~4_combout ,\u1|nios|cpu|W_rf_wr_data[1]~20_combout ,\u1|nios|cpu|W_rf_wr_data[0]~2_combout }),
	.portaaddr({\u1|nios|cpu|R_dst_regnum [4],\u1|nios|cpu|R_dst_regnum [3],\u1|nios|cpu|R_dst_regnum [2],\u1|nios|cpu|R_dst_regnum [1],\u1|nios|cpu|R_dst_regnum [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|nios|cpu|D_iw [26],\u1|nios|cpu|D_iw [25],\u1|nios|cpu|D_iw [24],\u1|nios|cpu|D_iw [23],\u1|nios|cpu|D_iw [22]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_register_bank_b_module:spi_platform_designer_NIOS_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_vlc1:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[29]~3 (
// Equation(s):
// \u1|nios|cpu|E_src2[29]~3_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[29]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29]~3 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src2[29]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a19 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~21_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a51 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a51 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a19~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .lut_mask = 16'hCFC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[34] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [34] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [2]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [2]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[34] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [34]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y30_N0
cyclone10lp_ram_block \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portare(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_reset_req~combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[22]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[21]~17_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[20]~20_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[18]~22_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ,gnd,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[6]~19_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout }),
	.portaaddr({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[7]~7_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout }),
	.portabyteenamasks({\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout ,
\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout }),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_NIOS:nios|spi_platform_designer_NIOS_cpu:cpu|spi_platform_designer_NIOS_cpu_nios2_oci:the_spi_platform_designer_NIOS_cpu_nios2_oci|spi_platform_designer_NIOS_cpu_nios2_ocimem:the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram_module:spi_platform_designer_NIOS_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_3c71:auto_generated|ALTSYNCRAM";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31])))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .lut_mask = 16'hE444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[19]~48 (
// Equation(s):
// \u1|nios|cpu|F_iw[19]~48_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))) # (!\u1|nios|cpu|D_iw[30]~1_combout )

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux_001|src_payload~2_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[19]~48 .lut_mask = 16'hFBF3;
defparam \u1|nios|cpu|F_iw[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y27_N11
dffeas \u1|nios|cpu|D_iw[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[19]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N29
dffeas \u1|nios|cpu|E_src2[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[29]~3_combout ),
	.asdata(\u1|nios|cpu|D_iw [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~58 (
// Equation(s):
// \u1|nios|cpu|Add1~58_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [29])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~58 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[28]~4 (
// Equation(s):
// \u1|nios|cpu|E_src2[28]~4_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28]~4 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout  = \u1|rst_controller|r_sync_rst~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|rst_controller|r_sync_rst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .lut_mask = 16'h0A0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .lut_mask = 16'hFC70;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|break_on_reset~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .lut_mask = 16'hAEAE;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|wait_for_one_post_bret_inst~0 (
// Equation(s):
// \u1|nios|cpu|wait_for_one_post_bret_inst~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q  & ((\u1|nios|cpu|hbreak_enabled~q ) # 
// ((\u1|nios|cpu|wait_for_one_post_bret_inst~q  & !\u1|nios|cpu|F_valid~0_combout ))))

	.dataa(\u1|nios|cpu|hbreak_enabled~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datac(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u1|nios|cpu|F_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .lut_mask = 16'h88C8;
defparam \u1|nios|cpu|wait_for_one_post_bret_inst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N31
dffeas \u1|nios|cpu|wait_for_one_post_bret_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|wait_for_one_post_bret_inst~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|wait_for_one_post_bret_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_pending_nxt~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_pending_nxt~0_combout  = (!\u1|nios|cpu|hbreak_enabled~q  & ((\u1|nios|cpu|hbreak_req~0_combout ) # (\u1|nios|cpu|hbreak_pending~q )))

	.dataa(\u1|nios|cpu|hbreak_enabled~q ),
	.datab(\u1|nios|cpu|hbreak_req~0_combout ),
	.datac(\u1|nios|cpu|hbreak_pending~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .lut_mask = 16'h5454;
defparam \u1|nios|cpu|hbreak_pending_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N13
dffeas \u1|nios|cpu|hbreak_pending (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|hbreak_pending_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_pending~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_pending .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_pending .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_req~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_req~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q  & ((\u1|nios|cpu|W_valid~q ) # ((!\u1|nios|cpu|wait_for_one_post_bret_inst~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q  & (\u1|nios|cpu|hbreak_pending~q  & ((\u1|nios|cpu|W_valid~q ) # (!\u1|nios|cpu|wait_for_one_post_bret_inst~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|jtag_break~q ),
	.datab(\u1|nios|cpu|W_valid~q ),
	.datac(\u1|nios|cpu|wait_for_one_post_bret_inst~q ),
	.datad(\u1|nios|cpu|hbreak_pending~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_req~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_req~0 .lut_mask = 16'hCF8A;
defparam \u1|nios|cpu|hbreak_req~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~50 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~50_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|nios|cpu|F_iw[18]~49_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18])))) # (!\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|F_iw[18]~49_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~50 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|F_iw[18]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~70 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~70_combout  = (\u1|nios|cpu|D_iw[30]~0_combout  & ((\u1|nios|cpu|F_iw[18]~50_combout ) # ((!\u1|nios|cpu|hbreak_enabled~q  & \u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|D_iw[30]~0_combout  & 
// (!\u1|nios|cpu|hbreak_enabled~q  & (\u1|nios|cpu|hbreak_req~0_combout )))

	.dataa(\u1|nios|cpu|D_iw[30]~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|hbreak_req~0_combout ),
	.datad(\u1|nios|cpu|F_iw[18]~50_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~70 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|F_iw[18]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N15
dffeas \u1|nios|cpu|D_iw[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[18]~70_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N15
dffeas \u1|nios|cpu|E_src2[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[28]~4_combout ),
	.asdata(\u1|nios|cpu|D_iw [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~59 (
// Equation(s):
// \u1|nios|cpu|Add1~59_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [28])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [28]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~59 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~60 (
// Equation(s):
// \u1|nios|cpu|Add1~60_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [27])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~60 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[27]~40 (
// Equation(s):
// \u1|nios|cpu|R_src1[27]~40_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[27]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[27]~40 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[27]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N13
dffeas \u1|nios|cpu|E_src1[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[27]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[26]~41 (
// Equation(s):
// \u1|nios|cpu|R_src1[26]~41_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[26]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[26]~41 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[26]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N23
dffeas \u1|nios|cpu|E_src1[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[26]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~61 (
// Equation(s):
// \u1|nios|cpu|Add1~61_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [26])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~61 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[25]~7 (
// Equation(s):
// \u1|nios|cpu|E_src2[25]~7_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[25]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25]~7 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[25]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \u1|nios|cpu|E_src2[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[25]~7_combout ),
	.asdata(\u1|nios|cpu|D_iw [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~62 (
// Equation(s):
// \u1|nios|cpu|Add1~62_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [25])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~62 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[24]~8 (
// Equation(s):
// \u1|nios|cpu|E_src2[24]~8_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[24]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24]~8 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[24]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \u1|nios|cpu|E_src2[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[24]~8_combout ),
	.asdata(\u1|nios|cpu|D_iw [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~63 (
// Equation(s):
// \u1|nios|cpu|Add1~63_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [24])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~63 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[23]~9 (
// Equation(s):
// \u1|nios|cpu|E_src2[23]~9_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[23]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23]~9 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[23]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \u1|nios|cpu|E_src2[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[23]~9_combout ),
	.asdata(\u1|nios|cpu|D_iw [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~64 (
// Equation(s):
// \u1|nios|cpu|Add1~64_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [23])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~64 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[23]~44 (
// Equation(s):
// \u1|nios|cpu|R_src1[23]~44_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[23]~44 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N29
dffeas \u1|nios|cpu|E_src1[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[23]~44_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[22]~10 (
// Equation(s):
// \u1|nios|cpu|E_src2[22]~10_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[22]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22]~10 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src2[22]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N19
dffeas \u1|nios|cpu|E_src2[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[22]~10_combout ),
	.asdata(\u1|nios|cpu|D_iw [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~65 (
// Equation(s):
// \u1|nios|cpu|Add1~65_combout  = \u1|nios|cpu|E_src2 [22] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_src2 [22]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~65 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[21]~11 (
// Equation(s):
// \u1|nios|cpu|E_src2[21]~11_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[21]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21]~11 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src2[21]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N25
dffeas \u1|nios|cpu|E_src2[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[21]~11_combout ),
	.asdata(\u1|nios|cpu|D_iw [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~66 (
// Equation(s):
// \u1|nios|cpu|Add1~66_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~66 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~67 (
// Equation(s):
// \u1|nios|cpu|Add1~67_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [20])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~67 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[20]~47 (
// Equation(s):
// \u1|nios|cpu|R_src1[20]~47_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [20]),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[20]~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[20]~47 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[20]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N19
dffeas \u1|nios|cpu|E_src1[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[20]~47_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~68 (
// Equation(s):
// \u1|nios|cpu|Add1~68_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [19])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [19]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~68 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[19]~48 (
// Equation(s):
// \u1|nios|cpu|R_src1[19]~48_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[19]~48 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N21
dffeas \u1|nios|cpu|E_src1[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[19]~48_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[18]~14 (
// Equation(s):
// \u1|nios|cpu|E_src2[18]~14_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[18]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18]~14 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[18]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N13
dffeas \u1|nios|cpu|E_src2[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[18]~14_combout ),
	.asdata(\u1|nios|cpu|D_iw [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~69 (
// Equation(s):
// \u1|nios|cpu|Add1~69_combout  = \u1|nios|cpu|E_src2 [18] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [18]),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~69 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[18]~49 (
// Equation(s):
// \u1|nios|cpu|R_src1[18]~49_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[18]~49 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N31
dffeas \u1|nios|cpu|E_src1[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[18]~49_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[17]~0 (
// Equation(s):
// \u1|nios|cpu|E_src1[17]~0_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [21])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [17]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[17]~0 (
// Equation(s):
// \u1|nios|cpu|E_src2[17]~0_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\u1|nios|cpu|D_iw [21]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17]~0 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src2[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N25
dffeas \u1|nios|cpu|E_src2[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[17]~0_combout ),
	.asdata(\u1|nios|cpu|D_iw [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~0 (
// Equation(s):
// \u1|nios|cpu|Add1~0_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [17])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[16]~1 (
// Equation(s):
// \u1|nios|cpu|E_src1[16]~1_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [20])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [16]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16]~1 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[12]~24 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[12]~24_combout  = (\u1|nios|cpu|F_pc [12] & (\u1|nios|cpu|F_pc_plus_one[11]~23  $ (GND))) # (!\u1|nios|cpu|F_pc [12] & (!\u1|nios|cpu|F_pc_plus_one[11]~23  & VCC))
// \u1|nios|cpu|F_pc_plus_one[12]~25  = CARRY((\u1|nios|cpu|F_pc [12] & !\u1|nios|cpu|F_pc_plus_one[11]~23 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[11]~23 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[12]~25 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[12]~7 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[12]~7_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~48_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[12]~24_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~48_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[12]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~7 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[12]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N5
dffeas \u1|nios|cpu|F_pc[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[12]~7_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[13]~26 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[13]~26_combout  = (\u1|nios|cpu|F_pc [13] & (!\u1|nios|cpu|F_pc_plus_one[12]~25 )) # (!\u1|nios|cpu|F_pc [13] & ((\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[13]~27  = CARRY((!\u1|nios|cpu|F_pc_plus_one[12]~25 ) # (!\u1|nios|cpu|F_pc [13]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[12]~25 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[13]~27 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[13]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[13]~6_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~50_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[13]~26_combout )))))

	.dataa(\u1|nios|cpu|Add1~50_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~6 .lut_mask = 16'h2320;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N29
dffeas \u1|nios|cpu|F_pc[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[13]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[14]~28 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[14]~28_combout  = (\u1|nios|cpu|F_pc [14] & (!\u1|nios|cpu|F_pc_plus_one[13]~27  & VCC)) # (!\u1|nios|cpu|F_pc [14] & (\u1|nios|cpu|F_pc_plus_one[13]~27  $ (GND)))
// \u1|nios|cpu|F_pc_plus_one[14]~29  = CARRY((!\u1|nios|cpu|F_pc [14] & !\u1|nios|cpu|F_pc_plus_one[13]~27 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[13]~27 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[14]~29 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .lut_mask = 16'h3C03;
defparam \u1|nios|cpu|F_pc_plus_one[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y22_N19
dffeas \u1|nios|cpu|E_src1[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[16]~1_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~1 (
// Equation(s):
// \u1|nios|cpu|Add1~1_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [16])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~1 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[15]~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[15]~0_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15])))))

	.dataa(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[15]~0 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|R_src2_lo[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N13
dffeas \u1|nios|cpu|E_src2[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[15]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~2 (
// Equation(s):
// \u1|nios|cpu|Add1~2_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [15])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~2 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[14]~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[14]~1_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [20])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])))))

	.dataa(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datab(\u1|nios|cpu|D_iw [20]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[14]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[14]~1 .lut_mask = 16'h4540;
defparam \u1|nios|cpu|R_src2_lo[14]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N15
dffeas \u1|nios|cpu|E_src2[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[14]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~3 (
// Equation(s):
// \u1|nios|cpu|Add1~3_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [14])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~3 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[13]~2 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[13]~2_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [19])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datac(\u1|nios|cpu|D_iw [19]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[13]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[13]~2 .lut_mask = 16'h3120;
defparam \u1|nios|cpu|R_src2_lo[13]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N21
dffeas \u1|nios|cpu|E_src2[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[13]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~4 (
// Equation(s):
// \u1|nios|cpu|Add1~4_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [13])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~4 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a17 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~23_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~51 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~51_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a49~portadataout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a17~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~51 .lut_mask = 16'hAAF0;
defparam \u1|nios|cpu|F_iw[17]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~52 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~52_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & 
// \u1|nios|cpu|F_iw[17]~51_combout )))) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17] & (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|nios|cpu|F_iw[17]~51_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[17]~51_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~52 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|F_iw[17]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[17]~71 (
// Equation(s):
// \u1|nios|cpu|F_iw[17]~71_combout  = (\u1|nios|cpu|D_iw[30]~0_combout  & (\u1|nios|cpu|F_iw[17]~52_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|D_iw[30]~0_combout  & 
// ((\u1|nios|cpu|hbreak_enabled~q ) # ((!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[30]~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|hbreak_req~0_combout ),
	.datad(\u1|nios|cpu|F_iw[17]~52_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[17]~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[17]~71 .lut_mask = 16'hCF45;
defparam \u1|nios|cpu|F_iw[17]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N9
dffeas \u1|nios|cpu|D_iw[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[17]~71_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[11]~4 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[11]~4_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [17])) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])))))

	.dataa(\u1|nios|cpu|D_iw [17]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|E_src2[6]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[11]~4 .lut_mask = 16'h00AC;
defparam \u1|nios|cpu|R_src2_lo[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N17
dffeas \u1|nios|cpu|E_src2[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[11]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~6 (
// Equation(s):
// \u1|nios|cpu|Add1~6_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [11])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~6 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[10]~5 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[10]~5_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [16]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))))

	.dataa(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[10]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[10]~5 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|R_src2_lo[10]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N11
dffeas \u1|nios|cpu|E_src2[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[10]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~7 (
// Equation(s):
// \u1|nios|cpu|Add1~7_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [10])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~7 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[9]~6 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[9]~6_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [15]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))))

	.dataa(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[9]~6 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|R_src2_lo[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N23
dffeas \u1|nios|cpu|E_src2[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[9]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~8 (
// Equation(s):
// \u1|nios|cpu|Add1~8_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [9])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~8 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[9]~8 (
// Equation(s):
// \u1|nios|cpu|E_src1[9]~8_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [13]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9]~8 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N3
dffeas \u1|nios|cpu|E_src1[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[9]~8_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[8]~7 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[8]~7_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))

	.dataa(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[8]~7 .lut_mask = 16'h5410;
defparam \u1|nios|cpu|R_src2_lo[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N9
dffeas \u1|nios|cpu|E_src2[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[8]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~9 (
// Equation(s):
// \u1|nios|cpu|Add1~9_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [8])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~9 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[7]~10 (
// Equation(s):
// \u1|nios|cpu|E_src1[7]~10_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [11]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7]~10 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N7
dffeas \u1|nios|cpu|E_src1[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[7]~10_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[5]~10 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[5]~10_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [11]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|E_src2[6]~15_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[5]~10 .lut_mask = 16'h00E4;
defparam \u1|nios|cpu|R_src2_lo[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N11
dffeas \u1|nios|cpu|E_src2[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[5]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~12 (
// Equation(s):
// \u1|nios|cpu|Add1~12_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~12 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~13 (
// Equation(s):
// \u1|nios|cpu|Add1~13_combout  = \u1|nios|cpu|E_src2 [4] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [4]),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~13 .lut_mask = 16'h6666;
defparam \u1|nios|cpu|Add1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[3]~14 (
// Equation(s):
// \u1|nios|cpu|E_src1[3]~14_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [7]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3]~14 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N27
dffeas \u1|nios|cpu|E_src1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[3]~14_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[32] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [32] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_byteenable [0]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|d_byteenable [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [32]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[32] .lut_mask = 16'hF8F8;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[32] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout  = (\u1|nios|cpu|d_writedata [5] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout  = (\u1|nios|cpu|d_writedata [6] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [6]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a36 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X58_Y30_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a6 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~19_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~44 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~44_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a38 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a38 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~44 .lut_mask = 16'hB080;
defparam \u1|nios|cpu|F_iw[6]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[6]~45 (
// Equation(s):
// \u1|nios|cpu|F_iw[6]~45_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[6]~44_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]))))

	.dataa(\u1|nios|cpu|F_iw[6]~44_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[6]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[6]~45 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[6]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N5
dffeas \u1|nios|cpu|D_iw[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[6]~45_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[2]~15 (
// Equation(s):
// \u1|nios|cpu|E_src1[2]~15_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [6]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2]~15 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[0]~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[0]~0_combout  = \u1|nios|cpu|F_pc [0] $ (VCC)
// \u1|nios|cpu|F_pc_plus_one[0]~1  = CARRY(\u1|nios|cpu|F_pc [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[0]~1 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|F_pc_plus_one[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N29
dffeas \u1|nios|cpu|E_src1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[2]~15_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[1]~34 (
// Equation(s):
// \u1|nios|cpu|R_src1[1]~34_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [1]),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[1]~34 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N9
dffeas \u1|nios|cpu|E_src1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[1]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~19 (
// Equation(s):
// \u1|nios|cpu|Add1~19_cout  = CARRY(\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\u1|nios|cpu|Add1~19_cout ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~19 .lut_mask = 16'h00CC;
defparam \u1|nios|cpu|Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~20 (
// Equation(s):
// \u1|nios|cpu|Add1~20_combout  = (\u1|nios|cpu|Add1~17_combout  & ((\u1|nios|cpu|E_src1 [0] & (\u1|nios|cpu|Add1~19_cout  & VCC)) # (!\u1|nios|cpu|E_src1 [0] & (!\u1|nios|cpu|Add1~19_cout )))) # (!\u1|nios|cpu|Add1~17_combout  & ((\u1|nios|cpu|E_src1 [0] & 
// (!\u1|nios|cpu|Add1~19_cout )) # (!\u1|nios|cpu|E_src1 [0] & ((\u1|nios|cpu|Add1~19_cout ) # (GND)))))
// \u1|nios|cpu|Add1~21  = CARRY((\u1|nios|cpu|Add1~17_combout  & (!\u1|nios|cpu|E_src1 [0] & !\u1|nios|cpu|Add1~19_cout )) # (!\u1|nios|cpu|Add1~17_combout  & ((!\u1|nios|cpu|Add1~19_cout ) # (!\u1|nios|cpu|E_src1 [0]))))

	.dataa(\u1|nios|cpu|Add1~17_combout ),
	.datab(\u1|nios|cpu|E_src1 [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~19_cout ),
	.combout(\u1|nios|cpu|Add1~20_combout ),
	.cout(\u1|nios|cpu|Add1~21 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~20 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~22 (
// Equation(s):
// \u1|nios|cpu|Add1~22_combout  = ((\u1|nios|cpu|Add1~16_combout  $ (\u1|nios|cpu|E_src1 [1] $ (!\u1|nios|cpu|Add1~21 )))) # (GND)
// \u1|nios|cpu|Add1~23  = CARRY((\u1|nios|cpu|Add1~16_combout  & ((\u1|nios|cpu|E_src1 [1]) # (!\u1|nios|cpu|Add1~21 ))) # (!\u1|nios|cpu|Add1~16_combout  & (\u1|nios|cpu|E_src1 [1] & !\u1|nios|cpu|Add1~21 )))

	.dataa(\u1|nios|cpu|Add1~16_combout ),
	.datab(\u1|nios|cpu|E_src1 [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~21 ),
	.combout(\u1|nios|cpu|Add1~22_combout ),
	.cout(\u1|nios|cpu|Add1~23 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~22 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~24 (
// Equation(s):
// \u1|nios|cpu|Add1~24_combout  = (\u1|nios|cpu|Add1~15_combout  & ((\u1|nios|cpu|E_src1 [2] & (\u1|nios|cpu|Add1~23  & VCC)) # (!\u1|nios|cpu|E_src1 [2] & (!\u1|nios|cpu|Add1~23 )))) # (!\u1|nios|cpu|Add1~15_combout  & ((\u1|nios|cpu|E_src1 [2] & 
// (!\u1|nios|cpu|Add1~23 )) # (!\u1|nios|cpu|E_src1 [2] & ((\u1|nios|cpu|Add1~23 ) # (GND)))))
// \u1|nios|cpu|Add1~25  = CARRY((\u1|nios|cpu|Add1~15_combout  & (!\u1|nios|cpu|E_src1 [2] & !\u1|nios|cpu|Add1~23 )) # (!\u1|nios|cpu|Add1~15_combout  & ((!\u1|nios|cpu|Add1~23 ) # (!\u1|nios|cpu|E_src1 [2]))))

	.dataa(\u1|nios|cpu|Add1~15_combout ),
	.datab(\u1|nios|cpu|E_src1 [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~23 ),
	.combout(\u1|nios|cpu|Add1~24_combout ),
	.cout(\u1|nios|cpu|Add1~25 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~24 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~26 (
// Equation(s):
// \u1|nios|cpu|Add1~26_combout  = ((\u1|nios|cpu|Add1~14_combout  $ (\u1|nios|cpu|E_src1 [3] $ (!\u1|nios|cpu|Add1~25 )))) # (GND)
// \u1|nios|cpu|Add1~27  = CARRY((\u1|nios|cpu|Add1~14_combout  & ((\u1|nios|cpu|E_src1 [3]) # (!\u1|nios|cpu|Add1~25 ))) # (!\u1|nios|cpu|Add1~14_combout  & (\u1|nios|cpu|E_src1 [3] & !\u1|nios|cpu|Add1~25 )))

	.dataa(\u1|nios|cpu|Add1~14_combout ),
	.datab(\u1|nios|cpu|E_src1 [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~25 ),
	.combout(\u1|nios|cpu|Add1~26_combout ),
	.cout(\u1|nios|cpu|Add1~27 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~26 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~28 (
// Equation(s):
// \u1|nios|cpu|Add1~28_combout  = (\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~13_combout  & (\u1|nios|cpu|Add1~27  & VCC)) # (!\u1|nios|cpu|Add1~13_combout  & (!\u1|nios|cpu|Add1~27 )))) # (!\u1|nios|cpu|E_src1 [4] & ((\u1|nios|cpu|Add1~13_combout  & 
// (!\u1|nios|cpu|Add1~27 )) # (!\u1|nios|cpu|Add1~13_combout  & ((\u1|nios|cpu|Add1~27 ) # (GND)))))
// \u1|nios|cpu|Add1~29  = CARRY((\u1|nios|cpu|E_src1 [4] & (!\u1|nios|cpu|Add1~13_combout  & !\u1|nios|cpu|Add1~27 )) # (!\u1|nios|cpu|E_src1 [4] & ((!\u1|nios|cpu|Add1~27 ) # (!\u1|nios|cpu|Add1~13_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [4]),
	.datab(\u1|nios|cpu|Add1~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~27 ),
	.combout(\u1|nios|cpu|Add1~28_combout ),
	.cout(\u1|nios|cpu|Add1~29 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~28 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~30 (
// Equation(s):
// \u1|nios|cpu|Add1~30_combout  = ((\u1|nios|cpu|E_src1 [5] $ (\u1|nios|cpu|Add1~12_combout  $ (!\u1|nios|cpu|Add1~29 )))) # (GND)
// \u1|nios|cpu|Add1~31  = CARRY((\u1|nios|cpu|E_src1 [5] & ((\u1|nios|cpu|Add1~12_combout ) # (!\u1|nios|cpu|Add1~29 ))) # (!\u1|nios|cpu|E_src1 [5] & (\u1|nios|cpu|Add1~12_combout  & !\u1|nios|cpu|Add1~29 )))

	.dataa(\u1|nios|cpu|E_src1 [5]),
	.datab(\u1|nios|cpu|Add1~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~29 ),
	.combout(\u1|nios|cpu|Add1~30_combout ),
	.cout(\u1|nios|cpu|Add1~31 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~30 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~32 (
// Equation(s):
// \u1|nios|cpu|Add1~32_combout  = (\u1|nios|cpu|Add1~11_combout  & ((\u1|nios|cpu|E_src1 [6] & (\u1|nios|cpu|Add1~31  & VCC)) # (!\u1|nios|cpu|E_src1 [6] & (!\u1|nios|cpu|Add1~31 )))) # (!\u1|nios|cpu|Add1~11_combout  & ((\u1|nios|cpu|E_src1 [6] & 
// (!\u1|nios|cpu|Add1~31 )) # (!\u1|nios|cpu|E_src1 [6] & ((\u1|nios|cpu|Add1~31 ) # (GND)))))
// \u1|nios|cpu|Add1~33  = CARRY((\u1|nios|cpu|Add1~11_combout  & (!\u1|nios|cpu|E_src1 [6] & !\u1|nios|cpu|Add1~31 )) # (!\u1|nios|cpu|Add1~11_combout  & ((!\u1|nios|cpu|Add1~31 ) # (!\u1|nios|cpu|E_src1 [6]))))

	.dataa(\u1|nios|cpu|Add1~11_combout ),
	.datab(\u1|nios|cpu|E_src1 [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~31 ),
	.combout(\u1|nios|cpu|Add1~32_combout ),
	.cout(\u1|nios|cpu|Add1~33 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~32 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~34 (
// Equation(s):
// \u1|nios|cpu|Add1~34_combout  = ((\u1|nios|cpu|Add1~10_combout  $ (\u1|nios|cpu|E_src1 [7] $ (!\u1|nios|cpu|Add1~33 )))) # (GND)
// \u1|nios|cpu|Add1~35  = CARRY((\u1|nios|cpu|Add1~10_combout  & ((\u1|nios|cpu|E_src1 [7]) # (!\u1|nios|cpu|Add1~33 ))) # (!\u1|nios|cpu|Add1~10_combout  & (\u1|nios|cpu|E_src1 [7] & !\u1|nios|cpu|Add1~33 )))

	.dataa(\u1|nios|cpu|Add1~10_combout ),
	.datab(\u1|nios|cpu|E_src1 [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~33 ),
	.combout(\u1|nios|cpu|Add1~34_combout ),
	.cout(\u1|nios|cpu|Add1~35 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~34 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~36 (
// Equation(s):
// \u1|nios|cpu|Add1~36_combout  = (\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|Add1~9_combout  & (\u1|nios|cpu|Add1~35  & VCC)) # (!\u1|nios|cpu|Add1~9_combout  & (!\u1|nios|cpu|Add1~35 )))) # (!\u1|nios|cpu|E_src1 [8] & ((\u1|nios|cpu|Add1~9_combout  & 
// (!\u1|nios|cpu|Add1~35 )) # (!\u1|nios|cpu|Add1~9_combout  & ((\u1|nios|cpu|Add1~35 ) # (GND)))))
// \u1|nios|cpu|Add1~37  = CARRY((\u1|nios|cpu|E_src1 [8] & (!\u1|nios|cpu|Add1~9_combout  & !\u1|nios|cpu|Add1~35 )) # (!\u1|nios|cpu|E_src1 [8] & ((!\u1|nios|cpu|Add1~35 ) # (!\u1|nios|cpu|Add1~9_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [8]),
	.datab(\u1|nios|cpu|Add1~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~35 ),
	.combout(\u1|nios|cpu|Add1~36_combout ),
	.cout(\u1|nios|cpu|Add1~37 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~36 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~38 (
// Equation(s):
// \u1|nios|cpu|Add1~38_combout  = ((\u1|nios|cpu|Add1~8_combout  $ (\u1|nios|cpu|E_src1 [9] $ (!\u1|nios|cpu|Add1~37 )))) # (GND)
// \u1|nios|cpu|Add1~39  = CARRY((\u1|nios|cpu|Add1~8_combout  & ((\u1|nios|cpu|E_src1 [9]) # (!\u1|nios|cpu|Add1~37 ))) # (!\u1|nios|cpu|Add1~8_combout  & (\u1|nios|cpu|E_src1 [9] & !\u1|nios|cpu|Add1~37 )))

	.dataa(\u1|nios|cpu|Add1~8_combout ),
	.datab(\u1|nios|cpu|E_src1 [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~37 ),
	.combout(\u1|nios|cpu|Add1~38_combout ),
	.cout(\u1|nios|cpu|Add1~39 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~38 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~40 (
// Equation(s):
// \u1|nios|cpu|Add1~40_combout  = (\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|Add1~7_combout  & (\u1|nios|cpu|Add1~39  & VCC)) # (!\u1|nios|cpu|Add1~7_combout  & (!\u1|nios|cpu|Add1~39 )))) # (!\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|Add1~7_combout  & 
// (!\u1|nios|cpu|Add1~39 )) # (!\u1|nios|cpu|Add1~7_combout  & ((\u1|nios|cpu|Add1~39 ) # (GND)))))
// \u1|nios|cpu|Add1~41  = CARRY((\u1|nios|cpu|E_src1 [10] & (!\u1|nios|cpu|Add1~7_combout  & !\u1|nios|cpu|Add1~39 )) # (!\u1|nios|cpu|E_src1 [10] & ((!\u1|nios|cpu|Add1~39 ) # (!\u1|nios|cpu|Add1~7_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [10]),
	.datab(\u1|nios|cpu|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~39 ),
	.combout(\u1|nios|cpu|Add1~40_combout ),
	.cout(\u1|nios|cpu|Add1~41 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~40 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~42 (
// Equation(s):
// \u1|nios|cpu|Add1~42_combout  = ((\u1|nios|cpu|E_src1 [11] $ (\u1|nios|cpu|Add1~6_combout  $ (!\u1|nios|cpu|Add1~41 )))) # (GND)
// \u1|nios|cpu|Add1~43  = CARRY((\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|Add1~6_combout ) # (!\u1|nios|cpu|Add1~41 ))) # (!\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|Add1~6_combout  & !\u1|nios|cpu|Add1~41 )))

	.dataa(\u1|nios|cpu|E_src1 [11]),
	.datab(\u1|nios|cpu|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~41 ),
	.combout(\u1|nios|cpu|Add1~42_combout ),
	.cout(\u1|nios|cpu|Add1~43 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~42 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~44 (
// Equation(s):
// \u1|nios|cpu|Add1~44_combout  = (\u1|nios|cpu|Add1~5_combout  & ((\u1|nios|cpu|E_src1 [12] & (\u1|nios|cpu|Add1~43  & VCC)) # (!\u1|nios|cpu|E_src1 [12] & (!\u1|nios|cpu|Add1~43 )))) # (!\u1|nios|cpu|Add1~5_combout  & ((\u1|nios|cpu|E_src1 [12] & 
// (!\u1|nios|cpu|Add1~43 )) # (!\u1|nios|cpu|E_src1 [12] & ((\u1|nios|cpu|Add1~43 ) # (GND)))))
// \u1|nios|cpu|Add1~45  = CARRY((\u1|nios|cpu|Add1~5_combout  & (!\u1|nios|cpu|E_src1 [12] & !\u1|nios|cpu|Add1~43 )) # (!\u1|nios|cpu|Add1~5_combout  & ((!\u1|nios|cpu|Add1~43 ) # (!\u1|nios|cpu|E_src1 [12]))))

	.dataa(\u1|nios|cpu|Add1~5_combout ),
	.datab(\u1|nios|cpu|E_src1 [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~43 ),
	.combout(\u1|nios|cpu|Add1~44_combout ),
	.cout(\u1|nios|cpu|Add1~45 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~44 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~46 (
// Equation(s):
// \u1|nios|cpu|Add1~46_combout  = ((\u1|nios|cpu|E_src1 [13] $ (\u1|nios|cpu|Add1~4_combout  $ (!\u1|nios|cpu|Add1~45 )))) # (GND)
// \u1|nios|cpu|Add1~47  = CARRY((\u1|nios|cpu|E_src1 [13] & ((\u1|nios|cpu|Add1~4_combout ) # (!\u1|nios|cpu|Add1~45 ))) # (!\u1|nios|cpu|E_src1 [13] & (\u1|nios|cpu|Add1~4_combout  & !\u1|nios|cpu|Add1~45 )))

	.dataa(\u1|nios|cpu|E_src1 [13]),
	.datab(\u1|nios|cpu|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~45 ),
	.combout(\u1|nios|cpu|Add1~46_combout ),
	.cout(\u1|nios|cpu|Add1~47 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~46 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~48 (
// Equation(s):
// \u1|nios|cpu|Add1~48_combout  = (\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~3_combout  & (\u1|nios|cpu|Add1~47  & VCC)) # (!\u1|nios|cpu|Add1~3_combout  & (!\u1|nios|cpu|Add1~47 )))) # (!\u1|nios|cpu|E_src1 [14] & ((\u1|nios|cpu|Add1~3_combout  & 
// (!\u1|nios|cpu|Add1~47 )) # (!\u1|nios|cpu|Add1~3_combout  & ((\u1|nios|cpu|Add1~47 ) # (GND)))))
// \u1|nios|cpu|Add1~49  = CARRY((\u1|nios|cpu|E_src1 [14] & (!\u1|nios|cpu|Add1~3_combout  & !\u1|nios|cpu|Add1~47 )) # (!\u1|nios|cpu|E_src1 [14] & ((!\u1|nios|cpu|Add1~47 ) # (!\u1|nios|cpu|Add1~3_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [14]),
	.datab(\u1|nios|cpu|Add1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~47 ),
	.combout(\u1|nios|cpu|Add1~48_combout ),
	.cout(\u1|nios|cpu|Add1~49 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~48 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~50 (
// Equation(s):
// \u1|nios|cpu|Add1~50_combout  = ((\u1|nios|cpu|E_src1 [15] $ (\u1|nios|cpu|Add1~2_combout  $ (!\u1|nios|cpu|Add1~49 )))) # (GND)
// \u1|nios|cpu|Add1~51  = CARRY((\u1|nios|cpu|E_src1 [15] & ((\u1|nios|cpu|Add1~2_combout ) # (!\u1|nios|cpu|Add1~49 ))) # (!\u1|nios|cpu|E_src1 [15] & (\u1|nios|cpu|Add1~2_combout  & !\u1|nios|cpu|Add1~49 )))

	.dataa(\u1|nios|cpu|E_src1 [15]),
	.datab(\u1|nios|cpu|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~49 ),
	.combout(\u1|nios|cpu|Add1~50_combout ),
	.cout(\u1|nios|cpu|Add1~51 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~50 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~52 (
// Equation(s):
// \u1|nios|cpu|Add1~52_combout  = (\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|Add1~1_combout  & (\u1|nios|cpu|Add1~51  & VCC)) # (!\u1|nios|cpu|Add1~1_combout  & (!\u1|nios|cpu|Add1~51 )))) # (!\u1|nios|cpu|E_src1 [16] & ((\u1|nios|cpu|Add1~1_combout  & 
// (!\u1|nios|cpu|Add1~51 )) # (!\u1|nios|cpu|Add1~1_combout  & ((\u1|nios|cpu|Add1~51 ) # (GND)))))
// \u1|nios|cpu|Add1~53  = CARRY((\u1|nios|cpu|E_src1 [16] & (!\u1|nios|cpu|Add1~1_combout  & !\u1|nios|cpu|Add1~51 )) # (!\u1|nios|cpu|E_src1 [16] & ((!\u1|nios|cpu|Add1~51 ) # (!\u1|nios|cpu|Add1~1_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [16]),
	.datab(\u1|nios|cpu|Add1~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~51 ),
	.combout(\u1|nios|cpu|Add1~52_combout ),
	.cout(\u1|nios|cpu|Add1~53 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~52 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~54 (
// Equation(s):
// \u1|nios|cpu|Add1~54_combout  = ((\u1|nios|cpu|E_src1 [17] $ (\u1|nios|cpu|Add1~0_combout  $ (!\u1|nios|cpu|Add1~53 )))) # (GND)
// \u1|nios|cpu|Add1~55  = CARRY((\u1|nios|cpu|E_src1 [17] & ((\u1|nios|cpu|Add1~0_combout ) # (!\u1|nios|cpu|Add1~53 ))) # (!\u1|nios|cpu|E_src1 [17] & (\u1|nios|cpu|Add1~0_combout  & !\u1|nios|cpu|Add1~53 )))

	.dataa(\u1|nios|cpu|E_src1 [17]),
	.datab(\u1|nios|cpu|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~53 ),
	.combout(\u1|nios|cpu|Add1~54_combout ),
	.cout(\u1|nios|cpu|Add1~55 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~54 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~2 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|F_pc_plus_one[15]~30_combout  & !\u1|nios|cpu|F_pc_sel_nxt~0_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~2 .lut_mask = 16'h00F2;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[15]~3 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout  = (\u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout ) # ((\u1|nios|cpu|Add1~54_combout  & (!\u1|nios|cpu|R_ctrl_exception~q  & \u1|nios|cpu|F_pc_sel_nxt~0_combout )))

	.dataa(\u1|nios|cpu|Add1~54_combout ),
	.datab(\u1|nios|cpu|R_ctrl_exception~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|F_pc_no_crst_nxt[15]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~3 .lut_mask = 16'hFF20;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N1
dffeas \u1|nios|cpu|F_pc[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[15]~3_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[15]~30 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[15]~30_combout  = \u1|nios|cpu|F_pc_plus_one[14]~29  $ (\u1|nios|cpu|F_pc [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|F_pc [15]),
	.cin(\u1|nios|cpu|F_pc_plus_one[14]~29 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|F_pc_plus_one[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y22_N1
dffeas \u1|nios|cpu|E_src1[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[17]~0_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[15]~30_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~70 (
// Equation(s):
// \u1|nios|cpu|Add1~70_combout  = (\u1|nios|cpu|Add1~69_combout  & ((\u1|nios|cpu|E_src1 [18] & (\u1|nios|cpu|Add1~55  & VCC)) # (!\u1|nios|cpu|E_src1 [18] & (!\u1|nios|cpu|Add1~55 )))) # (!\u1|nios|cpu|Add1~69_combout  & ((\u1|nios|cpu|E_src1 [18] & 
// (!\u1|nios|cpu|Add1~55 )) # (!\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|Add1~55 ) # (GND)))))
// \u1|nios|cpu|Add1~71  = CARRY((\u1|nios|cpu|Add1~69_combout  & (!\u1|nios|cpu|E_src1 [18] & !\u1|nios|cpu|Add1~55 )) # (!\u1|nios|cpu|Add1~69_combout  & ((!\u1|nios|cpu|Add1~55 ) # (!\u1|nios|cpu|E_src1 [18]))))

	.dataa(\u1|nios|cpu|Add1~69_combout ),
	.datab(\u1|nios|cpu|E_src1 [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~55 ),
	.combout(\u1|nios|cpu|Add1~70_combout ),
	.cout(\u1|nios|cpu|Add1~71 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~70 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~72 (
// Equation(s):
// \u1|nios|cpu|Add1~72_combout  = ((\u1|nios|cpu|Add1~68_combout  $ (\u1|nios|cpu|E_src1 [19] $ (!\u1|nios|cpu|Add1~71 )))) # (GND)
// \u1|nios|cpu|Add1~73  = CARRY((\u1|nios|cpu|Add1~68_combout  & ((\u1|nios|cpu|E_src1 [19]) # (!\u1|nios|cpu|Add1~71 ))) # (!\u1|nios|cpu|Add1~68_combout  & (\u1|nios|cpu|E_src1 [19] & !\u1|nios|cpu|Add1~71 )))

	.dataa(\u1|nios|cpu|Add1~68_combout ),
	.datab(\u1|nios|cpu|E_src1 [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~71 ),
	.combout(\u1|nios|cpu|Add1~72_combout ),
	.cout(\u1|nios|cpu|Add1~73 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~72 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~74 (
// Equation(s):
// \u1|nios|cpu|Add1~74_combout  = (\u1|nios|cpu|Add1~67_combout  & ((\u1|nios|cpu|E_src1 [20] & (\u1|nios|cpu|Add1~73  & VCC)) # (!\u1|nios|cpu|E_src1 [20] & (!\u1|nios|cpu|Add1~73 )))) # (!\u1|nios|cpu|Add1~67_combout  & ((\u1|nios|cpu|E_src1 [20] & 
// (!\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|E_src1 [20] & ((\u1|nios|cpu|Add1~73 ) # (GND)))))
// \u1|nios|cpu|Add1~75  = CARRY((\u1|nios|cpu|Add1~67_combout  & (!\u1|nios|cpu|E_src1 [20] & !\u1|nios|cpu|Add1~73 )) # (!\u1|nios|cpu|Add1~67_combout  & ((!\u1|nios|cpu|Add1~73 ) # (!\u1|nios|cpu|E_src1 [20]))))

	.dataa(\u1|nios|cpu|Add1~67_combout ),
	.datab(\u1|nios|cpu|E_src1 [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~73 ),
	.combout(\u1|nios|cpu|Add1~74_combout ),
	.cout(\u1|nios|cpu|Add1~75 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~74 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~76 (
// Equation(s):
// \u1|nios|cpu|Add1~76_combout  = ((\u1|nios|cpu|E_src1 [21] $ (\u1|nios|cpu|Add1~66_combout  $ (!\u1|nios|cpu|Add1~75 )))) # (GND)
// \u1|nios|cpu|Add1~77  = CARRY((\u1|nios|cpu|E_src1 [21] & ((\u1|nios|cpu|Add1~66_combout ) # (!\u1|nios|cpu|Add1~75 ))) # (!\u1|nios|cpu|E_src1 [21] & (\u1|nios|cpu|Add1~66_combout  & !\u1|nios|cpu|Add1~75 )))

	.dataa(\u1|nios|cpu|E_src1 [21]),
	.datab(\u1|nios|cpu|Add1~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~75 ),
	.combout(\u1|nios|cpu|Add1~76_combout ),
	.cout(\u1|nios|cpu|Add1~77 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~76 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~78 (
// Equation(s):
// \u1|nios|cpu|Add1~78_combout  = (\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|Add1~65_combout  & (\u1|nios|cpu|Add1~77  & VCC)) # (!\u1|nios|cpu|Add1~65_combout  & (!\u1|nios|cpu|Add1~77 )))) # (!\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|Add1~65_combout  & 
// (!\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|Add1~65_combout  & ((\u1|nios|cpu|Add1~77 ) # (GND)))))
// \u1|nios|cpu|Add1~79  = CARRY((\u1|nios|cpu|E_src1 [22] & (!\u1|nios|cpu|Add1~65_combout  & !\u1|nios|cpu|Add1~77 )) # (!\u1|nios|cpu|E_src1 [22] & ((!\u1|nios|cpu|Add1~77 ) # (!\u1|nios|cpu|Add1~65_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [22]),
	.datab(\u1|nios|cpu|Add1~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~77 ),
	.combout(\u1|nios|cpu|Add1~78_combout ),
	.cout(\u1|nios|cpu|Add1~79 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~78 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~80 (
// Equation(s):
// \u1|nios|cpu|Add1~80_combout  = ((\u1|nios|cpu|Add1~64_combout  $ (\u1|nios|cpu|E_src1 [23] $ (!\u1|nios|cpu|Add1~79 )))) # (GND)
// \u1|nios|cpu|Add1~81  = CARRY((\u1|nios|cpu|Add1~64_combout  & ((\u1|nios|cpu|E_src1 [23]) # (!\u1|nios|cpu|Add1~79 ))) # (!\u1|nios|cpu|Add1~64_combout  & (\u1|nios|cpu|E_src1 [23] & !\u1|nios|cpu|Add1~79 )))

	.dataa(\u1|nios|cpu|Add1~64_combout ),
	.datab(\u1|nios|cpu|E_src1 [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~79 ),
	.combout(\u1|nios|cpu|Add1~80_combout ),
	.cout(\u1|nios|cpu|Add1~81 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~80 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~82 (
// Equation(s):
// \u1|nios|cpu|Add1~82_combout  = (\u1|nios|cpu|Add1~63_combout  & ((\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|Add1~81  & VCC)) # (!\u1|nios|cpu|E_src1 [24] & (!\u1|nios|cpu|Add1~81 )))) # (!\u1|nios|cpu|Add1~63_combout  & ((\u1|nios|cpu|E_src1 [24] & 
// (!\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|Add1~81 ) # (GND)))))
// \u1|nios|cpu|Add1~83  = CARRY((\u1|nios|cpu|Add1~63_combout  & (!\u1|nios|cpu|E_src1 [24] & !\u1|nios|cpu|Add1~81 )) # (!\u1|nios|cpu|Add1~63_combout  & ((!\u1|nios|cpu|Add1~81 ) # (!\u1|nios|cpu|E_src1 [24]))))

	.dataa(\u1|nios|cpu|Add1~63_combout ),
	.datab(\u1|nios|cpu|E_src1 [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~81 ),
	.combout(\u1|nios|cpu|Add1~82_combout ),
	.cout(\u1|nios|cpu|Add1~83 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~82 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~84 (
// Equation(s):
// \u1|nios|cpu|Add1~84_combout  = ((\u1|nios|cpu|Add1~62_combout  $ (\u1|nios|cpu|E_src1 [25] $ (!\u1|nios|cpu|Add1~83 )))) # (GND)
// \u1|nios|cpu|Add1~85  = CARRY((\u1|nios|cpu|Add1~62_combout  & ((\u1|nios|cpu|E_src1 [25]) # (!\u1|nios|cpu|Add1~83 ))) # (!\u1|nios|cpu|Add1~62_combout  & (\u1|nios|cpu|E_src1 [25] & !\u1|nios|cpu|Add1~83 )))

	.dataa(\u1|nios|cpu|Add1~62_combout ),
	.datab(\u1|nios|cpu|E_src1 [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~83 ),
	.combout(\u1|nios|cpu|Add1~84_combout ),
	.cout(\u1|nios|cpu|Add1~85 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~84 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~86 (
// Equation(s):
// \u1|nios|cpu|Add1~86_combout  = (\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|Add1~61_combout  & (\u1|nios|cpu|Add1~85  & VCC)) # (!\u1|nios|cpu|Add1~61_combout  & (!\u1|nios|cpu|Add1~85 )))) # (!\u1|nios|cpu|E_src1 [26] & ((\u1|nios|cpu|Add1~61_combout  & 
// (!\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|Add1~61_combout  & ((\u1|nios|cpu|Add1~85 ) # (GND)))))
// \u1|nios|cpu|Add1~87  = CARRY((\u1|nios|cpu|E_src1 [26] & (!\u1|nios|cpu|Add1~61_combout  & !\u1|nios|cpu|Add1~85 )) # (!\u1|nios|cpu|E_src1 [26] & ((!\u1|nios|cpu|Add1~85 ) # (!\u1|nios|cpu|Add1~61_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [26]),
	.datab(\u1|nios|cpu|Add1~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~85 ),
	.combout(\u1|nios|cpu|Add1~86_combout ),
	.cout(\u1|nios|cpu|Add1~87 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~86 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~88 (
// Equation(s):
// \u1|nios|cpu|Add1~88_combout  = ((\u1|nios|cpu|Add1~60_combout  $ (\u1|nios|cpu|E_src1 [27] $ (!\u1|nios|cpu|Add1~87 )))) # (GND)
// \u1|nios|cpu|Add1~89  = CARRY((\u1|nios|cpu|Add1~60_combout  & ((\u1|nios|cpu|E_src1 [27]) # (!\u1|nios|cpu|Add1~87 ))) # (!\u1|nios|cpu|Add1~60_combout  & (\u1|nios|cpu|E_src1 [27] & !\u1|nios|cpu|Add1~87 )))

	.dataa(\u1|nios|cpu|Add1~60_combout ),
	.datab(\u1|nios|cpu|E_src1 [27]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~87 ),
	.combout(\u1|nios|cpu|Add1~88_combout ),
	.cout(\u1|nios|cpu|Add1~89 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~88 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~90 (
// Equation(s):
// \u1|nios|cpu|Add1~90_combout  = (\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~59_combout  & (\u1|nios|cpu|Add1~89  & VCC)) # (!\u1|nios|cpu|Add1~59_combout  & (!\u1|nios|cpu|Add1~89 )))) # (!\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|Add1~59_combout  & 
// (!\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|Add1~59_combout  & ((\u1|nios|cpu|Add1~89 ) # (GND)))))
// \u1|nios|cpu|Add1~91  = CARRY((\u1|nios|cpu|E_src1 [28] & (!\u1|nios|cpu|Add1~59_combout  & !\u1|nios|cpu|Add1~89 )) # (!\u1|nios|cpu|E_src1 [28] & ((!\u1|nios|cpu|Add1~89 ) # (!\u1|nios|cpu|Add1~59_combout ))))

	.dataa(\u1|nios|cpu|E_src1 [28]),
	.datab(\u1|nios|cpu|Add1~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~89 ),
	.combout(\u1|nios|cpu|Add1~90_combout ),
	.cout(\u1|nios|cpu|Add1~91 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~90 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~92 (
// Equation(s):
// \u1|nios|cpu|Add1~92_combout  = ((\u1|nios|cpu|E_src1 [29] $ (\u1|nios|cpu|Add1~58_combout  $ (!\u1|nios|cpu|Add1~91 )))) # (GND)
// \u1|nios|cpu|Add1~93  = CARRY((\u1|nios|cpu|E_src1 [29] & ((\u1|nios|cpu|Add1~58_combout ) # (!\u1|nios|cpu|Add1~91 ))) # (!\u1|nios|cpu|E_src1 [29] & (\u1|nios|cpu|Add1~58_combout  & !\u1|nios|cpu|Add1~91 )))

	.dataa(\u1|nios|cpu|E_src1 [29]),
	.datab(\u1|nios|cpu|Add1~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~91 ),
	.combout(\u1|nios|cpu|Add1~92_combout ),
	.cout(\u1|nios|cpu|Add1~93 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~92 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~94 (
// Equation(s):
// \u1|nios|cpu|Add1~94_combout  = (\u1|nios|cpu|Add1~57_combout  & ((\u1|nios|cpu|E_src1 [30] & (\u1|nios|cpu|Add1~93  & VCC)) # (!\u1|nios|cpu|E_src1 [30] & (!\u1|nios|cpu|Add1~93 )))) # (!\u1|nios|cpu|Add1~57_combout  & ((\u1|nios|cpu|E_src1 [30] & 
// (!\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|Add1~93 ) # (GND)))))
// \u1|nios|cpu|Add1~95  = CARRY((\u1|nios|cpu|Add1~57_combout  & (!\u1|nios|cpu|E_src1 [30] & !\u1|nios|cpu|Add1~93 )) # (!\u1|nios|cpu|Add1~57_combout  & ((!\u1|nios|cpu|Add1~93 ) # (!\u1|nios|cpu|E_src1 [30]))))

	.dataa(\u1|nios|cpu|Add1~57_combout ),
	.datab(\u1|nios|cpu|E_src1 [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~93 ),
	.combout(\u1|nios|cpu|Add1~94_combout ),
	.cout(\u1|nios|cpu|Add1~95 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~94 .lut_mask = 16'h9617;
defparam \u1|nios|cpu|Add1~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~96 (
// Equation(s):
// \u1|nios|cpu|Add1~96_combout  = ((\u1|nios|cpu|E_arith_src1 [31] $ (\u1|nios|cpu|Add1~56_combout  $ (!\u1|nios|cpu|Add1~95 )))) # (GND)
// \u1|nios|cpu|Add1~97  = CARRY((\u1|nios|cpu|E_arith_src1 [31] & ((\u1|nios|cpu|Add1~56_combout ) # (!\u1|nios|cpu|Add1~95 ))) # (!\u1|nios|cpu|E_arith_src1 [31] & (\u1|nios|cpu|Add1~56_combout  & !\u1|nios|cpu|Add1~95 )))

	.dataa(\u1|nios|cpu|E_arith_src1 [31]),
	.datab(\u1|nios|cpu|Add1~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|Add1~95 ),
	.combout(\u1|nios|cpu|Add1~96_combout ),
	.cout(\u1|nios|cpu|Add1~97 ));
// synopsys translate_off
defparam \u1|nios|cpu|Add1~96 .lut_mask = 16'h698E;
defparam \u1|nios|cpu|Add1~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[31]~17 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[31]~17_combout  = (\u1|nios|cpu|E_src1 [31] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [31]))))) # (!\u1|nios|cpu|E_src1 [31] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [31]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [31]))))

	.dataa(\u1|nios|cpu|E_src1 [31]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[31]~17 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[31]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[31]~18 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[31]~18_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[31]~17_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~96_combout ))

	.dataa(\u1|nios|cpu|Add1~96_combout ),
	.datab(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[31]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31]~18 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[31]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~0_combout  = (\u1|nios|cpu|D_iw [12] & ((\u1|nios|cpu|D_iw [15]) # ((\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16]))))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .lut_mask = 16'hF020;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot_right~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot_right~1_combout  = (\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout  & (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [14] & !\u1|nios|cpu|D_iw [13])))

	.dataa(\u1|nios|cpu|D_ctrl_shift_rot_right~0_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|D_ctrl_shift_rot_right~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \u1|nios|cpu|R_ctrl_shift_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot_right~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~7 (
// Equation(s):
// \u1|nios|cpu|Equal62~7_combout  = (\u1|nios|cpu|D_iw [11] & (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [11]),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~7 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_ctrl_rot_right_nxt~0 (
// Equation(s):
// \u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout  = (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [14] & \u1|nios|cpu|Equal62~7_combout )))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|R_ctrl_rot_right_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N17
dffeas \u1|nios|cpu|R_ctrl_rot_right (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_ctrl_rot_right_nxt~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_rot_right .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_rot_right .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~0_combout  = (!\u1|nios|cpu|D_iw [13] & (\u1|nios|cpu|D_iw [12] & !\u1|nios|cpu|D_iw [16]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [12]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|D_ctrl_shift_logical~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~1_combout  = (\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~4_combout ) # ((\u1|nios|cpu|Equal62~7_combout )))) # (!\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .lut_mask = 16'hFCAC;
defparam \u1|nios|cpu|D_ctrl_shift_logical~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_logical~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_logical~2_combout  = (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_ctrl_shift_logical~1_combout  & \u1|nios|cpu|D_iw [15]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_ctrl_shift_logical~1_combout ),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|D_ctrl_shift_logical~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \u1|nios|cpu|R_ctrl_shift_logical (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_logical~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_logical .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_logical .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_fill_bit~0_combout  = (!\u1|nios|cpu|R_ctrl_shift_logical~q  & ((\u1|nios|cpu|R_ctrl_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [0]))) # (!\u1|nios|cpu|R_ctrl_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [31]))))

	.dataa(\u1|nios|cpu|E_shift_rot_result [31]),
	.datab(\u1|nios|cpu|R_ctrl_rot_right~q ),
	.datac(\u1|nios|cpu|R_ctrl_shift_logical~q ),
	.datad(\u1|nios|cpu|E_shift_rot_result [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|E_shift_rot_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[0]~18 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~18 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N27
dffeas \u1|nios|cpu|E_new_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|R_valid~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_new_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_new_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_new_inst .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y21_N1
dffeas \u1|nios|cpu|E_shift_rot_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[0]~18_combout ),
	.asdata(\u1|nios|cpu|E_src1 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[1]~17 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [2]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [0]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [0]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~17 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \u1|nios|cpu|E_shift_rot_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[1]~17_combout ),
	.asdata(\u1|nios|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[2]~15 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [3])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [1])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [3]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~15 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \u1|nios|cpu|E_shift_rot_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[2]~15_combout ),
	.asdata(\u1|nios|cpu|E_src1 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[3]~14 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [4])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [2])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [4]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~14 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \u1|nios|cpu|E_shift_rot_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[3]~14_combout ),
	.asdata(\u1|nios|cpu|E_src1 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[4]~12 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [5])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [3])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [5]),
	.datab(\u1|nios|cpu|E_shift_rot_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~12 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \u1|nios|cpu|E_shift_rot_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[4]~12_combout ),
	.asdata(\u1|nios|cpu|E_src1 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[5]~10 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[5]~10_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [6]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [4]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [4]),
	.datab(\u1|nios|cpu|E_shift_rot_result [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~10 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N23
dffeas \u1|nios|cpu|E_shift_rot_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[5]~10_combout ),
	.asdata(\u1|nios|cpu|E_src1 [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[6]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[6]~11_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [7]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [5]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [5]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~11 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \u1|nios|cpu|E_shift_rot_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[6]~11_combout ),
	.asdata(\u1|nios|cpu|E_src1 [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[7]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[7]~9_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [8])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [6])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~9 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \u1|nios|cpu|E_shift_rot_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[7]~9_combout ),
	.asdata(\u1|nios|cpu|E_src1 [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[8]~8 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[8]~8_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [9])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [7])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [9]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~8 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \u1|nios|cpu|E_shift_rot_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[8]~8_combout ),
	.asdata(\u1|nios|cpu|E_src1 [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[9]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[9]~7_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [10])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [8])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [10]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~7 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \u1|nios|cpu|E_shift_rot_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[9]~7_combout ),
	.asdata(\u1|nios|cpu|E_src1 [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[10]~6 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[10]~6_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [11]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [9]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [9]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~6 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N31
dffeas \u1|nios|cpu|E_shift_rot_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[10]~6_combout ),
	.asdata(\u1|nios|cpu|E_src1 [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[11]~5 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[11]~5_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [12]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [10]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [10]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~5 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \u1|nios|cpu|E_shift_rot_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[11]~5_combout ),
	.asdata(\u1|nios|cpu|E_src1 [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[12]~4 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[12]~4_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [13]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [11]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [11]),
	.datab(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N3
dffeas \u1|nios|cpu|E_shift_rot_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[12]~4_combout ),
	.asdata(\u1|nios|cpu|E_src1 [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[13]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[13]~13_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [14])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [12])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~13 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \u1|nios|cpu|E_shift_rot_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[13]~13_combout ),
	.asdata(\u1|nios|cpu|E_src1 [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[14]~3 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[14]~3_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [15]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [13]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [13]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~3 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N17
dffeas \u1|nios|cpu|E_shift_rot_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[14]~3_combout ),
	.asdata(\u1|nios|cpu|E_src1 [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[15]~2 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[15]~2_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [16]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [14]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~2 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \u1|nios|cpu|E_shift_rot_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[15]~2_combout ),
	.asdata(\u1|nios|cpu|E_src1 [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[16]~1 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[16]~1_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [17]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [15]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [15]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~1 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N19
dffeas \u1|nios|cpu|E_shift_rot_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[16]~1_combout ),
	.asdata(\u1|nios|cpu|E_src1 [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[17]~0 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[17]~0_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [16])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [18]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~0 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \u1|nios|cpu|E_shift_rot_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[17]~0_combout ),
	.asdata(\u1|nios|cpu|E_src1 [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[18]~16 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [19])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [17])))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~16 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[18]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N15
dffeas \u1|nios|cpu|E_shift_rot_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[18]~16_combout ),
	.asdata(\u1|nios|cpu|E_src1 [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[19]~19 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [20]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [18]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [18]),
	.datab(\u1|nios|cpu|E_shift_rot_result [20]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~19 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \u1|nios|cpu|E_shift_rot_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[19]~19_combout ),
	.asdata(\u1|nios|cpu|E_src1 [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[20]~21 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [21])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [19])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [21]),
	.datab(\u1|nios|cpu|E_shift_rot_result [19]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~21 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N3
dffeas \u1|nios|cpu|E_shift_rot_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[20]~21_combout ),
	.asdata(\u1|nios|cpu|E_src1 [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[21]~23 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [22])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [20])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [22]),
	.datab(\u1|nios|cpu|E_shift_rot_result [20]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~23 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \u1|nios|cpu|E_shift_rot_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[21]~23_combout ),
	.asdata(\u1|nios|cpu|E_src1 [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[22]~31 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [23]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [21]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [21]),
	.datab(\u1|nios|cpu|E_shift_rot_result [23]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~31 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[22]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \u1|nios|cpu|E_shift_rot_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[22]~31_combout ),
	.asdata(\u1|nios|cpu|E_src1 [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[23]~30 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [24]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [22]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [22]),
	.datab(\u1|nios|cpu|E_shift_rot_result [24]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~30 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \u1|nios|cpu|E_shift_rot_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[23]~30_combout ),
	.asdata(\u1|nios|cpu|E_src1 [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[24]~29 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [25]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [23]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [23]),
	.datab(\u1|nios|cpu|E_shift_rot_result [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~29 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N27
dffeas \u1|nios|cpu|E_shift_rot_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[24]~29_combout ),
	.asdata(\u1|nios|cpu|E_src1 [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[25]~28 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [26]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [24]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [24]),
	.datab(\u1|nios|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~28 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N9
dffeas \u1|nios|cpu|E_shift_rot_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[25]~28_combout ),
	.asdata(\u1|nios|cpu|E_src1 [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[26]~27 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [27]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [25]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [25]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_result [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~27 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \u1|nios|cpu|E_shift_rot_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[26]~27_combout ),
	.asdata(\u1|nios|cpu|E_src1 [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[27]~26 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [28])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [26])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [28]),
	.datab(\u1|nios|cpu|E_shift_rot_result [26]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~26 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \u1|nios|cpu|E_shift_rot_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[27]~26_combout ),
	.asdata(\u1|nios|cpu|E_src1 [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[28]~25 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [27]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [27]),
	.datab(\u1|nios|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~25 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N11
dffeas \u1|nios|cpu|E_shift_rot_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[28]~25_combout ),
	.asdata(\u1|nios|cpu|E_src1 [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[29]~24 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [30]))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [28]))

	.dataa(\u1|nios|cpu|E_shift_rot_result [28]),
	.datab(\u1|nios|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~24 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[29]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \u1|nios|cpu|E_shift_rot_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[29]~24_combout ),
	.asdata(\u1|nios|cpu|E_src1 [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[30]~22 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [31])) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_result [29])))

	.dataa(\u1|nios|cpu|E_shift_rot_result [31]),
	.datab(\u1|nios|cpu|E_shift_rot_result [29]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~22 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y22_N21
dffeas \u1|nios|cpu|E_shift_rot_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[30]~22_combout ),
	.asdata(\u1|nios|cpu|E_src1 [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_result_nxt[31]~20 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout  = (\u1|nios|cpu|R_ctrl_shift_rot_right~q  & ((\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ))) # (!\u1|nios|cpu|R_ctrl_shift_rot_right~q  & (\u1|nios|cpu|E_shift_rot_result [30]))

	.dataa(\u1|nios|cpu|R_ctrl_shift_rot_right~q ),
	.datab(\u1|nios|cpu|E_shift_rot_result [30]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~20 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_shift_rot_result_nxt[31]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \u1|nios|cpu|E_shift_rot_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_result_nxt[31]~20_combout ),
	.asdata(\u1|nios|cpu|E_src1 [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~0_combout  = (\u1|nios|cpu|D_op_opx_rsv63~0_combout  & ((\u1|nios|cpu|Equal62~4_combout ) # ((\u1|nios|cpu|Equal62~6_combout ) # (\u1|nios|cpu|Equal62~5_combout ))))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|Equal62~6_combout ),
	.datac(\u1|nios|cpu|D_op_opx_rsv63~0_combout ),
	.datad(\u1|nios|cpu|Equal62~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .lut_mask = 16'hF0E0;
defparam \u1|nios|cpu|D_ctrl_shift_rot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~1_combout  = (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|D_iw [15] & ((\u1|nios|cpu|D_ctrl_shift_logical~0_combout ))) # (!\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~4_combout ))))

	.dataa(\u1|nios|cpu|Equal62~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_shift_logical~0_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .lut_mask = 16'h0C0A;
defparam \u1|nios|cpu|D_ctrl_shift_rot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~2_combout  = (\u1|nios|cpu|D_ctrl_shift_rot~1_combout ) # ((\u1|nios|cpu|Equal62~7_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|D_ctrl_shift_rot~1_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|Equal62~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .lut_mask = 16'hFDCC;
defparam \u1|nios|cpu|D_ctrl_shift_rot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_shift_rot~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_shift_rot~3_combout  = (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_ctrl_shift_rot~0_combout ) # (\u1|nios|cpu|D_ctrl_shift_rot~2_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_shift_rot~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_shift_rot~2_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .lut_mask = 16'hFA00;
defparam \u1|nios|cpu|D_ctrl_shift_rot~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \u1|nios|cpu|R_ctrl_shift_rot (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_shift_rot~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_shift_rot .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_shift_rot .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y22_N1
dffeas \u1|nios|cpu|W_alu_result[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[31]~18_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[31]~21 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[31]~21_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [31]))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [7]),
	.datad(\u1|nios|cpu|W_alu_result [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[31]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[31]~21 .lut_mask = 16'hB1A0;
defparam \u1|nios|cpu|W_rf_wr_data[31]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[30]~37 (
// Equation(s):
// \u1|nios|cpu|R_src1[30]~37_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[30]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[30]~37 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[30]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N7
dffeas \u1|nios|cpu|E_src1[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[30]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[30]~18 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[30]~18_combout  = (\u1|nios|cpu|E_src1 [30] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [30] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [30] & ((\u1|nios|cpu|E_src2 [30] & (\u1|nios|cpu|R_logic_op 
// [1])) # (!\u1|nios|cpu|E_src2 [30] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [30]),
	.datab(\u1|nios|cpu|E_src2 [30]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[30]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[30]~18 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[30]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[30]~19 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[30]~19_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[30]~18_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~94_combout ))

	.dataa(\u1|nios|cpu|Add1~94_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[30]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30]~19 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[30]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N11
dffeas \u1|nios|cpu|W_alu_result[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[30]~19_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[30] .power_up = "low";
// synopsys translate_on

// Location: M9K_X58_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a30 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~8_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a62 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a62 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .lut_mask = 16'h88A0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .lut_mask = 16'h88F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [30]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~9_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~10_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ) # 
// ((\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data_nxt~8_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~9_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N31
dffeas \u1|nios|cpu|av_ld_byte3_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[30]~22 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[30]~22_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [30] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [30]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[30]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[30]~22 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[30]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[29]~38 (
// Equation(s):
// \u1|nios|cpu|R_src1[29]~38_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[29]~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[29]~38 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[29]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N1
dffeas \u1|nios|cpu|E_src1[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[29]~38_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[29]~19 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[29]~19_combout  = (\u1|nios|cpu|E_src2 [29] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [29]))))) # (!\u1|nios|cpu|E_src2 [29] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [29]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [29]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [29]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[29]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[29]~19 .lut_mask = 16'h6A89;
defparam \u1|nios|cpu|E_logic_result[29]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[29]~20 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[29]~20_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[29]~19_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~92_combout ))

	.dataa(\u1|nios|cpu|Add1~92_combout ),
	.datab(\u1|nios|cpu|E_logic_result[29]~19_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29]~20 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|W_alu_result[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y22_N21
dffeas \u1|nios|cpu|W_alu_result[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[29]~20_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [29]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[29]~23 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[29]~23_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte3_data [5])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [29]))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data [5]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[29]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[29]~23 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[29]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[28]~39 (
// Equation(s):
// \u1|nios|cpu|R_src1[28]~39_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [28]),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[28]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[28]~39 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[28]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N27
dffeas \u1|nios|cpu|E_src1[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[28]~39_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[28]~20 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[28]~20_combout  = (\u1|nios|cpu|E_src1 [28] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [28]))))) # (!\u1|nios|cpu|E_src1 [28] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [28]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [28]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src1 [28]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[28]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[28]~20 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[28]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[28]~21 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[28]~21_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[28]~20_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~90_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~90_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[28]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28]~21 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N17
dffeas \u1|nios|cpu|W_alu_result[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[28]~21_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [28]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[28]~24 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[28]~24_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [28]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [4]),
	.datad(\u1|nios|cpu|W_alu_result [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[28]~24 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|W_rf_wr_data[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[27]~5 (
// Equation(s):
// \u1|nios|cpu|E_src2[27]~5_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|D_iw [21])) # (!\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[27]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27]~5 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src2[27]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N1
dffeas \u1|nios|cpu|E_src2[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[27]~5_combout ),
	.asdata(\u1|nios|cpu|D_iw [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[27]~21 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[27]~21_combout  = (\u1|nios|cpu|E_src2 [27] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [27]))))) # (!\u1|nios|cpu|E_src2 [27] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [27]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [27]))))

	.dataa(\u1|nios|cpu|E_src2 [27]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src1 [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[27]~21 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[27]~22 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[27]~22_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[27]~21_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~88_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[27]~21_combout ),
	.datab(\u1|nios|cpu|Add1~88_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[27]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27]~22 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[27]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N19
dffeas \u1|nios|cpu|W_alu_result[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[27]~22_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [27]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[27]~25 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[27]~25_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [27]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte3_data [3]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[27]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[27]~25 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[27]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[23]~2 (
// Equation(s):
// \u1|nios|cpu|E_st_data[23]~2_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[23]~2 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_st_data[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N25
dffeas \u1|nios|cpu|d_writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[23]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [23])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[23]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [20]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [20]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~40_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [21]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~68_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [19]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .lut_mask = 16'hCCA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [19])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [19]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [19]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~21 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y27_N31
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a21 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [23])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [23]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y27_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a48 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a53 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a21~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a53 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .lut_mask = 16'hE4E4;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[21]~41 (
// Equation(s):
// \u1|nios|cpu|F_iw[21]~41_combout  = (\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ) # (((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_payload~1_combout )) # (!\u1|nios|cpu|D_iw[30]~1_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux_001|src_payload~1_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[21]~41_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[21]~41 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[21]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N29
dffeas \u1|nios|cpu|D_iw[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[21]~41_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[26]~6 (
// Equation(s):
// \u1|nios|cpu|E_src2[26]~6_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(\u1|nios|cpu|D_iw [21]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src2_use_imm~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[26]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src2[26]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N3
dffeas \u1|nios|cpu|E_src2[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[26]~6_combout ),
	.asdata(\u1|nios|cpu|D_iw [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[26]~22 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[26]~22_combout  = (\u1|nios|cpu|E_src2 [26] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [26] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [26] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [26])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [26] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [26]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [26]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[26]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[26]~22 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[26]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[26]~23 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[26]~23_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[26]~22_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~86_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[26]~22_combout ),
	.datab(\u1|nios|cpu|Add1~86_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[26]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26]~23 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[26]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N21
dffeas \u1|nios|cpu|W_alu_result[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[26]~23_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[26] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y33_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a26 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~9_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a58 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a58 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a26~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2 .lut_mask = 16'hCCF0;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~4_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]) # 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout  & ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte3_data_nxt~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N9
dffeas \u1|nios|cpu|av_ld_byte3_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[26]~26 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[26]~26_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [26] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [26]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|av_ld_byte3_data [2]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[26]~26 .lut_mask = 16'hF022;
defparam \u1|nios|cpu|W_rf_wr_data[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[25]~42 (
// Equation(s):
// \u1|nios|cpu|R_src1[25]~42_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [25]),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[25]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[25]~42 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[25]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N17
dffeas \u1|nios|cpu|E_src1[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[25]~42_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[25]~23 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[25]~23_combout  = (\u1|nios|cpu|E_src1 [25] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [25]))))) # (!\u1|nios|cpu|E_src1 [25] & ((\u1|nios|cpu|E_src2 [25] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [25] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [25]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [25]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[25]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[25]~23 .lut_mask = 16'h7A81;
defparam \u1|nios|cpu|E_logic_result[25]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[25]~24 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[25]~24_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[25]~23_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~84_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[25]~23_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~84_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25]~24 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y25_N13
dffeas \u1|nios|cpu|W_alu_result[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[25]~24_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [25]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[25]~27 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[25]~27_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte3_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [25]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte3_data [1]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[25]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[25]~27 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[25]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[24]~43 (
// Equation(s):
// \u1|nios|cpu|R_src1[24]~43_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24] & ((!\u1|nios|cpu|E_valid_from_R~q ) # (!\u1|nios|cpu|R_ctrl_jmp_direct~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [24]),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[24]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[24]~43 .lut_mask = 16'h1050;
defparam \u1|nios|cpu|R_src1[24]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N3
dffeas \u1|nios|cpu|E_src1[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[24]~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[24]~24 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[24]~24_combout  = (\u1|nios|cpu|E_src1 [24] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [24]))))) # (!\u1|nios|cpu|E_src1 [24] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [24]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [24]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src1 [24]),
	.datad(\u1|nios|cpu|E_src2 [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[24]~24 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[24]~25 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[24]~25_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[24]~24_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~82_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[24]~24_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~82_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24]~25 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N27
dffeas \u1|nios|cpu|W_alu_result[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[24]~25_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[24]~28 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[24]~28_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte3_data [0])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [24]))))

	.dataa(\u1|nios|cpu|av_ld_byte3_data [0]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [24]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[24]~28 .lut_mask = 16'hAA30;
defparam \u1|nios|cpu|W_rf_wr_data[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[27]~3 (
// Equation(s):
// \u1|nios|cpu|d_writedata[27]~3_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27])))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27]~3 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|d_writedata[27]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N25
dffeas \u1|nios|cpu|d_writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[27]~3_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [27])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [27]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 .lut_mask = 16'hC0AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [31]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~6_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout )))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & 
// ((\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte3_data_nxt~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte3_data_nxt~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte3_data_nxt~6_combout ),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|av_ld_byte3_data_nxt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N23
dffeas \u1|nios|cpu|av_ld_byte3_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte3_data_nxt~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte3_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte3_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte3_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y26_N5
dffeas \u1|nios|cpu|av_ld_byte2_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[23]~25 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[23]~25_combout  = (\u1|nios|cpu|E_src2 [23] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [23]))))) # (!\u1|nios|cpu|E_src2 [23] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [23]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [23]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src2 [23]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[23]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[23]~25 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[23]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[23]~26 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[23]~26_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[23]~25_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~80_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[23]~25_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~80_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23]~26 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \u1|nios|cpu|W_alu_result[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[23]~26_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [23]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[23]~29 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[23]~29_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte2_data [7])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [23]))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data [7]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [23]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[23]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[23]~29 .lut_mask = 16'hAA30;
defparam \u1|nios|cpu|W_rf_wr_data[23]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[22]~45 (
// Equation(s):
// \u1|nios|cpu|R_src1[22]~45_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[22]~45 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N15
dffeas \u1|nios|cpu|E_src1[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[22]~45_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[22]~26 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[22]~26_combout  = (\u1|nios|cpu|E_src1 [22] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [22]))))) # (!\u1|nios|cpu|E_src1 [22] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [22]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [22]))))

	.dataa(\u1|nios|cpu|E_src1 [22]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[22]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[22]~26 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[22]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[22]~27 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[22]~27_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[22]~26_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~78_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[22]~26_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~78_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[22]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22]~27 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[22]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N23
dffeas \u1|nios|cpu|W_alu_result[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[22]~27_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [22]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[22]~30 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[22]~30_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [22]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [6]),
	.datad(\u1|nios|cpu|W_alu_result [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[22]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[22]~30 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|W_rf_wr_data[22]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[31]~7 (
// Equation(s):
// \u1|nios|cpu|d_writedata[31]~7_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [31]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31]~7 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|d_writedata[31]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N3
dffeas \u1|nios|cpu|d_writedata[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[31]~7_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [31])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [31]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a31 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X40_Y28_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a60 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~31_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a63 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a31~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a63 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4 .lut_mask = 16'hFA50;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~67 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~67_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~67 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[31]~68 (
// Equation(s):
// \u1|nios|cpu|F_iw[31]~68_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[31]~67_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[31]~4_combout ),
	.datac(\u1|nios|cpu|F_iw[31]~67_combout ),
	.datad(\u1|nios|cpu|D_iw[30]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[31]~68 .lut_mask = 16'hF800;
defparam \u1|nios|cpu|F_iw[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N11
dffeas \u1|nios|cpu|D_iw[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[31]~68_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[21]~46 (
// Equation(s):
// \u1|nios|cpu|R_src1[21]~46_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[21]~46 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N25
dffeas \u1|nios|cpu|E_src1[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[21]~46_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[21]~27 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[21]~27_combout  = (\u1|nios|cpu|E_src1 [21] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src2 [21] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src1 [21] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src2 
// [21])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src2 [21] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src1 [21]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [21]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[21]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[21]~27 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[21]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[21]~28 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[21]~28_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[21]~27_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~76_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~76_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[21]~27_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[21]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21]~28 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[21]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N9
dffeas \u1|nios|cpu|W_alu_result[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[21]~28_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [21]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21]~17_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~17_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [21]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [21]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~17 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~5_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte2_data[1]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[5]~17_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout  & \u1|nios|cpu|av_ld_byte2_data[1]~9_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~1_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[5]~17_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[1]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .lut_mask = 16'hFE30;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[5]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[5]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N3
dffeas \u1|nios|cpu|av_ld_byte2_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[5]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[21]~31 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[21]~31_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [21] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [21]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[21]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[21]~31 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[21]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[20]~12 (
// Equation(s):
// \u1|nios|cpu|E_src2[20]~12_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [20]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[20]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20]~12 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src2[20]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N19
dffeas \u1|nios|cpu|E_src2[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[20]~12_combout ),
	.asdata(\u1|nios|cpu|D_iw [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[20]~28 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[20]~28_combout  = (\u1|nios|cpu|E_src2 [20] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [20] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [20] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 
// [20])) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [20] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [20]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [20]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[20]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[20]~28 .lut_mask = 16'h68C9;
defparam \u1|nios|cpu|E_logic_result[20]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[20]~29 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[20]~29_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[20]~28_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~74_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[20]~28_combout ),
	.datab(\u1|nios|cpu|Add1~74_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[20]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20]~29 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[20]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \u1|nios|cpu|W_alu_result[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[20]~29_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [20]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[20] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N11
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20]~15_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~4_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [20]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~3_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a52 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a20~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a52 ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .lut_mask = 16'hE200;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~5_combout  = (\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20])))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~4_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [20]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .lut_mask = 16'hFFEA;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[4]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[4]~6_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout )))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|av_ld_byte2_data[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N1
dffeas \u1|nios|cpu|av_ld_byte2_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[4]~6_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[20]~32 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[20]~32_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [20])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [20]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[20]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[20]~32 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|W_rf_wr_data[20]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[19]~13 (
// Equation(s):
// \u1|nios|cpu|E_src2[19]~13_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [19]),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[19]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19]~13 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src2[19]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N29
dffeas \u1|nios|cpu|E_src2[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[19]~13_combout ),
	.asdata(\u1|nios|cpu|D_iw [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[19]~29 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[19]~29_combout  = (\u1|nios|cpu|E_src2 [19] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [19]))))) # (!\u1|nios|cpu|E_src2 [19] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [19]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [19]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [19]),
	.datad(\u1|nios|cpu|E_src1 [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[19]~29 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[19]~30 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[19]~30_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[19]~29_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~72_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[19]~29_combout ),
	.datab(\u1|nios|cpu|Add1~72_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[19]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19]~30 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[19]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \u1|nios|cpu|W_alu_result[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[19]~30_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [19]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N9
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19]~13_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~6_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [19]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [19]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~7_combout  = (\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_payload~6_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[3]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[3]~7_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~7_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|av_ld_byte2_data[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N21
dffeas \u1|nios|cpu|av_ld_byte2_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[3]~7_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[19]~33 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[19]~33_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [19])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [19]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte2_data [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[19]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[19]~33 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|W_rf_wr_data[19]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[18]~12 (
// Equation(s):
// \u1|nios|cpu|E_st_data[18]~12_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [18]),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[18]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[18]~12 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|E_st_data[18]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N13
dffeas \u1|nios|cpu|d_writedata[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[18]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [18])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [18]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y16_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a18 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~22_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[18]~49 (
// Equation(s):
// \u1|nios|cpu|F_iw[18]~49_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a50 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a50 ),
	.datac(gnd),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a18~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[18]~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[18]~49 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|F_iw[18]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~2_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte2_data[1]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[2]~14_combout ) # 
// ((\u1|nios|cpu|F_iw[18]~49_combout  & \u1|nios|cpu|av_ld_byte2_data[1]~9_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[2]~14_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|F_iw[18]~49_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[1]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~2 .lut_mask = 16'hFE22;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[2]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[2]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[2]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y26_N31
dffeas \u1|nios|cpu|av_ld_byte2_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[18]~31 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[18]~31_combout  = (\u1|nios|cpu|E_src2 [18] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [18]))))) # (!\u1|nios|cpu|E_src2 [18] & ((\u1|nios|cpu|E_src1 [18] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src1 [18] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src2 [18]),
	.datac(\u1|nios|cpu|E_src1 [18]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[18]~31 .lut_mask = 16'h7C81;
defparam \u1|nios|cpu|E_logic_result[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[18]~31 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[18]~31_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[18]~31_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~70_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[18]~31_combout ),
	.datab(\u1|nios|cpu|Add1~70_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_logic~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18]~31 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|W_alu_result[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \u1|nios|cpu|W_alu_result[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[18]~31_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [18]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[18]~34 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[18]~34_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [18]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte2_data [2]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[18]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[18]~34 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[18]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[17]~13 (
// Equation(s):
// \u1|nios|cpu|E_st_data[17]~13_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[17]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[17]~13 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|E_st_data[17]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N21
dffeas \u1|nios|cpu|d_writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[17]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout  = (\u1|nios|cpu|d_writedata [17] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [20]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [17]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~23 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[17]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] $ 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .lut_mask = 16'h1001;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ) 
// # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .lut_mask = 16'hFF88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_rd_d1~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16]~1_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [16])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [10]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27 .lut_mask = 16'hCAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [7]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~18 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[7]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [6]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [9]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .lut_mask = 16'hFA44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~70_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .lut_mask = 16'hDAD0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~71_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .lut_mask = 16'hFD00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y33_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [6]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .lut_mask = 16'h0E04;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~75_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~76_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .lut_mask = 16'hF3E2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .lut_mask = 16'hF0D0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [7]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .lut_mask = 16'hB9A8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [9]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [6]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~82_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .lut_mask = 16'hF388;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~83_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y32_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout  = (\u1|nios|cpu|d_writedata [5] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4]~2_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [4]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3])))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .lut_mask = 16'hD9C8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .lut_mask = 16'h0000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~29_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 .lut_mask = 16'hEC2C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~30_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder .lut_mask = 16'hF0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [4]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .lut_mask = 16'hADA8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_im|trc_im_addr [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~44_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .lut_mask = 16'hBC8C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y33_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~45_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~18_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~17_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y33_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .lut_mask = 16'hAAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout  = (\u1|nios|cpu|d_writedata [2] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [2]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1]~0_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .lut_mask = 16'hCA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y28_N15
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y26_N5
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17]~9_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~8_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [17]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~8 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_ld_byte2_data[1]~9_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[1]~8_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[1]~9_combout  & \u1|nios|cpu|F_iw[17]~51_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[1]~9_combout ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[1]~8_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|F_iw[17]~51_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~0 .lut_mask = 16'hAEAC;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[1]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[1]~0_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_byte2_data[1]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|av_ld_byte2_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y28_N1
dffeas \u1|nios|cpu|av_ld_byte2_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[17]~0 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[17]~0_combout  = (\u1|nios|cpu|E_src1 [17] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [17]))))) # (!\u1|nios|cpu|E_src1 [17] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [17]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [17]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src1 [17]),
	.datad(\u1|nios|cpu|E_src2 [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[17]~0 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[17]~0 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[17]~0_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[17]~0_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~54_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~54_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[17]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[17]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17]~0 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[17]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N25
dffeas \u1|nios|cpu|W_alu_result[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[17]~0_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [17]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[17]~5 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[17]~5_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte2_data [1])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [17]))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data [1]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[17]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[17]~5 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|W_rf_wr_data[17]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[21]~9 (
// Equation(s):
// \u1|nios|cpu|E_st_data[21]~9_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [21]),
	.datad(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[21]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[21]~9 .lut_mask = 16'hCCF0;
defparam \u1|nios|cpu|E_st_data[21]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y23_N13
dffeas \u1|nios|cpu|d_writedata[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[21]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[21] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y23_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [21])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [21]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~10_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~10 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~13_combout  = (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ) # ((\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~13 .lut_mask = 16'h3323;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y26_N3
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16]~7_combout ),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|debug|read_0~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~11_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16] & 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [16]),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~11 .lut_mask = 16'hE2C0;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~12_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ) # (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~12 .lut_mask = 16'hCCC0;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~1_combout  = (\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ) # ((\u1|nios|cpu|av_ld_byte2_data[0]~13_combout  & ((\u1|nios|cpu|av_ld_byte2_data[0]~12_combout ) # (\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[0]~13_combout ),
	.datab(\u1|nios|cpu|av_ld_byte2_data[0]~11_combout ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[0]~12_combout ),
	.datad(\u1|nios|cpu|av_ld_byte2_data[0]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~1 .lut_mask = 16'hEEEC;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[0]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N27
dffeas \u1|nios|cpu|av_ld_byte2_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[16]~6 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[16]~6_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte2_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [16]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data [0]),
	.datad(\u1|nios|cpu|W_alu_result [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[16]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[16]~6 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|W_rf_wr_data[16]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[22]~1 (
// Equation(s):
// \u1|nios|cpu|E_st_data[22]~1_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [22]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[22]~1 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|E_st_data[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N21
dffeas \u1|nios|cpu|d_writedata[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[22]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [22]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y13_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a22 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~5_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~17 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~17_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a54 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a22~portadataout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a54 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~17 .lut_mask = 16'hE4E4;
defparam \u1|nios|cpu|F_iw[22]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~4_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte2_data[1]~9_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte2_data[6]~16_combout ) # 
// ((\u1|nios|cpu|av_ld_byte2_data[1]~9_combout  & \u1|nios|cpu|F_iw[22]~17_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte2_data[6]~16_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte2_data[1]~9_combout ),
	.datad(\u1|nios|cpu|F_iw[22]~17_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .lut_mask = 16'hF2E2;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte2_data[6]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout  = \u1|nios|cpu|av_ld_byte2_data[6]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte2_data[6]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte2_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y25_N7
dffeas \u1|nios|cpu|av_ld_byte2_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte2_data[6]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte3_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte2_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte2_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte2_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data_en~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data_en~2_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout ) # ((\u1|nios|cpu|D_iw [4]) # ((!\u1|nios|cpu|av_ld_aligning_data~q ) # (!\u1|nios|cpu|D_ctrl_mem16~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data_en~2 .lut_mask = 16'hEFFF;
defparam \u1|nios|cpu|av_ld_byte1_data_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N31
dffeas \u1|nios|cpu|av_ld_byte1_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[6]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[14]~8 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[14]~8_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [6])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [14])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [14]),
	.datac(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[14]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[14]~8 .lut_mask = 16'hF044;
defparam \u1|nios|cpu|W_rf_wr_data[14]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[26]~2 (
// Equation(s):
// \u1|nios|cpu|d_writedata[26]~2_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [26]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26]~2 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|d_writedata[26]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N9
dffeas \u1|nios|cpu|d_writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[26]~2_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [26])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [26]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [15]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 .lut_mask = 16'hF0CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [14]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .lut_mask = 16'hE4A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~85_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .lut_mask = 16'hEF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [14]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~87_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .lut_mask = 16'hDC10;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y34_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y34_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15])))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [15]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .lut_mask = 16'hD8D8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~78_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .lut_mask = 16'hAAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [13])

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [13]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [11]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12]~4_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [12]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [12]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout )))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~93_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .lut_mask = 16'hDC10;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .lut_mask = 16'hA8AA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [11]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (((!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [13]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~95_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .lut_mask = 16'h8B88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y34_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~96_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[5]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y33_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y33_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y30_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9]~6_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [9]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~25 .lut_mask = 16'hFA50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[9]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [13]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .lut_mask = 16'h88F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N3
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N20
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout  = \u1|nios|cpu|d_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N21
dffeas \u1|esc_spi|endofpacketvalue_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout  = \u1|nios|cpu|d_writedata [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [13]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \u1|esc_spi|spi_slave_select_holding_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \u1|esc_spi|spi_slave_select_reg[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[13]~12 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[13]~12_combout  = (\u1|esc_spi|data_to_cpu[12]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [13]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [13]))))

	.dataa(\u1|esc_spi|data_to_cpu[12]~4_combout ),
	.datab(\u1|esc_spi|endofpacketvalue_reg [13]),
	.datac(\u1|esc_spi|spi_slave_select_reg [13]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[13]~12 .lut_mask = 16'hA088;
defparam \u1|esc_spi|p1_data_to_cpu[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N31
dffeas \u1|esc_spi|data_to_cpu[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[13]~12_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[13] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N15
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 (
// Equation(s):
// \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout  = !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .lut_mask = 16'h0F0F;
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N3
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[13]~10 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[13]~10_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~10 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[13]~11 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[13]~11_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[13]~9_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13])))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[13]~9_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[13]~10_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~11 .lut_mask = 16'hFFEA;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[5]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[5]~4_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[13]~11_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|av_ld_byte1_data[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N3
dffeas \u1|nios|cpu|av_ld_byte1_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[5]~4_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[13]~9 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[13]~9_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [5])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [13] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[13]~9 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|W_rf_wr_data[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[30]~6 (
// Equation(s):
// \u1|nios|cpu|d_writedata[30]~6_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30])))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30]~6 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|d_writedata[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N13
dffeas \u1|nios|cpu|d_writedata[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[30]~6_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [30])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [30]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~65 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~65_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a62 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout )))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a62 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a30~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~65 .lut_mask = 16'h88A0;
defparam \u1|nios|cpu|F_iw[30]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[30]~66 (
// Equation(s):
// \u1|nios|cpu|F_iw[30]~66_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[30]~65_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]))))

	.dataa(\u1|nios|cpu|F_iw[30]~65_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [30]),
	.datad(\u1|nios|cpu|D_iw[30]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[30]~66 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \u1|nios|cpu|D_iw[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[30]~66_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[12]~5 (
// Equation(s):
// \u1|nios|cpu|E_src1[12]~5_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [16]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12]~5 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N17
dffeas \u1|nios|cpu|E_src1[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[12]~5_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[12]~4 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[12]~4_combout  = (\u1|nios|cpu|E_src2 [12] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [12] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [12] & ((\u1|nios|cpu|E_src1 [12] & (\u1|nios|cpu|R_logic_op 
// [1])) # (!\u1|nios|cpu|E_src1 [12] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [12]),
	.datab(\u1|nios|cpu|E_src1 [12]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[12]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[12]~4 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[12]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[12]~5 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[12]~5_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[12]~4_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~44_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~44_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[12]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12]~5 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N17
dffeas \u1|nios|cpu|W_alu_result[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[12]~5_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~21 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~21_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ) # 
// (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~21 .lut_mask = 16'h0A08;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N15
dffeas \u1|esc_spi|endofpacketvalue_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \u1|esc_spi|spi_slave_select_holding_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[12]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[12]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N23
dffeas \u1|esc_spi|spi_slave_select_reg[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[12]~13 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[12]~13_combout  = (\u1|esc_spi|data_to_cpu[12]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [12]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [12]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [12]),
	.datac(\u1|esc_spi|data_to_cpu[12]~4_combout ),
	.datad(\u1|esc_spi|spi_slave_select_reg [12]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[12]~13 .lut_mask = 16'hE040;
defparam \u1|esc_spi|p1_data_to_cpu[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N9
dffeas \u1|esc_spi|data_to_cpu[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[12]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[12] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N3
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [12]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~18 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~18_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [12]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] 
// & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~18 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [12]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~19 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~19_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12] & ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [12]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~19 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~20 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~20_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte1_data[4]~18_combout ) # 
// (\u1|nios|cpu|av_ld_byte1_data[4]~19_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[4]~18_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[4]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~20 .lut_mask = 16'hAFAC;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~5_combout  = (\u1|nios|cpu|av_ld_byte1_data[4]~20_combout ) # ((\u1|nios|cpu|av_ld_byte1_data[4]~21_combout  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a44 ) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a 
// [0]))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|nios|cpu|av_ld_byte1_data[4]~21_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[4]~20_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a44 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .lut_mask = 16'hFCF4;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[4]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[4]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[4]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N21
dffeas \u1|nios|cpu|av_ld_byte1_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[4]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[12]~10 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[12]~10_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [12] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [12]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[12]~10 .lut_mask = 16'hF202;
defparam \u1|nios|cpu|W_rf_wr_data[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[14]~7 (
// Equation(s):
// \u1|nios|cpu|E_st_data[14]~7_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14])) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [14]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[14]~7 .lut_mask = 16'hD8CC;
defparam \u1|nios|cpu|E_st_data[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N7
dffeas \u1|nios|cpu|d_writedata[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[14]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [14])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [14]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N17
dffeas \u1|esc_spi|endofpacketvalue_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y27_N3
dffeas \u1|esc_spi|spi_slave_select_holding_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[11]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[11]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [11]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N9
dffeas \u1|esc_spi|spi_slave_select_reg[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[11]~14 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[11]~14_combout  = (\u1|esc_spi|data_to_cpu[12]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [11]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [11]))))

	.dataa(\u1|esc_spi|data_to_cpu[12]~4_combout ),
	.datab(\u1|esc_spi|endofpacketvalue_reg [11]),
	.datac(\u1|esc_spi|spi_slave_select_reg [11]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[11]~14 .lut_mask = 16'hA088;
defparam \u1|esc_spi|p1_data_to_cpu[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N11
dffeas \u1|esc_spi|data_to_cpu[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[11]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[11] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N9
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [11]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .lut_mask = 16'hD850;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~22 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~22_combout  = (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11])))) # (!\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [11]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~22 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~25 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~25_combout  = (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ) # ((\u1|nios|cpu|av_ld_byte1_data[3]~22_combout ) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[3]~22_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~25 .lut_mask = 16'h5455;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder .lut_mask = 16'hFFFF;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N29
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~23 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~23_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~23 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~24 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~24_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]) # (\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~24 .lut_mask = 16'hCCC0;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~6_combout  = (\u1|nios|cpu|av_ld_byte1_data[3]~23_combout ) # ((\u1|nios|cpu|av_ld_byte1_data[3]~25_combout  & ((\u1|nios|cpu|av_ld_byte1_data[3]~22_combout ) # (\u1|nios|cpu|av_ld_byte1_data[3]~24_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[3]~25_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[3]~22_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[3]~23_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[3]~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .lut_mask = 16'hFAF8;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[3]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[3]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[3]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N31
dffeas \u1|nios|cpu|av_ld_byte1_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[11]~11 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[11]~11_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [11] & ((!\u1|nios|cpu|E_alu_result~0_combout ))))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [11]),
	.datac(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datad(\u1|nios|cpu|E_alu_result~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[11]~11 .lut_mask = 16'hA0E4;
defparam \u1|nios|cpu|W_rf_wr_data[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[29]~5 (
// Equation(s):
// \u1|nios|cpu|d_writedata[29]~5_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29]~5 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|d_writedata[29]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N11
dffeas \u1|nios|cpu|d_writedata[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[29]~5_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [29])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [29]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~63 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~63_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a61 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a61 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a29~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~63 .lut_mask = 16'hC480;
defparam \u1|nios|cpu|F_iw[29]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[29]~64 (
// Equation(s):
// \u1|nios|cpu|F_iw[29]~64_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[29]~63_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[29]~63_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [29]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[29]~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[29]~64 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[29]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N13
dffeas \u1|nios|cpu|D_iw[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[29]~64_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[14]~3 (
// Equation(s):
// \u1|nios|cpu|E_src1[14]~3_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [18])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [14]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14]~3 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N13
dffeas \u1|nios|cpu|E_src1[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[14]~3_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[12]~24_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[14]~3 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[14]~3_combout  = (\u1|nios|cpu|E_src2 [14] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [14]))))) # (!\u1|nios|cpu|E_src2 [14] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [14]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [14]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [14]),
	.datad(\u1|nios|cpu|E_src1 [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[14]~3 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[14]~3 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[14]~3_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[14]~3_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~48_combout ))

	.dataa(\u1|nios|cpu|Add1~48_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[14]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[14]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14]~3 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[14]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N23
dffeas \u1|nios|cpu|W_alu_result[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[14]~3_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [14]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[50] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [50] = (\u1|nios|cpu|W_alu_result [14] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [12] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [14] 
// & (((\u1|nios|cpu|F_pc [12] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [14]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [12]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [50]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[50] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[50] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y20_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a10 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [15])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a40 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~24_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a40 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[10]~6 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[10]~6_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a42 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a42 ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~6 .lut_mask = 16'hA820;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[10]~8 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[10]~8_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[10]~7_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[10]~6_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[10]~7_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[10]~6_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~8 .lut_mask = 16'hFFEC;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[10]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[2]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[2]~0_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_fill_bit~0_combout ))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[10]~8_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_aligning_data~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|av_ld_byte1_data[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N25
dffeas \u1|nios|cpu|av_ld_byte1_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[2]~0_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[10]~3 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[10]~3_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [10])))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [10]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .lut_mask = 16'hF404;
defparam \u1|nios|cpu|W_rf_wr_data[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[9]~14 (
// Equation(s):
// \u1|nios|cpu|E_st_data[9]~14_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[9]~14 .lut_mask = 16'hE4F0;
defparam \u1|nios|cpu|E_st_data[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N1
dffeas \u1|nios|cpu|d_writedata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[9]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [9])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~29 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~29_combout  = (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a41 ) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a41 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~29 .lut_mask = 16'h5010;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N31
dffeas \u1|esc_spi|spi_slave_select_holding_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N25
dffeas \u1|esc_spi|spi_slave_select_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~15 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~15_combout  = (\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|spi_slave_select_reg [9])

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~15 .lut_mask = 16'hA0A0;
defparam \u1|esc_spi|p1_data_to_cpu[9]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N27
dffeas \u1|esc_spi|endofpacketvalue_reg[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y27_N13
dffeas \u1|esc_spi|endofpacketvalue_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N16
cyclone10lp_lcell_comb \u1|esc_spi|EOP~12 (
// Equation(s):
// \u1|esc_spi|EOP~12_combout  = (!\u1|esc_spi|endofpacketvalue_reg [9] & (!\u1|esc_spi|endofpacketvalue_reg [8] & (!\u1|esc_spi|endofpacketvalue_reg [11] & !\u1|esc_spi|endofpacketvalue_reg [10])))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [8]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [11]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [10]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~12 .lut_mask = 16'h0001;
defparam \u1|esc_spi|EOP~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N14
cyclone10lp_lcell_comb \u1|esc_spi|EOP~11 (
// Equation(s):
// \u1|esc_spi|EOP~11_combout  = (!\u1|esc_spi|endofpacketvalue_reg [13] & (!\u1|esc_spi|endofpacketvalue_reg [15] & (!\u1|esc_spi|endofpacketvalue_reg [12] & !\u1|esc_spi|endofpacketvalue_reg [14])))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [13]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [15]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [12]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [14]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~11 .lut_mask = 16'h0001;
defparam \u1|esc_spi|EOP~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N20
cyclone10lp_lcell_comb \u1|esc_spi|status_wr_strobe (
// Equation(s):
// \u1|esc_spi|status_wr_strobe~combout  = (\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [4] & (!\u1|nios|cpu|W_alu_result [2] & \u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|status_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|status_wr_strobe .lut_mask = 16'h0200;
defparam \u1|esc_spi|status_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N12
cyclone10lp_lcell_comb \u1|esc_spi|EOP~13 (
// Equation(s):
// \u1|esc_spi|EOP~13_combout  = (\u1|esc_spi|EOP~12_combout  & (\u1|esc_spi|EOP~11_combout  & !\u1|esc_spi|status_wr_strobe~combout ))

	.dataa(\u1|esc_spi|EOP~12_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|EOP~11_combout ),
	.datad(\u1|esc_spi|status_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~13 .lut_mask = 16'h00A0;
defparam \u1|esc_spi|EOP~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_rd_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_rd_strobe~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|esc_spi|p1_wr_strobe~1_combout  & (!\u1|esc_spi|rd_strobe~q  & \u1|nios|cpu|d_read~q )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datac(\u1|esc_spi|rd_strobe~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_rd_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_rd_strobe~0 .lut_mask = 16'h0400;
defparam \u1|esc_spi|p1_rd_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y25_N31
dffeas \u1|esc_spi|rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_rd_strobe~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N0
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_rd_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_data_rd_strobe~0_combout  = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & !\u1|nios|cpu|W_alu_result [4]))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_rd_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_rd_strobe~0 .lut_mask = 16'h0011;
defparam \u1|esc_spi|p1_data_rd_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N30
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_rd_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_rd_strobe~combout  = (!\u1|esc_spi|rd_strobe~q  & (\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & \u1|esc_spi|p1_data_rd_strobe~0_combout )))

	.dataa(\u1|esc_spi|rd_strobe~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datac(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datad(\u1|esc_spi|p1_data_rd_strobe~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_rd_strobe .lut_mask = 16'h4000;
defparam \u1|esc_spi|p1_data_rd_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N17
dffeas \u1|esc_spi|endofpacketvalue_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N22
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[2]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[2]~feeder_combout  = \u1|nios|cpu|d_writedata [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N23
dffeas \u1|esc_spi|tx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N30
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~0 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~0_combout  = (\u1|esc_spi|state [4] $ (\u1|esc_spi|state [0])) # (!\u1|esc_spi|Equal9~0_combout )

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(gnd),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~0 .lut_mask = 16'h77DD;
defparam \u1|esc_spi|SCLK_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi|SCLK_reg~1 (
// Equation(s):
// \u1|esc_spi|SCLK_reg~1_combout  = (\u1|esc_spi|SCLK_reg~q  & (!\u1|esc_spi|transaction_primed~q  & ((!\u1|esc_spi|always11~0_combout ) # (!\u1|esc_spi|SCLK_reg~0_combout )))) # (!\u1|esc_spi|SCLK_reg~q  & (((\u1|esc_spi|SCLK_reg~0_combout  & 
// \u1|esc_spi|always11~0_combout ))))

	.dataa(\u1|esc_spi|transaction_primed~q ),
	.datab(\u1|esc_spi|SCLK_reg~0_combout ),
	.datac(\u1|esc_spi|SCLK_reg~q ),
	.datad(\u1|esc_spi|always11~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|SCLK_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg~1 .lut_mask = 16'h1C50;
defparam \u1|esc_spi|SCLK_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N27
dffeas \u1|esc_spi|SCLK_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|SCLK_reg~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|SCLK_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|SCLK_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|SCLK_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N24
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~2 (
// Equation(s):
// \u1|esc_spi|shift_reg~2_combout  = (\u1|esc_spi|SCLK_reg~q ) # (((\u1|esc_spi|Equal9~0_combout  & !\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal2~0_combout ))

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(\u1|esc_spi|SCLK_reg~q ),
	.datad(\u1|esc_spi|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~2 .lut_mask = 16'hF2FF;
defparam \u1|esc_spi|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[1]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[1]~feeder_combout  = \u1|nios|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N13
dffeas \u1|esc_spi|tx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N15
cyclone10lp_io_ibuf \esc_miso_pin_n2~input (
	.i(esc_miso_pin_n2),
	.ibar(gnd),
	.o(\esc_miso_pin_n2~input_o ));
// synopsys translate_off
defparam \esc_miso_pin_n2~input .bus_hold = "false";
defparam \esc_miso_pin_n2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N10
cyclone10lp_lcell_comb \u1|esc_spi|MISO_reg~0 (
// Equation(s):
// \u1|esc_spi|MISO_reg~0_combout  = (\u1|esc_spi|SCLK_reg~q  & ((\u1|esc_spi|Equal2~0_combout  & (\esc_miso_pin_n2~input_o )) # (!\u1|esc_spi|Equal2~0_combout  & ((\u1|esc_spi|MISO_reg~q ))))) # (!\u1|esc_spi|SCLK_reg~q  & (((\u1|esc_spi|MISO_reg~q ))))

	.dataa(\u1|esc_spi|SCLK_reg~q ),
	.datab(\esc_miso_pin_n2~input_o ),
	.datac(\u1|esc_spi|MISO_reg~q ),
	.datad(\u1|esc_spi|Equal2~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|MISO_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg~0 .lut_mask = 16'hD8F0;
defparam \u1|esc_spi|MISO_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N11
dffeas \u1|esc_spi|MISO_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|MISO_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|MISO_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|MISO_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|MISO_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N15
dffeas \u1|esc_spi|tx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~10 (
// Equation(s):
// \u1|esc_spi|shift_reg~10_combout  = (\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|tx_holding_reg [0]))) # (!\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|MISO_reg~q ))

	.dataa(\u1|esc_spi|MISO_reg~q ),
	.datab(\u1|esc_spi|tx_holding_reg [0]),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~10 .lut_mask = 16'hCCAA;
defparam \u1|esc_spi|shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg[6]~11 (
// Equation(s):
// \u1|esc_spi|shift_reg[6]~11_combout  = ((\u1|esc_spi|tx_holding_primed~q  & !\u1|esc_spi|transmitting~q )) # (!\u1|esc_spi|shift_reg~2_combout )

	.dataa(\u1|esc_spi|tx_holding_primed~q ),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[6]~11 .lut_mask = 16'h22FF;
defparam \u1|esc_spi|shift_reg[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N11
dffeas \u1|esc_spi|shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~9 (
// Equation(s):
// \u1|esc_spi|shift_reg~9_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [1])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [0])))

	.dataa(\u1|esc_spi|tx_holding_reg [1]),
	.datab(\u1|esc_spi|shift_reg~2_combout ),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~9 .lut_mask = 16'hBB88;
defparam \u1|esc_spi|shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N17
dffeas \u1|esc_spi|shift_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~8 (
// Equation(s):
// \u1|esc_spi|shift_reg~8_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [2])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [1])))

	.dataa(\u1|esc_spi|tx_holding_reg [2]),
	.datab(\u1|esc_spi|shift_reg~2_combout ),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~8 .lut_mask = 16'hBB88;
defparam \u1|esc_spi|shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N29
dffeas \u1|esc_spi|shift_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N19
dffeas \u1|esc_spi|rx_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N19
dffeas \u1|esc_spi|tx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~7 (
// Equation(s):
// \u1|esc_spi|shift_reg~7_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [3])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [2])))

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_reg [3]),
	.datac(\u1|esc_spi|shift_reg [2]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~7 .lut_mask = 16'hCCF0;
defparam \u1|esc_spi|shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N25
dffeas \u1|esc_spi|shift_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N23
dffeas \u1|esc_spi|rx_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N5
dffeas \u1|esc_spi|endofpacketvalue_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cyclone10lp_lcell_comb \u1|esc_spi|EOP~1 (
// Equation(s):
// \u1|esc_spi|EOP~1_combout  = (\u1|esc_spi|endofpacketvalue_reg [2] & (\u1|esc_spi|rx_holding_reg [2] & (\u1|esc_spi|rx_holding_reg [3] $ (!\u1|esc_spi|endofpacketvalue_reg [3])))) # (!\u1|esc_spi|endofpacketvalue_reg [2] & (!\u1|esc_spi|rx_holding_reg [2] 
// & (\u1|esc_spi|rx_holding_reg [3] $ (!\u1|esc_spi|endofpacketvalue_reg [3]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datab(\u1|esc_spi|rx_holding_reg [2]),
	.datac(\u1|esc_spi|rx_holding_reg [3]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~1 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N23
dffeas \u1|esc_spi|endofpacketvalue_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N11
dffeas \u1|esc_spi|endofpacketvalue_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N5
dffeas \u1|esc_spi|rx_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|rx_holding_reg[0]~feeder (
// Equation(s):
// \u1|esc_spi|rx_holding_reg[0]~feeder_combout  = \u1|esc_spi|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|rx_holding_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|rx_holding_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N13
dffeas \u1|esc_spi|rx_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|rx_holding_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|EOP~0 (
// Equation(s):
// \u1|esc_spi|EOP~0_combout  = (\u1|esc_spi|endofpacketvalue_reg [0] & (\u1|esc_spi|rx_holding_reg [0] & (\u1|esc_spi|endofpacketvalue_reg [1] $ (!\u1|esc_spi|rx_holding_reg [1])))) # (!\u1|esc_spi|endofpacketvalue_reg [0] & (!\u1|esc_spi|rx_holding_reg [0] 
// & (\u1|esc_spi|endofpacketvalue_reg [1] $ (!\u1|esc_spi|rx_holding_reg [1]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datac(\u1|esc_spi|rx_holding_reg [1]),
	.datad(\u1|esc_spi|rx_holding_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~0 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[7]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[7]~feeder_combout  = \u1|nios|cpu|d_writedata [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N3
dffeas \u1|esc_spi|tx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~3 (
// Equation(s):
// \u1|esc_spi|shift_reg~3_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [7])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [6])))

	.dataa(gnd),
	.datab(\u1|esc_spi|tx_holding_reg [7]),
	.datac(\u1|esc_spi|shift_reg [6]),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~3 .lut_mask = 16'hCCF0;
defparam \u1|esc_spi|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N9
dffeas \u1|esc_spi|shift_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N15
dffeas \u1|esc_spi|rx_holding_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N29
dffeas \u1|esc_spi|endofpacketvalue_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N27
dffeas \u1|esc_spi|endofpacketvalue_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|EOP~3 (
// Equation(s):
// \u1|esc_spi|EOP~3_combout  = (\u1|esc_spi|rx_holding_reg [7] & (\u1|esc_spi|endofpacketvalue_reg [7] & (\u1|esc_spi|rx_holding_reg [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6])))) # (!\u1|esc_spi|rx_holding_reg [7] & (!\u1|esc_spi|endofpacketvalue_reg [7] 
// & (\u1|esc_spi|rx_holding_reg [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6]))))

	.dataa(\u1|esc_spi|rx_holding_reg [7]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datac(\u1|esc_spi|rx_holding_reg [6]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~3 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N7
dffeas \u1|esc_spi|endofpacketvalue_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_reg[5]~feeder (
// Equation(s):
// \u1|esc_spi|tx_holding_reg[5]~feeder_combout  = \u1|nios|cpu|d_writedata [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|tx_holding_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N27
dffeas \u1|esc_spi|tx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y29_N31
dffeas \u1|esc_spi|tx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N4
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~6 (
// Equation(s):
// \u1|esc_spi|shift_reg~6_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [4])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [3])))

	.dataa(\u1|esc_spi|tx_holding_reg [4]),
	.datab(\u1|esc_spi|shift_reg~2_combout ),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~6 .lut_mask = 16'hBB88;
defparam \u1|esc_spi|shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N5
dffeas \u1|esc_spi|shift_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~5 (
// Equation(s):
// \u1|esc_spi|shift_reg~5_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [5])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [4])))

	.dataa(\u1|esc_spi|tx_holding_reg [5]),
	.datab(\u1|esc_spi|shift_reg [4]),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~5 .lut_mask = 16'hAACC;
defparam \u1|esc_spi|shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N1
dffeas \u1|esc_spi|shift_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N25
dffeas \u1|esc_spi|rx_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N3
dffeas \u1|esc_spi|rx_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N25
dffeas \u1|esc_spi|endofpacketvalue_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|EOP~2 (
// Equation(s):
// \u1|esc_spi|EOP~2_combout  = (\u1|esc_spi|endofpacketvalue_reg [4] & (\u1|esc_spi|rx_holding_reg [4] & (\u1|esc_spi|rx_holding_reg [5] $ (!\u1|esc_spi|endofpacketvalue_reg [5])))) # (!\u1|esc_spi|endofpacketvalue_reg [4] & (!\u1|esc_spi|rx_holding_reg [4] 
// & (\u1|esc_spi|rx_holding_reg [5] $ (!\u1|esc_spi|endofpacketvalue_reg [5]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [4]),
	.datab(\u1|esc_spi|rx_holding_reg [5]),
	.datac(\u1|esc_spi|rx_holding_reg [4]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~2 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|EOP~4 (
// Equation(s):
// \u1|esc_spi|EOP~4_combout  = (\u1|esc_spi|EOP~1_combout  & (\u1|esc_spi|EOP~0_combout  & (\u1|esc_spi|EOP~3_combout  & \u1|esc_spi|EOP~2_combout )))

	.dataa(\u1|esc_spi|EOP~1_combout ),
	.datab(\u1|esc_spi|EOP~0_combout ),
	.datac(\u1|esc_spi|EOP~3_combout ),
	.datad(\u1|esc_spi|EOP~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~4 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|EOP~5 (
// Equation(s):
// \u1|esc_spi|EOP~5_combout  = (\u1|esc_spi|endofpacketvalue_reg [0] & (\u1|nios|cpu|d_writedata [0] & (\u1|nios|cpu|d_writedata [1] $ (!\u1|esc_spi|endofpacketvalue_reg [1])))) # (!\u1|esc_spi|endofpacketvalue_reg [0] & (!\u1|nios|cpu|d_writedata [0] & 
// (\u1|nios|cpu|d_writedata [1] $ (!\u1|esc_spi|endofpacketvalue_reg [1]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datab(\u1|nios|cpu|d_writedata [1]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~5 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|EOP~6 (
// Equation(s):
// \u1|esc_spi|EOP~6_combout  = (\u1|nios|cpu|d_writedata [2] & (\u1|esc_spi|endofpacketvalue_reg [2] & (\u1|esc_spi|endofpacketvalue_reg [3] $ (!\u1|nios|cpu|d_writedata [3])))) # (!\u1|nios|cpu|d_writedata [2] & (!\u1|esc_spi|endofpacketvalue_reg [2] & 
// (\u1|esc_spi|endofpacketvalue_reg [3] $ (!\u1|nios|cpu|d_writedata [3]))))

	.dataa(\u1|nios|cpu|d_writedata [2]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [2]),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~6 .lut_mask = 16'h8421;
defparam \u1|esc_spi|EOP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N16
cyclone10lp_lcell_comb \u1|esc_spi|EOP~8 (
// Equation(s):
// \u1|esc_spi|EOP~8_combout  = (\u1|esc_spi|endofpacketvalue_reg [7] & (\u1|nios|cpu|d_writedata [7] & (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6])))) # (!\u1|esc_spi|endofpacketvalue_reg [7] & (!\u1|nios|cpu|d_writedata [7] & 
// (\u1|nios|cpu|d_writedata [6] $ (!\u1|esc_spi|endofpacketvalue_reg [6]))))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datab(\u1|nios|cpu|d_writedata [7]),
	.datac(\u1|nios|cpu|d_writedata [6]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [6]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~8 .lut_mask = 16'h9009;
defparam \u1|esc_spi|EOP~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|EOP~7 (
// Equation(s):
// \u1|esc_spi|EOP~7_combout  = (\u1|nios|cpu|d_writedata [4] & (\u1|esc_spi|endofpacketvalue_reg [4] & (\u1|nios|cpu|d_writedata [5] $ (!\u1|esc_spi|endofpacketvalue_reg [5])))) # (!\u1|nios|cpu|d_writedata [4] & (!\u1|esc_spi|endofpacketvalue_reg [4] & 
// (\u1|nios|cpu|d_writedata [5] $ (!\u1|esc_spi|endofpacketvalue_reg [5]))))

	.dataa(\u1|nios|cpu|d_writedata [4]),
	.datab(\u1|nios|cpu|d_writedata [5]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [5]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~7 .lut_mask = 16'h8241;
defparam \u1|esc_spi|EOP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cyclone10lp_lcell_comb \u1|esc_spi|EOP~9 (
// Equation(s):
// \u1|esc_spi|EOP~9_combout  = (\u1|esc_spi|EOP~5_combout  & (\u1|esc_spi|EOP~6_combout  & (\u1|esc_spi|EOP~8_combout  & \u1|esc_spi|EOP~7_combout )))

	.dataa(\u1|esc_spi|EOP~5_combout ),
	.datab(\u1|esc_spi|EOP~6_combout ),
	.datac(\u1|esc_spi|EOP~8_combout ),
	.datad(\u1|esc_spi|EOP~7_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~9 .lut_mask = 16'h8000;
defparam \u1|esc_spi|EOP~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N2
cyclone10lp_lcell_comb \u1|esc_spi|EOP~10 (
// Equation(s):
// \u1|esc_spi|EOP~10_combout  = (\u1|esc_spi|p1_data_rd_strobe~combout  & ((\u1|esc_spi|EOP~4_combout ) # ((\u1|esc_spi|EOP~9_combout  & \u1|esc_spi|p1_data_wr_strobe~combout )))) # (!\u1|esc_spi|p1_data_rd_strobe~combout  & (((\u1|esc_spi|EOP~9_combout  & 
// \u1|esc_spi|p1_data_wr_strobe~combout ))))

	.dataa(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.datab(\u1|esc_spi|EOP~4_combout ),
	.datac(\u1|esc_spi|EOP~9_combout ),
	.datad(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~10 .lut_mask = 16'hF888;
defparam \u1|esc_spi|EOP~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N26
cyclone10lp_lcell_comb \u1|esc_spi|EOP~14 (
// Equation(s):
// \u1|esc_spi|EOP~14_combout  = (\u1|esc_spi|EOP~13_combout  & ((\u1|esc_spi|EOP~10_combout ) # ((\u1|esc_spi|EOP~q  & !\u1|esc_spi|status_wr_strobe~combout )))) # (!\u1|esc_spi|EOP~13_combout  & (((\u1|esc_spi|EOP~q  & !\u1|esc_spi|status_wr_strobe~combout 
// ))))

	.dataa(\u1|esc_spi|EOP~13_combout ),
	.datab(\u1|esc_spi|EOP~10_combout ),
	.datac(\u1|esc_spi|EOP~q ),
	.datad(\u1|esc_spi|status_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|EOP~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|EOP~14 .lut_mask = 16'h88F8;
defparam \u1|esc_spi|EOP~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N27
dffeas \u1|esc_spi|EOP (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|EOP~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|EOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|EOP .is_wysiwyg = "true";
defparam \u1|esc_spi|EOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~16 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~16_combout  = (\u1|esc_spi|data_to_cpu[9]~3_combout  & (((\u1|esc_spi|endofpacketvalue_reg [9] & !\u1|nios|cpu|W_alu_result [2])))) # (!\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|EOP~q ) # 
// ((\u1|nios|cpu|W_alu_result [2]))))

	.dataa(\u1|esc_spi|EOP~q ),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [9]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~16 .lut_mask = 16'h33E2;
defparam \u1|esc_spi|p1_data_to_cpu[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N15
dffeas \u1|esc_spi|iEOP_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iEOP_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iEOP_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iEOP_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[9]~2 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[9]~2_combout  = (\u1|nios|cpu|W_alu_result [2] & ((!\u1|nios|cpu|W_alu_result [4]) # (!\u1|nios|cpu|W_alu_result [3])))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9]~2 .lut_mask = 16'h2A2A;
defparam \u1|esc_spi|data_to_cpu[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~17 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~17_combout  = (\u1|esc_spi|p1_data_to_cpu[9]~16_combout  & ((\u1|esc_spi|p1_data_to_cpu[9]~15_combout ) # ((!\u1|esc_spi|data_to_cpu[9]~2_combout )))) # (!\u1|esc_spi|p1_data_to_cpu[9]~16_combout  & (((\u1|esc_spi|iEOP_reg~q  
// & \u1|esc_spi|data_to_cpu[9]~2_combout ))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[9]~15_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[9]~16_combout ),
	.datac(\u1|esc_spi|iEOP_reg~q ),
	.datad(\u1|esc_spi|data_to_cpu[9]~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~17 .lut_mask = 16'hB8CC;
defparam \u1|esc_spi|p1_data_to_cpu[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[9]~18 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[9]~18_combout  = (\u1|esc_spi|p1_data_to_cpu[9]~17_combout  & ((\u1|nios|cpu|W_alu_result [2]) # (\u1|nios|cpu|W_alu_result [3])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|esc_spi|p1_data_to_cpu[9]~17_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[9]~18 .lut_mask = 16'hFC00;
defparam \u1|esc_spi|p1_data_to_cpu[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y26_N27
dffeas \u1|esc_spi|data_to_cpu[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[9]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[9] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N23
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~26 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~26_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~26 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N12
cyclone10lp_lcell_comb \u1|debug|ien_AE~feeder (
// Equation(s):
// \u1|debug|ien_AE~feeder_combout  = \u1|nios|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u1|debug|ien_AE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ien_AE~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|ien_AE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N13
dffeas \u1|debug|ien_AE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|ien_AE~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ien_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ien_AE .is_wysiwyg = "true";
defparam \u1|debug|ien_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N12
cyclone10lp_lcell_comb \u1|debug|LessThan0~0 (
// Equation(s):
// \u1|debug|LessThan0~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\u1|debug|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan0~0 .lut_mask = 16'hCCC8;
defparam \u1|debug|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y26_N0
cyclone10lp_lcell_comb \u1|debug|LessThan0~1 (
// Equation(s):
// \u1|debug|LessThan0~1_combout  = (!\u1|debug|LessThan0~0_combout  & (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q  & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])))

	.dataa(\u1|debug|LessThan0~0_combout ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.cin(gnd),
	.combout(\u1|debug|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan0~1 .lut_mask = 16'h0001;
defparam \u1|debug|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y26_N1
dffeas \u1|debug|fifo_AE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_AE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_AE .is_wysiwyg = "true";
defparam \u1|debug|fifo_AE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y28_N8
cyclone10lp_lcell_comb \u1|debug|av_readdata[9] (
// Equation(s):
// \u1|debug|av_readdata [9] = (\u1|debug|ien_AE~q  & \u1|debug|fifo_AE~q )

	.dataa(gnd),
	.datab(\u1|debug|ien_AE~q ),
	.datac(\u1|debug|fifo_AE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata [9]),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[9] .lut_mask = 16'hC0C0;
defparam \u1|debug|av_readdata[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y28_N9
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata [9]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~27 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~27_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [9]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~27 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~28 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~28_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[1]~26_combout ) # 
// ((\u1|nios|cpu|av_ld_byte1_data[1]~27_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[1]~26_combout ),
	.datab(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[1]~27_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~28 .lut_mask = 16'hCFCA;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y22_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a9 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~25_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~7_combout  = (\u1|nios|cpu|av_ld_byte1_data[1]~28_combout ) # ((\u1|nios|cpu|av_ld_byte1_data[1]~29_combout  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ) # 
// (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[1]~29_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[1]~28_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .lut_mask = 16'hEEEC;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[1]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[1]~7_combout 

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_byte1_data[1]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1]~feeder .lut_mask = 16'hCCCC;
defparam \u1|nios|cpu|av_ld_byte1_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N17
dffeas \u1|nios|cpu|av_ld_byte1_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[9]~12 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[9]~12_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [1])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [9] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|W_alu_result [9]),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[9]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[9]~12 .lut_mask = 16'hAE04;
defparam \u1|nios|cpu|W_rf_wr_data[9]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[15]~8 (
// Equation(s):
// \u1|nios|cpu|E_st_data[15]~8_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7])))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]))))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[15]~8 .lut_mask = 16'hFD20;
defparam \u1|nios|cpu|E_st_data[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N7
dffeas \u1|nios|cpu|d_writedata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[15]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N0
cyclone10lp_lcell_comb \u1|esc_spi|endofpacketvalue_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout  = \u1|nios|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|endofpacketvalue_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N1
dffeas \u1|esc_spi|endofpacketvalue_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|endofpacketvalue_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|endofpacketvalue_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|endofpacketvalue_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|endofpacketvalue_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|endofpacketvalue_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout  = \u1|nios|cpu|d_writedata [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \u1|esc_spi|spi_slave_select_holding_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_reg[15]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_reg[15]~feeder_combout  = \u1|esc_spi|spi_slave_select_holding_reg [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|esc_spi|spi_slave_select_holding_reg [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[15]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_reg[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \u1|esc_spi|spi_slave_select_reg[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_reg[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[15]~10 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[15]~10_combout  = (\u1|esc_spi|data_to_cpu[12]~4_combout  & ((\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [15]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [15]))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|endofpacketvalue_reg [15]),
	.datac(\u1|esc_spi|data_to_cpu[12]~4_combout ),
	.datad(\u1|esc_spi|spi_slave_select_reg [15]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[15]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[15]~10 .lut_mask = 16'hE040;
defparam \u1|esc_spi|p1_data_to_cpu[15]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y27_N19
dffeas \u1|esc_spi|data_to_cpu[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[15]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[15] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N11
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~12_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15])))) # (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15])))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [15]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~12 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [15]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .lut_mask = 16'hE222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~13_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_fill_bit~0_combout )))) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15])))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.datad(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~13 .lut_mask = 16'hEA40;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_payload~0_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|rsp_mux|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~14_combout  = (\u1|nios|cpu|av_ld_byte1_data[7]~13_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_byte1_data[7]~12_combout ) # (\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[7]~12_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data[7]~13_combout ),
	.datac(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~14 .lut_mask = 16'hCFCE;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y17_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a15 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~16_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[15]~5 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[15]~5_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a47 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout )))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a47 ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[15]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[15]~5 .lut_mask = 16'hAFA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[15]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~2_combout  = (\u1|nios|cpu|av_ld_byte1_data[7]~14_combout ) # ((!\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|mm_interconnect_0|rsp_mux|src_data[15]~5_combout  & \u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[7]~14_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_data[15]~5_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .lut_mask = 16'hBAAA;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[7]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[7]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|av_ld_byte1_data[7]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|av_ld_byte1_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N13
dffeas \u1|nios|cpu|av_ld_byte1_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[7]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_fill_bit~0 (
// Equation(s):
// \u1|nios|cpu|av_fill_bit~0_combout  = (\u1|nios|cpu|R_ctrl_ld_signed~q  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|av_ld_byte1_data [7])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data [7])))))

	.dataa(\u1|nios|cpu|R_ctrl_ld_signed~q ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datac(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_fill_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_fill_bit~0 .lut_mask = 16'h8A80;
defparam \u1|nios|cpu|av_fill_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N31
dffeas \u1|esc_spi|data_rd_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_rd_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_rd_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_rd_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_rd_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N8
cyclone10lp_lcell_comb \u1|esc_spi|RRDY~0 (
// Equation(s):
// \u1|esc_spi|RRDY~0_combout  = (\u1|esc_spi|transaction_primed~q ) # ((!\u1|esc_spi|data_rd_strobe~q  & (\u1|esc_spi|RRDY~q  & !\u1|esc_spi|status_wr_strobe~combout )))

	.dataa(\u1|esc_spi|data_rd_strobe~q ),
	.datab(\u1|esc_spi|transaction_primed~q ),
	.datac(\u1|esc_spi|RRDY~q ),
	.datad(\u1|esc_spi|status_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|RRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|RRDY~0 .lut_mask = 16'hCCDC;
defparam \u1|esc_spi|RRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N9
dffeas \u1|esc_spi|RRDY (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|RRDY~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|RRDY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|RRDY .is_wysiwyg = "true";
defparam \u1|esc_spi|RRDY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N22
cyclone10lp_lcell_comb \u1|esc_spi|ROE~0 (
// Equation(s):
// \u1|esc_spi|ROE~0_combout  = (\u1|esc_spi|RRDY~q  & ((\u1|esc_spi|transaction_primed~q ) # ((\u1|esc_spi|ROE~q  & !\u1|esc_spi|status_wr_strobe~combout )))) # (!\u1|esc_spi|RRDY~q  & (((\u1|esc_spi|ROE~q  & !\u1|esc_spi|status_wr_strobe~combout ))))

	.dataa(\u1|esc_spi|RRDY~q ),
	.datab(\u1|esc_spi|transaction_primed~q ),
	.datac(\u1|esc_spi|ROE~q ),
	.datad(\u1|esc_spi|status_wr_strobe~combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|ROE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|ROE~0 .lut_mask = 16'h88F8;
defparam \u1|esc_spi|ROE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N23
dffeas \u1|esc_spi|ROE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|ROE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|ROE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|ROE .is_wysiwyg = "true";
defparam \u1|esc_spi|ROE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N30
cyclone10lp_lcell_comb \u1|esc_spi|TRDY~0 (
// Equation(s):
// \u1|esc_spi|TRDY~0_combout  = (\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|tx_holding_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|TRDY~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TRDY~0 .lut_mask = 16'hCC00;
defparam \u1|esc_spi|TRDY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|TOE~0 (
// Equation(s):
// \u1|esc_spi|TOE~0_combout  = (!\u1|esc_spi|status_wr_strobe~combout  & ((\u1|esc_spi|TOE~q ) # ((\u1|esc_spi|TRDY~0_combout  & \u1|esc_spi|data_wr_strobe~q ))))

	.dataa(\u1|esc_spi|TRDY~0_combout ),
	.datab(\u1|esc_spi|status_wr_strobe~combout ),
	.datac(\u1|esc_spi|TOE~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|TOE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|TOE~0 .lut_mask = 16'h3230;
defparam \u1|esc_spi|TOE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y29_N3
dffeas \u1|esc_spi|TOE (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|TOE~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|TOE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|TOE .is_wysiwyg = "true";
defparam \u1|esc_spi|TOE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|E (
// Equation(s):
// \u1|esc_spi|E~combout  = (\u1|esc_spi|ROE~q ) # (\u1|esc_spi|TOE~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|ROE~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|TOE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|E~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|E .lut_mask = 16'hFFCC;
defparam \u1|esc_spi|E .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y27_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~7 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~7_combout  = (\u1|esc_spi|data_to_cpu[9]~3_combout  & (((\u1|esc_spi|endofpacketvalue_reg [8] & !\u1|nios|cpu|W_alu_result [2])))) # (!\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|E~combout ) # 
// ((\u1|nios|cpu|W_alu_result [2]))))

	.dataa(\u1|esc_spi|E~combout ),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [8]),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .lut_mask = 16'h33E2;
defparam \u1|esc_spi|p1_data_to_cpu[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N23
dffeas \u1|esc_spi|spi_slave_select_holding_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N13
dffeas \u1|esc_spi|spi_slave_select_reg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~6 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~6_combout  = (\u1|nios|cpu|W_alu_result [4] & \u1|esc_spi|spi_slave_select_reg [8])

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(gnd),
	.datac(\u1|esc_spi|spi_slave_select_reg [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .lut_mask = 16'hA0A0;
defparam \u1|esc_spi|p1_data_to_cpu[8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N3
dffeas \u1|esc_spi|iE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~8 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~8_combout  = (\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & ((\u1|esc_spi|p1_data_to_cpu[8]~6_combout ) # ((!\u1|esc_spi|data_to_cpu[9]~2_combout )))) # (!\u1|esc_spi|p1_data_to_cpu[8]~7_combout  & (((\u1|esc_spi|iE_reg~q  & 
// \u1|esc_spi|data_to_cpu[9]~2_combout ))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[8]~7_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[8]~6_combout ),
	.datac(\u1|esc_spi|iE_reg~q ),
	.datad(\u1|esc_spi|data_to_cpu[9]~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .lut_mask = 16'hD8AA;
defparam \u1|esc_spi|p1_data_to_cpu[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[8]~9 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[8]~9_combout  = (\u1|esc_spi|p1_data_to_cpu[8]~8_combout  & ((\u1|nios|cpu|W_alu_result [3]) # (\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|esc_spi|p1_data_to_cpu[8]~8_combout ),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .lut_mask = 16'hAA88;
defparam \u1|esc_spi|p1_data_to_cpu[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N15
dffeas \u1|esc_spi|data_to_cpu[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[8]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[8] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N5
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~8_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~8 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N18
cyclone10lp_lcell_comb \u1|debug|Add0~0 (
// Equation(s):
// \u1|debug|Add0~0_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & VCC)) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit 
// [0] & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] $ (GND)))
// \u1|debug|Add0~1  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|Add0~0_combout ),
	.cout(\u1|debug|Add0~1 ));
// synopsys translate_off
defparam \u1|debug|Add0~0 .lut_mask = 16'h6611;
defparam \u1|debug|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N20
cyclone10lp_lcell_comb \u1|debug|Add0~2 (
// Equation(s):
// \u1|debug|Add0~2_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ((\u1|debug|Add0~1 ) # (GND))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\u1|debug|Add0~1 ))
// \u1|debug|Add0~3  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\u1|debug|Add0~1 ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~1 ),
	.combout(\u1|debug|Add0~2_combout ),
	.cout(\u1|debug|Add0~3 ));
// synopsys translate_off
defparam \u1|debug|Add0~2 .lut_mask = 16'hC3CF;
defparam \u1|debug|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N22
cyclone10lp_lcell_comb \u1|debug|Add0~4 (
// Equation(s):
// \u1|debug|Add0~4_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (!\u1|debug|Add0~3  & VCC)) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\u1|debug|Add0~3  $ (GND)))
// \u1|debug|Add0~5  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & !\u1|debug|Add0~3 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~3 ),
	.combout(\u1|debug|Add0~4_combout ),
	.cout(\u1|debug|Add0~5 ));
// synopsys translate_off
defparam \u1|debug|Add0~4 .lut_mask = 16'h5A05;
defparam \u1|debug|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N24
cyclone10lp_lcell_comb \u1|debug|Add0~6 (
// Equation(s):
// \u1|debug|Add0~6_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & ((\u1|debug|Add0~5 ) # (GND))) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & (!\u1|debug|Add0~5 ))
// \u1|debug|Add0~7  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]) # (!\u1|debug|Add0~5 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~5 ),
	.combout(\u1|debug|Add0~6_combout ),
	.cout(\u1|debug|Add0~7 ));
// synopsys translate_off
defparam \u1|debug|Add0~6 .lut_mask = 16'hA5AF;
defparam \u1|debug|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N26
cyclone10lp_lcell_comb \u1|debug|Add0~8 (
// Equation(s):
// \u1|debug|Add0~8_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (!\u1|debug|Add0~7  & VCC)) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & (\u1|debug|Add0~7  $ (GND)))
// \u1|debug|Add0~9  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & !\u1|debug|Add0~7 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~7 ),
	.combout(\u1|debug|Add0~8_combout ),
	.cout(\u1|debug|Add0~9 ));
// synopsys translate_off
defparam \u1|debug|Add0~8 .lut_mask = 16'h5A05;
defparam \u1|debug|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N28
cyclone10lp_lcell_comb \u1|debug|Add0~10 (
// Equation(s):
// \u1|debug|Add0~10_combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (!\u1|debug|Add0~9 )) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & (\u1|debug|Add0~9  & VCC))
// \u1|debug|Add0~11  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q  & !\u1|debug|Add0~9 ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|Add0~9 ),
	.combout(\u1|debug|Add0~10_combout ),
	.cout(\u1|debug|Add0~11 ));
// synopsys translate_off
defparam \u1|debug|Add0~10 .lut_mask = 16'h5A0A;
defparam \u1|debug|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N30
cyclone10lp_lcell_comb \u1|debug|Add0~12 (
// Equation(s):
// \u1|debug|Add0~12_combout  = \u1|debug|Add0~11 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|debug|Add0~11 ),
	.combout(\u1|debug|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|Add0~12 .lut_mask = 16'hF0F0;
defparam \u1|debug|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N0
cyclone10lp_lcell_comb \u1|debug|LessThan1~1 (
// Equation(s):
// \u1|debug|LessThan1~1_combout  = (\u1|debug|Add0~8_combout ) # (\u1|debug|Add0~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|Add0~8_combout ),
	.datad(\u1|debug|Add0~6_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \u1|debug|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y26_N16
cyclone10lp_lcell_comb \u1|debug|LessThan1~0 (
// Equation(s):
// \u1|debug|LessThan1~0_combout  = (\u1|debug|Add0~4_combout  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # ((\u1|debug|Add0~2_combout ) # (\u1|debug|Add0~0_combout ))))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(\u1|debug|Add0~2_combout ),
	.datac(\u1|debug|Add0~4_combout ),
	.datad(\u1|debug|Add0~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~0 .lut_mask = 16'hF0E0;
defparam \u1|debug|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N2
cyclone10lp_lcell_comb \u1|debug|LessThan1~2 (
// Equation(s):
// \u1|debug|LessThan1~2_combout  = (!\u1|debug|Add0~12_combout  & (!\u1|debug|LessThan1~1_combout  & (!\u1|debug|Add0~10_combout  & !\u1|debug|LessThan1~0_combout )))

	.dataa(\u1|debug|Add0~12_combout ),
	.datab(\u1|debug|LessThan1~1_combout ),
	.datac(\u1|debug|Add0~10_combout ),
	.datad(\u1|debug|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u1|debug|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|LessThan1~2 .lut_mask = 16'h0001;
defparam \u1|debug|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N3
dffeas \u1|debug|fifo_AF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|LessThan1~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|fifo_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|fifo_AF .is_wysiwyg = "true";
defparam \u1|debug|fifo_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N30
cyclone10lp_lcell_comb \u1|debug|ien_AF~feeder (
// Equation(s):
// \u1|debug|ien_AF~feeder_combout  = \u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|debug|ien_AF~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|ien_AF~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|ien_AF~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N31
dffeas \u1|debug|ien_AF (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|ien_AF~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|ien_AE~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|ien_AF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|ien_AF .is_wysiwyg = "true";
defparam \u1|debug|ien_AF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N0
cyclone10lp_lcell_comb \u1|debug|pause_irq~0 (
// Equation(s):
// \u1|debug|pause_irq~0_combout  = (\u1|debug|read_0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ((\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q )))) # 
// (!\u1|debug|read_0~q  & ((\u1|debug|pause_irq~q ) # ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ))))

	.dataa(\u1|debug|read_0~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datac(\u1|debug|pause_irq~q ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|t_pause~reg0_q ),
	.cin(gnd),
	.combout(\u1|debug|pause_irq~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|pause_irq~0 .lut_mask = 16'hDC50;
defparam \u1|debug|pause_irq~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N1
dffeas \u1|debug|pause_irq (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|pause_irq~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|pause_irq~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|pause_irq .is_wysiwyg = "true";
defparam \u1|debug|pause_irq .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N4
cyclone10lp_lcell_comb \u1|debug|av_readdata[8]~0 (
// Equation(s):
// \u1|debug|av_readdata[8]~0_combout  = (\u1|debug|ien_AF~q  & ((\u1|debug|fifo_AF~q ) # (\u1|debug|pause_irq~q )))

	.dataa(gnd),
	.datab(\u1|debug|fifo_AF~q ),
	.datac(\u1|debug|ien_AF~q ),
	.datad(\u1|debug|pause_irq~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[8]~0 .lut_mask = 16'hF0C0;
defparam \u1|debug|av_readdata[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N5
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[8]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~9_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]) # 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [8]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~9 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~10_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & (\u1|nios|cpu|av_fill_bit~0_combout )) # (!\u1|nios|cpu|av_ld_aligning_data~q  & (((\u1|nios|cpu|av_ld_byte1_data[0]~8_combout ) # 
// (\u1|nios|cpu|av_ld_byte1_data[0]~9_combout ))))

	.dataa(\u1|nios|cpu|av_fill_bit~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datac(\u1|nios|cpu|av_ld_byte1_data[0]~8_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data[0]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~10 .lut_mask = 16'hBBB8;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~1_combout  = (\u1|nios|cpu|av_ld_byte1_data[0]~10_combout ) # ((\u1|nios|cpu|av_ld_byte1_data[0]~11_combout  & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]))))

	.dataa(\u1|nios|cpu|av_ld_byte1_data[0]~11_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|nios|cpu|av_ld_byte1_data[0]~10_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .lut_mask = 16'hFAF2;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte1_data[0]~feeder (
// Equation(s):
// \u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout  = \u1|nios|cpu|av_ld_byte1_data[0]~1_combout 

	.dataa(\u1|nios|cpu|av_ld_byte1_data[0]~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0]~feeder .lut_mask = 16'hAAAA;
defparam \u1|nios|cpu|av_ld_byte1_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y25_N1
dffeas \u1|nios|cpu|av_ld_byte1_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte1_data[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|av_ld_byte2_data [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.ena(\u1|nios|cpu|av_ld_byte1_data_en~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte1_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte1_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte1_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[8]~13 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[8]~13_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte1_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [8] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [8]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[8]~13 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[10]~0 (
// Equation(s):
// \u1|nios|cpu|E_st_data[10]~0_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2])) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10])))))

	.dataa(\u1|nios|cpu|D_iw [4]),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[10]~0 .lut_mask = 16'hFB40;
defparam \u1|nios|cpu|E_st_data[10]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N5
dffeas \u1|nios|cpu|d_writedata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[10]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N10
cyclone10lp_lcell_comb \u1|esc_spi|write_shift_reg~0 (
// Equation(s):
// \u1|esc_spi|write_shift_reg~0_combout  = (!\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q )

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(gnd),
	.datad(\u1|esc_spi|tx_holding_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|write_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_shift_reg~0 .lut_mask = 16'h3300;
defparam \u1|esc_spi|write_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|always6~0 (
// Equation(s):
// \u1|esc_spi|always6~0_combout  = (\u1|esc_spi|write_shift_reg~0_combout ) # ((\u1|esc_spi|control_wr_strobe~combout  & (\u1|nios|cpu|d_writedata [10] & !\u1|esc_spi|SSO_reg~q )))

	.dataa(\u1|esc_spi|control_wr_strobe~combout ),
	.datab(\u1|nios|cpu|d_writedata [10]),
	.datac(\u1|esc_spi|SSO_reg~q ),
	.datad(\u1|esc_spi|write_shift_reg~0_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|always6~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|always6~0 .lut_mask = 16'hFF08;
defparam \u1|esc_spi|always6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N7
dffeas \u1|esc_spi|spi_slave_select_reg[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~19 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~19_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[9]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [7])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// ((\u1|esc_spi|RRDY~q ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [7]),
	.datad(\u1|esc_spi|RRDY~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~19 .lut_mask = 16'hB9A8;
defparam \u1|esc_spi|p1_data_to_cpu[7]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N1
dffeas \u1|esc_spi|iRRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iRRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iRRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iRRDY_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~20 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~20_combout  = (\u1|esc_spi|p1_data_to_cpu[7]~19_combout  & (((\u1|esc_spi|iRRDY_reg~q )) # (!\u1|esc_spi|data_to_cpu[9]~3_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[7]~19_combout  & (\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// (\u1|esc_spi|endofpacketvalue_reg [7])))

	.dataa(\u1|esc_spi|p1_data_to_cpu[7]~19_combout ),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [7]),
	.datad(\u1|esc_spi|iRRDY_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~20 .lut_mask = 16'hEA62;
defparam \u1|esc_spi|p1_data_to_cpu[7]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[7]~21 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[7]~21_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (\u1|esc_spi|p1_data_to_cpu[7]~20_combout )) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// (\u1|esc_spi|p1_data_to_cpu[7]~20_combout )) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & ((\u1|esc_spi|rx_holding_reg [7])))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[7]~20_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datad(\u1|esc_spi|rx_holding_reg [7]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[7]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[7]~21 .lut_mask = 16'hCDC8;
defparam \u1|esc_spi|p1_data_to_cpu[7]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N1
dffeas \u1|esc_spi|data_to_cpu[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[7]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[7] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N3
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~5 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~5_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [7]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~5 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N23
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|write_stalled~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N14
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N15
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N16
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N17
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N18
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N19
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N20
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N21
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N22
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 16'hA50A;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N23
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N24
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N25
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|wr_rfifo~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N0
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] $ (VCC)
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N1
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N2
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N3
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N4
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N5
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N6
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT )) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] & 
// ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # (GND)))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY((!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ) # 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N7
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N8
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout  = (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  $ (GND))) # (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// (!\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  & VCC))
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] & 
// !\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ))

	.dataa(gnd),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.cout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N9
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y28_N10
cyclone10lp_lcell_comb \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout  = \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  $ 
// (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.cin(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.combout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 16'h0FF0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X23_Y28_N11
dffeas \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|fifo_rd~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder .lut_mask = 16'hF0F0;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N14
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [6]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N15
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [7]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y32_N26
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [8]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y32_N27
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N6
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [9]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N7
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y32_N4
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [10]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y32_N5
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y32_N11
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[2]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y28_N0
cyclone10lp_ram_block \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\u1|debug|wr_rfifo~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(\clk~inputclkctrl_outclk ),
	.ena0(\u1|debug|wr_rfifo~combout ),
	.ena1(\u1|debug|fifo_rd~2_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [7],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [6],
\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [5],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [4],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [3],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [2],
\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [1],\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|wdata [0]}),
	.portaaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],
\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_DEBUG:debug|spi_platform_designer_DEBUG_scfifo_r:the_spi_platform_designer_DEBUG_scfifo_r|scfifo:rfifo|scfifo_cr21:auto_generated|a_dpfifo_e011:dpfifo|altsyncram_gio1:FIFOram|ALTSYNCRAM";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 6;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 36;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 63;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N26
cyclone10lp_lcell_comb \u1|debug|av_readdata[7]~3 (
// Equation(s):
// \u1|debug|av_readdata[7]~3_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|read_0~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [7]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[7]~3 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N27
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[7]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~7 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~7_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [7]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~7 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .lut_mask = 16'hCA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~6 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~6_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~6 .lut_mask = 16'hE020;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~8 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~8_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[7]~7_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~6_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~7_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~8 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[7]~9 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[7]~9_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [7])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~5_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[7]~8_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~5_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~8_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [7]),
	.datad(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~9 .lut_mask = 16'hF0EE;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[1]~30 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[1]~30_combout  = (\u1|nios|cpu|E_src2 [1] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [1] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [1] & ((\u1|nios|cpu|R_logic_op [1] & (\u1|nios|cpu|E_src1 [1])) # 
// (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|E_src1 [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|E_src2 [1]),
	.datac(\u1|nios|cpu|E_src1 [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[1]~30 .lut_mask = 16'h68A9;
defparam \u1|nios|cpu|E_logic_result[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[1]~17 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[1]~17_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[1]~30_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~22_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~22_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[1]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1]~17 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N3
dffeas \u1|nios|cpu|W_alu_result[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[1]~17_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data[0]~0_combout  = ((\u1|nios|cpu|av_ld_rshift8~0_combout ) # ((!\u1|nios|cpu|av_ld_align_cycle [1] & \u1|nios|cpu|W_alu_result [1]))) # (!\u1|nios|cpu|av_ld_aligning_data~q )

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|nios|cpu|W_alu_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[0]~0 .lut_mask = 16'hDFDD;
defparam \u1|nios|cpu|av_ld_byte0_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N25
dffeas \u1|nios|cpu|av_ld_byte0_data[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[7]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[7]~14 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[7]~14_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [7])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|W_alu_result [7] & (!\u1|nios|cpu|E_alu_result~0_combout )))

	.dataa(\u1|nios|cpu|W_alu_result [7]),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_alu_result~0_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data [7]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[7]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[7]~14 .lut_mask = 16'hCE02;
defparam \u1|nios|cpu|W_rf_wr_data[7]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_src2[16]~1 (
// Equation(s):
// \u1|nios|cpu|E_src2[16]~1_combout  = (\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [21]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src2[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16]~1 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src2[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y22_N9
dffeas \u1|nios|cpu|E_src2[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src2[16]~1_combout ),
	.asdata(\u1|nios|cpu|D_iw [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|R_src2_hi~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_hi_imm16~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[16]~1 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[16]~1_combout  = (\u1|nios|cpu|E_src2 [16] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [16]))))) # (!\u1|nios|cpu|E_src2 [16] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 
// [16]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [16]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src2 [16]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[16]~1 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[16]~1 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[16]~1_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[16]~1_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~52_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[16]~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~52_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16]~1 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \u1|nios|cpu|W_alu_result[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[16]~1_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [16]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~0_combout  = (!\u1|nios|cpu|W_alu_result [16] & (\u1|nios|cpu|W_alu_result [17] & (!\u1|nios|cpu|W_alu_result [14] & !\u1|nios|cpu|W_alu_result [15])))

	.dataa(\u1|nios|cpu|W_alu_result [16]),
	.datab(\u1|nios|cpu|W_alu_result [17]),
	.datac(\u1|nios|cpu|W_alu_result [14]),
	.datad(\u1|nios|cpu|W_alu_result [15]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~0 .lut_mask = 16'h0004;
defparam \u1|mm_interconnect_0|router|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~1_combout  = (!\u1|nios|cpu|W_alu_result [8] & !\u1|nios|cpu|W_alu_result [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_alu_result [8]),
	.datad(\u1|nios|cpu|W_alu_result [7]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~1 .lut_mask = 16'h000F;
defparam \u1|mm_interconnect_0|router|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~2 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~2_combout  = (\u1|mm_interconnect_0|router|Equal2~0_combout  & (!\u1|nios|cpu|W_alu_result [13] & (\u1|mm_interconnect_0|router|Equal1~0_combout  & \u1|mm_interconnect_0|router|Equal2~1_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~2 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|router|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~0 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1])

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~0 .lut_mask = 16'h00AA;
defparam \u1|esc_spi|p1_wr_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~1 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~1_combout  = (!\u1|nios|cpu|W_alu_result [6] & (\u1|mm_interconnect_0|router|Equal2~2_combout  & (\u1|esc_spi|p1_wr_strobe~0_combout  & !\u1|nios|cpu|W_alu_result [5])))

	.dataa(\u1|nios|cpu|W_alu_result [6]),
	.datab(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datac(\u1|esc_spi|p1_wr_strobe~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~1 .lut_mask = 16'h0040;
defparam \u1|esc_spi|p1_wr_strobe~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_wr_strobe~3 (
// Equation(s):
// \u1|esc_spi|p1_wr_strobe~3_combout  = (\u1|nios|cpu|d_write~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (!\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1] & !\u1|esc_spi|wr_strobe~q )))

	.dataa(\u1|nios|cpu|d_write~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|wait_latency_counter [1]),
	.datad(\u1|esc_spi|wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_wr_strobe~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_wr_strobe~3 .lut_mask = 16'h0002;
defparam \u1|esc_spi|p1_wr_strobe~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_wr_strobe (
// Equation(s):
// \u1|esc_spi|p1_data_wr_strobe~combout  = (\u1|esc_spi|p1_data_wr_strobe~0_combout  & (\u1|esc_spi|p1_wr_strobe~1_combout  & \u1|esc_spi|p1_wr_strobe~3_combout ))

	.dataa(gnd),
	.datab(\u1|esc_spi|p1_data_wr_strobe~0_combout ),
	.datac(\u1|esc_spi|p1_wr_strobe~1_combout ),
	.datad(\u1|esc_spi|p1_wr_strobe~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_wr_strobe .lut_mask = 16'hC000;
defparam \u1|esc_spi|p1_data_wr_strobe .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y28_N25
dffeas \u1|esc_spi|data_wr_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_wr_strobe~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_wr_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_wr_strobe .is_wysiwyg = "true";
defparam \u1|esc_spi|data_wr_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N0
cyclone10lp_lcell_comb \u1|esc_spi|tx_holding_primed~0 (
// Equation(s):
// \u1|esc_spi|tx_holding_primed~0_combout  = (\u1|esc_spi|data_wr_strobe~q ) # ((\u1|esc_spi|transmitting~q  & \u1|esc_spi|tx_holding_primed~q ))

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|tx_holding_primed~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed~0 .lut_mask = 16'hFFC0;
defparam \u1|esc_spi|tx_holding_primed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N1
dffeas \u1|esc_spi|tx_holding_primed (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|tx_holding_primed~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_primed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_primed .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_primed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cyclone10lp_lcell_comb \u1|esc_spi|transmitting~0 (
// Equation(s):
// \u1|esc_spi|transmitting~0_combout  = (!\u1|esc_spi|transaction_primed~q  & ((\u1|esc_spi|tx_holding_primed~q ) # (\u1|esc_spi|transmitting~q )))

	.dataa(\u1|esc_spi|transaction_primed~q ),
	.datab(\u1|esc_spi|tx_holding_primed~q ),
	.datac(\u1|esc_spi|transmitting~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|transmitting~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|transmitting~0 .lut_mask = 16'h5454;
defparam \u1|esc_spi|transmitting~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N25
dffeas \u1|esc_spi|transmitting (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|transmitting~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|transmitting~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|transmitting .is_wysiwyg = "true";
defparam \u1|esc_spi|transmitting .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N22
cyclone10lp_lcell_comb \u1|esc_spi|write_tx_holding (
// Equation(s):
// \u1|esc_spi|write_tx_holding~combout  = (\u1|esc_spi|data_wr_strobe~q  & ((!\u1|esc_spi|tx_holding_primed~q ) # (!\u1|esc_spi|transmitting~q )))

	.dataa(gnd),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|esc_spi|tx_holding_primed~q ),
	.datad(\u1|esc_spi|data_wr_strobe~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|write_tx_holding~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|write_tx_holding .lut_mask = 16'h3F00;
defparam \u1|esc_spi|write_tx_holding .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N7
dffeas \u1|esc_spi|tx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|write_tx_holding~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|tx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|tx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|tx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|shift_reg~4 (
// Equation(s):
// \u1|esc_spi|shift_reg~4_combout  = (\u1|esc_spi|shift_reg~2_combout  & (\u1|esc_spi|tx_holding_reg [6])) # (!\u1|esc_spi|shift_reg~2_combout  & ((\u1|esc_spi|shift_reg [5])))

	.dataa(\u1|esc_spi|tx_holding_reg [6]),
	.datab(\u1|esc_spi|shift_reg~2_combout ),
	.datac(gnd),
	.datad(\u1|esc_spi|shift_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|shift_reg~4 .lut_mask = 16'hBB88;
defparam \u1|esc_spi|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y29_N21
dffeas \u1|esc_spi|shift_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|shift_reg[6]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|shift_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y29_N21
dffeas \u1|esc_spi|rx_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|shift_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|transaction_primed~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|rx_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|rx_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|rx_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N5
dffeas \u1|esc_spi|spi_slave_select_holding_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N21
dffeas \u1|esc_spi|spi_slave_select_reg[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~22 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~22_combout  = (\u1|nios|cpu|W_alu_result [2] & (((\u1|esc_spi|spi_slave_select_reg [6]) # (\u1|esc_spi|data_to_cpu[9]~3_combout )))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|TRDY~0_combout  & 
// ((!\u1|esc_spi|data_to_cpu[9]~3_combout ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|TRDY~0_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [6]),
	.datad(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~22 .lut_mask = 16'hAAB1;
defparam \u1|esc_spi|p1_data_to_cpu[6]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N21
dffeas \u1|esc_spi|iTRDY_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTRDY_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTRDY_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTRDY_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~23 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~23_combout  = (\u1|esc_spi|p1_data_to_cpu[6]~22_combout  & (((\u1|esc_spi|iTRDY_reg~q )) # (!\u1|esc_spi|data_to_cpu[9]~3_combout ))) # (!\u1|esc_spi|p1_data_to_cpu[6]~22_combout  & (\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// (\u1|esc_spi|endofpacketvalue_reg [6])))

	.dataa(\u1|esc_spi|p1_data_to_cpu[6]~22_combout ),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [6]),
	.datad(\u1|esc_spi|iTRDY_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~23 .lut_mask = 16'hEA62;
defparam \u1|esc_spi|p1_data_to_cpu[6]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[6]~24 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[6]~24_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (((\u1|esc_spi|p1_data_to_cpu[6]~23_combout )))) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[6]~23_combout ))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (\u1|esc_spi|rx_holding_reg [6]))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|rx_holding_reg [6]),
	.datac(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[6]~23_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[6]~24 .lut_mask = 16'hFE04;
defparam \u1|esc_spi|p1_data_to_cpu[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N11
dffeas \u1|esc_spi|data_to_cpu[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[6]~24_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[6] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N27
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~10 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~10_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~10 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N12
cyclone10lp_lcell_comb \u1|debug|av_readdata[6]~4 (
// Equation(s):
// \u1|debug|av_readdata[6]~4_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|read_0~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [6]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[6]~4 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N13
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[6]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~12 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~12_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6])))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [6]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~12 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~11 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~11_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a38 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a38 ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a6~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~11 .lut_mask = 16'hB080;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~13 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~13_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[6]~12_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~11_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6])))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~12_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [6]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~13 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [6])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~10_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[6]~13_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~10_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [6]),
	.datac(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14 .lut_mask = 16'hCFCA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[6]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N31
dffeas \u1|nios|cpu|av_ld_byte0_data[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[6]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[6]~15 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[6]~15_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [6])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [6]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [6]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[6]~15 .lut_mask = 16'hA3A0;
defparam \u1|nios|cpu|W_rf_wr_data[6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y30_N13
dffeas \u1|nios|cpu|d_writedata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N15
dffeas \u1|esc_spi|spi_slave_select_holding_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N19
dffeas \u1|esc_spi|spi_slave_select_reg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~25 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~25_combout  = (\u1|nios|cpu|W_alu_result [4] & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [5])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|rx_holding_reg [5]))))) # (!\u1|nios|cpu|W_alu_result 
// [4] & (((\u1|esc_spi|rx_holding_reg [5]))))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|spi_slave_select_reg [5]),
	.datad(\u1|esc_spi|rx_holding_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~25 .lut_mask = 16'hF780;
defparam \u1|esc_spi|p1_data_to_cpu[5]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~26 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~26_combout  = (\u1|nios|cpu|W_alu_result [4] & ((\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|rx_holding_reg [5])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [5])))))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|rx_holding_reg [5]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [5]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~26 .lut_mask = 16'hA280;
defparam \u1|esc_spi|p1_data_to_cpu[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~27 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~27_combout  = (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|transmitting~q  & (!\u1|nios|cpu|W_alu_result [4] & !\u1|esc_spi|tx_holding_primed~q )))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|transmitting~q ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|tx_holding_primed~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~27 .lut_mask = 16'h0001;
defparam \u1|esc_spi|p1_data_to_cpu[5]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N4
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[5]~28 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[5]~28_combout  = (\u1|nios|cpu|W_alu_result [3] & (((\u1|esc_spi|p1_data_to_cpu[5]~26_combout ) # (\u1|esc_spi|p1_data_to_cpu[5]~27_combout )))) # (!\u1|nios|cpu|W_alu_result [3] & (\u1|esc_spi|p1_data_to_cpu[5]~25_combout ))

	.dataa(\u1|esc_spi|p1_data_to_cpu[5]~25_combout ),
	.datab(\u1|esc_spi|p1_data_to_cpu[5]~26_combout ),
	.datac(\u1|esc_spi|p1_data_to_cpu[5]~27_combout ),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[5]~28 .lut_mask = 16'hFCAA;
defparam \u1|esc_spi|p1_data_to_cpu[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y26_N5
dffeas \u1|esc_spi|data_to_cpu[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[5]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[5] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N15
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~15 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~15_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [5]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~15 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N14
cyclone10lp_lcell_comb \u1|debug|av_readdata[5]~5 (
// Equation(s):
// \u1|debug|av_readdata[5]~5_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debug|read_0~q ),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [5]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[5]~5 .lut_mask = 16'hF000;
defparam \u1|debug|av_readdata[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N15
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[5]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5] & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0] & (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [5]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y15_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a5 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~14_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~16 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~16_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a37 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a37 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~16 .lut_mask = 16'hC088;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~16_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5])))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~17_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [5])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~15_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~15_combout ),
	.datab(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~18_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y26_N29
dffeas \u1|nios|cpu|av_ld_byte0_data[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[5]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[5]~16 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[5]~16_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [5])) # (!\u1|nios|cpu|R_ctrl_ld~q  & (((!\u1|nios|cpu|E_alu_result~0_combout  & \u1|nios|cpu|W_alu_result [5]))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [5]),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[5]~16 .lut_mask = 16'hAA30;
defparam \u1|nios|cpu|W_rf_wr_data[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[12]~3 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[12]~3_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [18]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.datab(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datac(\u1|nios|cpu|R_src2_use_imm~q ),
	.datad(\u1|nios|cpu|D_iw [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[12]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[12]~3 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|R_src2_lo[12]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N11
dffeas \u1|nios|cpu|E_src2[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[12]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~5 (
// Equation(s):
// \u1|nios|cpu|Add1~5_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(\u1|nios|cpu|E_src2 [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~5 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[10]~9 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[10]~9_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~44_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[10]~20_combout )))))

	.dataa(\u1|nios|cpu|Add1~44_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[10]~20_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[10]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~9 .lut_mask = 16'h00B8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[10]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N15
dffeas \u1|nios|cpu|F_pc[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[10]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[48] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [48] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [12]) # ((\u1|nios|cpu|F_pc [10] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|F_pc [10] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|F_pc [10]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [48]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[48] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[48] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y19_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a4 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~4_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~20 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~20_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~20 .lut_mask = 16'hB800;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N24
cyclone10lp_lcell_comb \u1|debug|av_readdata[4]~6 (
// Equation(s):
// \u1|debug|av_readdata[4]~6_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4])

	.dataa(gnd),
	.datab(\u1|debug|read_0~q ),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [4]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[4]~6 .lut_mask = 16'hCC00;
defparam \u1|debug|av_readdata[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N25
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y29_N13
dffeas \u1|esc_spi|iTOE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iTOE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iTOE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iTOE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N22
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout  = \u1|nios|cpu|d_writedata [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N23
dffeas \u1|esc_spi|spi_slave_select_holding_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N19
dffeas \u1|esc_spi|spi_slave_select_reg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~29 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~29_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[9]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [4])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// ((\u1|esc_spi|TOE~q ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [4]),
	.datad(\u1|esc_spi|TOE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~29 .lut_mask = 16'hB9A8;
defparam \u1|esc_spi|p1_data_to_cpu[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~30 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~30_combout  = (\u1|esc_spi|data_to_cpu[9]~3_combout  & ((\u1|esc_spi|p1_data_to_cpu[4]~29_combout  & (\u1|esc_spi|iTOE_reg~q )) # (!\u1|esc_spi|p1_data_to_cpu[4]~29_combout  & ((\u1|esc_spi|endofpacketvalue_reg [4]))))) # 
// (!\u1|esc_spi|data_to_cpu[9]~3_combout  & (((\u1|esc_spi|p1_data_to_cpu[4]~29_combout ))))

	.dataa(\u1|esc_spi|iTOE_reg~q ),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|endofpacketvalue_reg [4]),
	.datad(\u1|esc_spi|p1_data_to_cpu[4]~29_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~30 .lut_mask = 16'hBBC0;
defparam \u1|esc_spi|p1_data_to_cpu[4]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[4]~31 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[4]~31_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (((\u1|esc_spi|p1_data_to_cpu[4]~30_combout )))) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[4]~30_combout ))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (\u1|esc_spi|rx_holding_reg [4]))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|rx_holding_reg [4]),
	.datac(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[4]~30_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[4]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[4]~31 .lut_mask = 16'hFE04;
defparam \u1|esc_spi|p1_data_to_cpu[4]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N29
dffeas \u1|esc_spi|data_to_cpu[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[4]~31_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[4] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N25
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4] & 
// (((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [4]),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N17
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~21_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22 .lut_mask = 16'hFCCC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [4])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[4]~20_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ))))

	.dataa(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~20_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~22_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23 .lut_mask = 16'hFE54;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y22_N29
dffeas \u1|nios|cpu|av_ld_byte0_data[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[4]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[4]~17 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[4]~17_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [4])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & (\u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|nios|cpu|E_alu_result~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|nios|cpu|av_ld_byte0_data [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[4]~17 .lut_mask = 16'hBA10;
defparam \u1|nios|cpu|W_rf_wr_data[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[28]~4 (
// Equation(s):
// \u1|nios|cpu|d_writedata[28]~4_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [28]),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|d_writedata[28]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y25_N25
dffeas \u1|nios|cpu|d_writedata[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[28]~4_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [28])

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [28]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y23_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a28 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~28_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a28~portadataout ),
	.datab(gnd),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a60~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3 .lut_mask = 16'hF0AA;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~61 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~61_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [28]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~61 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[28]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[28]~62 (
// Equation(s):
// \u1|nios|cpu|F_iw[28]~62_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[28]~61_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[28]~3_combout ),
	.datac(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[28]~61_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[28]~62 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N29
dffeas \u1|nios|cpu|D_iw[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[28]~62_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[8]~9 (
// Equation(s):
// \u1|nios|cpu|E_src1[8]~9_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8]~9 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|E_src1[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y20_N29
dffeas \u1|nios|cpu|E_src1[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[8]~9_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[8]~8 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[8]~8_combout  = (\u1|nios|cpu|E_src2 [8] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [8]))))) # (!\u1|nios|cpu|E_src2 [8] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [8]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [8]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|E_src2 [8]),
	.datad(\u1|nios|cpu|E_src1 [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[8]~8 .lut_mask = 16'h6CC1;
defparam \u1|nios|cpu|E_logic_result[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[8]~9 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[8]~9_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[8]~8_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~36_combout ))

	.dataa(\u1|nios|cpu|Add1~36_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[8]~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8]~9 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N27
dffeas \u1|nios|cpu|W_alu_result[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[8]~9_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [8]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [44] = (\u1|nios|cpu|W_alu_result [8] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [6] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [8] & 
// (((\u1|nios|cpu|F_pc [6] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [8]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|F_pc [6]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[44] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a3 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a35 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a35 ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25 .lut_mask = 16'hD080;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_single_step_mode~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .lut_mask = 16'hAAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y28_N26
cyclone10lp_lcell_comb \u1|debug|av_readdata[3]~7 (
// Equation(s):
// \u1|debug|av_readdata[3]~7_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3])

	.dataa(gnd),
	.datab(\u1|debug|read_0~q ),
	.datac(gnd),
	.datad(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [3]),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[3]~7 .lut_mask = 16'hCC00;
defparam \u1|debug|av_readdata[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y28_N27
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[3]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N12
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]) # 
// ((\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30] & (\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [30]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3])))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~25_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27 .lut_mask = 16'hFFEC;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout  = \u1|nios|cpu|d_writedata [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [3]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y29_N17
dffeas \u1|esc_spi|spi_slave_select_reg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~32 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~32_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|data_to_cpu[9]~3_combout ) # ((\u1|esc_spi|spi_slave_select_reg [3])))) # (!\u1|nios|cpu|W_alu_result [2] & (!\u1|esc_spi|data_to_cpu[9]~3_combout  & 
// ((\u1|esc_spi|ROE~q ))))

	.dataa(\u1|nios|cpu|W_alu_result [2]),
	.datab(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.datac(\u1|esc_spi|spi_slave_select_reg [3]),
	.datad(\u1|esc_spi|ROE~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~32 .lut_mask = 16'hB9A8;
defparam \u1|esc_spi|p1_data_to_cpu[3]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y29_N19
dffeas \u1|esc_spi|iROE_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|control_wr_strobe~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|iROE_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|iROE_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|iROE_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~33 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~33_combout  = (\u1|esc_spi|p1_data_to_cpu[3]~32_combout  & (((\u1|esc_spi|iROE_reg~q ) # (!\u1|esc_spi|data_to_cpu[9]~3_combout )))) # (!\u1|esc_spi|p1_data_to_cpu[3]~32_combout  & (\u1|esc_spi|endofpacketvalue_reg [3] & 
// ((\u1|esc_spi|data_to_cpu[9]~3_combout ))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[3]~32_combout ),
	.datab(\u1|esc_spi|endofpacketvalue_reg [3]),
	.datac(\u1|esc_spi|iROE_reg~q ),
	.datad(\u1|esc_spi|data_to_cpu[9]~3_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~33 .lut_mask = 16'hE4AA;
defparam \u1|esc_spi|p1_data_to_cpu[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[3]~34 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[3]~34_combout  = (\u1|esc_spi|data_to_cpu[7]~1_combout  & (((\u1|esc_spi|p1_data_to_cpu[3]~33_combout )))) # (!\u1|esc_spi|data_to_cpu[7]~1_combout  & ((\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & 
// ((\u1|esc_spi|p1_data_to_cpu[3]~33_combout ))) # (!\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout  & (\u1|esc_spi|rx_holding_reg [3]))))

	.dataa(\u1|esc_spi|data_to_cpu[7]~1_combout ),
	.datab(\u1|esc_spi|rx_holding_reg [3]),
	.datac(\u1|esc_spi|endofpacketvalue_wr_strobe~0_combout ),
	.datad(\u1|esc_spi|p1_data_to_cpu[3]~33_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[3]~34 .lut_mask = 16'hFE04;
defparam \u1|esc_spi|p1_data_to_cpu[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N7
dffeas \u1|esc_spi|data_to_cpu[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[3]~34_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[3] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N19
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24 .lut_mask = 16'hC0C0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[3]~28 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[3]~28_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [3])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ))))

	.dataa(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~27_combout ),
	.datac(\u1|nios|cpu|av_ld_byte1_data [3]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~28 .lut_mask = 16'hF5E4;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[3]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N15
dffeas \u1|nios|cpu|av_ld_byte0_data[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[3]~28_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[3]~18 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[3]~18_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [3])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [3]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data [3]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[3]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[3]~18 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[3]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N16
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[24]~0 (
// Equation(s):
// \u1|nios|cpu|d_writedata[24]~0_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [24]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24]~0 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|d_writedata[24]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N17
dffeas \u1|nios|cpu|d_writedata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[24]~0_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [24]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~59 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~59_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a59 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout )))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a59 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a27~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~59 .lut_mask = 16'h88A0;
defparam \u1|nios|cpu|F_iw[27]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[27]~60 (
// Equation(s):
// \u1|nios|cpu|F_iw[27]~60_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[27]~59_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[27]~59_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [27]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[27]~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[27]~60 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[27]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N3
dffeas \u1|nios|cpu|D_iw[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[27]~60_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|R_src1[0]~35 (
// Equation(s):
// \u1|nios|cpu|R_src1[0]~35_combout  = (!\u1|nios|cpu|R_src1~33_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0] & ((!\u1|nios|cpu|R_ctrl_jmp_direct~q ) # (!\u1|nios|cpu|E_valid_from_R~q ))))

	.dataa(\u1|nios|cpu|R_src1~33_combout ),
	.datab(\u1|nios|cpu|E_valid_from_R~q ),
	.datac(\u1|nios|cpu|R_ctrl_jmp_direct~q ),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src1[0]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src1[0]~35 .lut_mask = 16'h1500;
defparam \u1|nios|cpu|R_src1[0]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y22_N11
dffeas \u1|nios|cpu|E_src1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src1[0]~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[0]~16 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[0]~16_combout  = (\u1|nios|cpu|E_src2 [0] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [0]))))) # (!\u1|nios|cpu|E_src2 [0] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [0]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [0]))))

	.dataa(\u1|nios|cpu|R_logic_op [1]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [0]),
	.datad(\u1|nios|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[0]~16 .lut_mask = 16'h6AA1;
defparam \u1|nios|cpu|E_logic_result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[0]~16 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[0]~16_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[0]~16_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~20_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~20_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[0]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0]~16 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N25
dffeas \u1|nios|cpu|W_alu_result[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[0]~16_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~0_combout  = (\u1|nios|cpu|W_alu_result [0] & (!\u1|nios|cpu|av_ld_align_cycle [0] & (\u1|nios|cpu|W_alu_result [1] $ (!\u1|nios|cpu|av_ld_align_cycle [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [0]),
	.datab(\u1|nios|cpu|W_alu_result [1]),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|nios|cpu|av_ld_align_cycle [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~0 .lut_mask = 16'h0082;
defparam \u1|nios|cpu|av_ld_rshift8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_rshift8~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_rshift8~1_combout  = (\u1|nios|cpu|av_ld_aligning_data~q  & ((\u1|nios|cpu|av_ld_rshift8~0_combout ) # ((!\u1|nios|cpu|av_ld_align_cycle [1] & \u1|nios|cpu|W_alu_result [1]))))

	.dataa(\u1|nios|cpu|av_ld_aligning_data~q ),
	.datab(\u1|nios|cpu|av_ld_rshift8~0_combout ),
	.datac(\u1|nios|cpu|av_ld_align_cycle [1]),
	.datad(\u1|nios|cpu|W_alu_result [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_rshift8~1 .lut_mask = 16'h8A88;
defparam \u1|nios|cpu|av_ld_rshift8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y30_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout  = (\u1|nios|cpu|d_writedata [2] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [2]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a2 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout  = (\u1|nios|cpu|d_writedata [1] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y31_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a32 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~3_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~2_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout ,\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],
\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],
\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(4'b0000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_byte_size = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_last_address = 2047;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_address_width = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .port_b_data_width = 4;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a32 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~1_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a34 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a34 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~1 .lut_mask = 16'hE040;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N27
dffeas \u1|esc_spi|spi_slave_select_holding_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|d_writedata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N29
dffeas \u1|esc_spi|spi_slave_select_reg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N28
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~4 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~4_combout  = (\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|spi_slave_select_reg [2])) # (!\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|endofpacketvalue_reg [2])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|spi_slave_select_reg [2]),
	.datad(\u1|esc_spi|endofpacketvalue_reg [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .lut_mask = 16'hF3C0;
defparam \u1|esc_spi|p1_data_to_cpu[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cyclone10lp_lcell_comb \u1|esc_spi|data_to_cpu[1]~0 (
// Equation(s):
// \u1|esc_spi|data_to_cpu[1]~0_combout  = \u1|nios|cpu|W_alu_result [3] $ (((\u1|nios|cpu|W_alu_result [4] & \u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[1]~0 .lut_mask = 16'h66CC;
defparam \u1|esc_spi|data_to_cpu[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[2]~5 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[2]~5_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|esc_spi|p1_data_to_cpu[2]~4_combout  & ((\u1|nios|cpu|W_alu_result [4])))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|esc_spi|rx_holding_reg [2]))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[2]~4_combout ),
	.datab(\u1|esc_spi|rx_holding_reg [2]),
	.datac(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .lut_mask = 16'hAC0C;
defparam \u1|esc_spi|p1_data_to_cpu[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N27
dffeas \u1|esc_spi|data_to_cpu[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[2]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[2] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N17
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N0
cyclone10lp_lcell_comb \u1|debug|av_readdata[2]~2 (
// Equation(s):
// \u1|debug|av_readdata[2]~2_combout  = (\u1|debug|read_0~q  & \u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2])

	.dataa(\u1|debug|read_0~q ),
	.datab(gnd),
	.datac(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[2]~2 .lut_mask = 16'hA0A0;
defparam \u1|debug|av_readdata[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y28_N1
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[2]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~2 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~2_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]) # 
// ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg 
// [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2])))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [2]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~2 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~3 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~3_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[2]~2_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]))

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~3 .lut_mask = 16'hFFA0;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N4
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[2]~4 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[2]~4_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [2])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[2]~1_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[2]~3_combout ))))

	.dataa(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~1_combout ),
	.datac(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~3_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~4 .lut_mask = 16'hFE54;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N5
dffeas \u1|nios|cpu|av_ld_byte0_data[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[2]~4_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[2]~4 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[2]~4_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [2])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (!\u1|nios|cpu|E_alu_result~0_combout  & ((\u1|nios|cpu|W_alu_result [2]))))

	.dataa(\u1|nios|cpu|E_alu_result~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data [2]),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|W_rf_wr_data[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[4]~13 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[4]~13_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [10]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]))))

	.dataa(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [4]),
	.datac(\u1|nios|cpu|D_iw [10]),
	.datad(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[4]~13 .lut_mask = 16'hA088;
defparam \u1|nios|cpu|R_src2_lo[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N23
dffeas \u1|nios|cpu|E_src2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[4]~12 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[4]~12_combout  = (\u1|nios|cpu|E_src2 [4] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [4] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [4] & ((\u1|nios|cpu|E_src1 [4] & (\u1|nios|cpu|R_logic_op [1])) # 
// (!\u1|nios|cpu|E_src1 [4] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [4]),
	.datab(\u1|nios|cpu|E_src1 [4]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[4]~12 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[4]~13 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[4]~13_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[4]~12_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~28_combout )))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|E_logic_result[4]~12_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4]~13 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|W_alu_result[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N13
dffeas \u1|nios|cpu|W_alu_result[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[4]~13_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [40] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [4]) # ((\u1|nios|cpu|F_pc [2] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|F_pc [2] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datab(\u1|nios|cpu|F_pc [2]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[40] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y24_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a7 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~18_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~42 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~42_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a7~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a39 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~42_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~42 .lut_mask = 16'hE020;
defparam \u1|nios|cpu|F_iw[7]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[7]~43 (
// Equation(s):
// \u1|nios|cpu|F_iw[7]~43_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[7]~42_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]))))

	.dataa(\u1|nios|cpu|F_iw[7]~42_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [7]),
	.datad(\u1|nios|cpu|D_iw[30]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[7]~43_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[7]~43 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|F_iw[7]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N13
dffeas \u1|nios|cpu|D_iw[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[7]~43_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[1]~16 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[1]~16_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & (\u1|nios|cpu|D_iw [7])) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1])))))

	.dataa(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datab(\u1|nios|cpu|R_src2_lo~12_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[1]~16 .lut_mask = 16'hA280;
defparam \u1|nios|cpu|R_src2_lo[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N5
dffeas \u1|nios|cpu|E_src2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[1]~16_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~16 (
// Equation(s):
// \u1|nios|cpu|Add1~16_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [1])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~16 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_mem_byte_en[1]~3 (
// Equation(s):
// \u1|nios|cpu|E_mem_byte_en[1]~3_combout  = (\u1|nios|cpu|Add1~22_combout  & (\u1|nios|cpu|D_ctrl_mem16~1_combout  $ (((!\u1|nios|cpu|D_ctrl_mem8~1_combout ))))) # (!\u1|nios|cpu|Add1~22_combout  & ((\u1|nios|cpu|D_ctrl_mem16~1_combout ) # 
// ((\u1|nios|cpu|Add1~20_combout ) # (!\u1|nios|cpu|D_ctrl_mem8~1_combout ))))

	.dataa(\u1|nios|cpu|Add1~22_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.datac(\u1|nios|cpu|Add1~20_combout ),
	.datad(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .lut_mask = 16'hDC77;
defparam \u1|nios|cpu|E_mem_byte_en[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N17
dffeas \u1|nios|cpu|d_byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_mem_byte_en[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[33] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [33] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_byteenable [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_byteenable [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .lut_mask = 16'hEECC;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[33] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y27_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [33]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ) # (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|byteenable [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .lut_mask = 16'hFFF0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_byteenable[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y27_N1
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~53 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~53_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a42 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a10~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a42 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~53 .lut_mask = 16'hA820;
defparam \u1|nios|cpu|F_iw[10]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[10]~54 (
// Equation(s):
// \u1|nios|cpu|F_iw[10]~54_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[10]~53_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [10]),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[10]~53_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[10]~54 .lut_mask = 16'hC8C0;
defparam \u1|nios|cpu|F_iw[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N5
dffeas \u1|nios|cpu|D_iw[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[10]~54_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[6]~11 (
// Equation(s):
// \u1|nios|cpu|E_src1[6]~11_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [10]))

	.dataa(\u1|nios|cpu|D_iw [10]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6]~11 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[4]~8 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[4]~8_combout  = (\u1|nios|cpu|F_pc [4] & (\u1|nios|cpu|F_pc_plus_one[3]~7  $ (GND))) # (!\u1|nios|cpu|F_pc [4] & (!\u1|nios|cpu|F_pc_plus_one[3]~7  & VCC))
// \u1|nios|cpu|F_pc_plus_one[4]~9  = CARRY((\u1|nios|cpu|F_pc [4] & !\u1|nios|cpu|F_pc_plus_one[3]~7 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[3]~7 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[4]~9 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .lut_mask = 16'hC30C;
defparam \u1|nios|cpu|F_pc_plus_one[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y22_N31
dffeas \u1|nios|cpu|E_src1[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[6]~11_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[6]~11 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[6]~11_combout  = (\u1|nios|cpu|E_src2 [6] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [6]))))) # (!\u1|nios|cpu|E_src2 [6] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [6]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [6]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src2 [6]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[6]~11 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[6]~11 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[6]~11_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[6]~11_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~32_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[6]~11_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[6]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6]~11 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[6]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N19
dffeas \u1|nios|cpu|W_alu_result[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[6]~11_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [6]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~4 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~4_combout  = (!\u1|nios|cpu|W_alu_result [6] & \u1|nios|cpu|W_alu_result [5])

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(gnd),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~4 .lut_mask = 16'h3300;
defparam \u1|mm_interconnect_0|router|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout ) # ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFFD0;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N31
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] & !\u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0 .lut_mask = 16'h0008;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N29
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout  = \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0 .lut_mask = 16'h33CC;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & (!\u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|Add0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N7
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout  = (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout )))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~12 .lut_mask = 16'h006C;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|mm_interconnect_0|router|always1~4_combout  & (\u1|mm_interconnect_0|router|always1~1_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// \u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout )))

	.dataa(\u1|mm_interconnect_0|router|always1~4_combout ),
	.datab(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~12_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]) # (\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout )))) # (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h7270;
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N9
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout  = (\u1|mm_interconnect_0|router|always1~4_combout  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|router|always1~1_combout )))

	.dataa(\u1|mm_interconnect_0|router|always1~4_combout ),
	.datab(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|router|always1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~8 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~9 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout  & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1] & 
// (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~8_combout ),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~9 .lut_mask = 16'h0028;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N19
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout  & 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] & \u1|esc_spi_cs|always0~1_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datad(\u1|esc_spi_cs|always0~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N3
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout  = \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 .lut_mask = 16'h33CC;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout  & 
// (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & \u1|esc_spi_cs|always0~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|Add0~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|esc_spi_cs|always0~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N25
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout  = (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ 
// (((\u1|esc_spi_cs|always0~1_combout  & \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout )))))

	.dataa(\u1|esc_spi_cs|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0 .lut_mask = 16'h006C;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~3 (
// Equation(s):
// \u1|esc_spi_cs|always0~3_combout  = (\u1|mm_interconnect_0|router|always1~2_combout  & (!\u1|nios|cpu|W_alu_result [4] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|mm_interconnect_0|router|always1~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~3 .lut_mask = 16'h2000;
defparam \u1|esc_spi_cs|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout  
// & \u1|esc_spi_cs|always0~3_combout )))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter[0]~0_combout ),
	.datad(\u1|esc_spi_cs|always0~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]) # 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4 .lut_mask = 16'hDD00;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ) # ((\u1|nios|cpu|d_read~q  & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & 
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout )))

	.dataa(\u1|nios|cpu|d_read~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~4_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5 .lut_mask = 16'hFF20;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N13
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout ) # (\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3 .lut_mask = 16'h30F8;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N17
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~0 (
// Equation(s):
// \u1|esc_spi_cs|always0~0_combout  = (!\u1|nios|cpu|W_alu_result [4] & (!\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1] & !\u1|nios|cpu|W_alu_result [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~0 .lut_mask = 16'h0003;
defparam \u1|esc_spi_cs|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N24
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~1 (
// Equation(s):
// \u1|esc_spi_cs|always0~1_combout  = (\u1|esc_spi_cs|always0~0_combout  & (\u1|nios|cpu|W_alu_result [6] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|router|Equal2~2_combout )))

	.dataa(\u1|esc_spi_cs|always0~0_combout ),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~1 .lut_mask = 16'h8000;
defparam \u1|esc_spi_cs|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  = (\u1|esc_spi_cs|always0~1_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1] & 
// (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ))))

	.dataa(\u1|esc_spi_cs|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .lut_mask = 16'h0028;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 (
// Equation(s):
// \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout  & 
// \u1|nios|cpu|d_read~q ))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .lut_mask = 16'h4040;
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N27
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  = (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & (!\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & 
// (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0] & !\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .lut_mask = 16'h0001;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & (((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )) # (!\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .lut_mask = 16'h0D05;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|WideOr1~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  = (!\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & (\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout  & (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~1_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|rsp_mux|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .lut_mask = 16'h0400;
defparam \u1|mm_interconnect_0|rsp_mux|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|d_read_nxt (
// Equation(s):
// \u1|nios|cpu|d_read_nxt~combout  = (\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|E_new_inst~q ) # ((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & \u1|nios|cpu|d_read~q )))) # (!\u1|nios|cpu|R_ctrl_ld~q  & 
// (\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout  & (\u1|nios|cpu|d_read~q )))

	.dataa(\u1|nios|cpu|R_ctrl_ld~q ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_read_nxt~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_read_nxt .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|d_read_nxt .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N21
dffeas \u1|nios|cpu|d_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_read_nxt~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_read .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  = (\u1|nios|cpu|d_read~q  & (((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout )))) # (!\u1|nios|cpu|d_read~q  & (((!\u1|nios|cpu|d_write~q )) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~0_combout ),
	.datab(\u1|nios|cpu|d_read~q ),
	.datac(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .lut_mask = 16'hD1F3;
defparam \u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_stall (
// Equation(s):
// \u1|nios|cpu|E_st_stall~combout  = (\u1|nios|cpu|R_ctrl_st~q  & ((\u1|nios|cpu|E_new_inst~q ) # ((\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & \u1|nios|cpu|d_write~q )))) # (!\u1|nios|cpu|R_ctrl_st~q  & 
// (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & (\u1|nios|cpu|d_write~q )))

	.dataa(\u1|nios|cpu|R_ctrl_st~q ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_stall~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_stall .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|E_st_stall .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N17
dffeas \u1|nios|cpu|d_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_stall~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_write .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_agent|always2~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (((!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|nios|cpu|d_read~q )))) # 
// (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & ((\u1|nios|cpu|d_write~q ) # ((!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & \u1|nios|cpu|d_read~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datab(\u1|nios|cpu|d_write~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_agent|always2~0 .lut_mask = 16'h4F44;
defparam \u1|mm_interconnect_0|nios_data_master_agent|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~3 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~3_combout  = (\u1|nios|cpu|W_alu_result [6] & (!\u1|nios|cpu|W_alu_result [3] & !\u1|nios|cpu|W_alu_result [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~3 .lut_mask = 16'h000C;
defparam \u1|mm_interconnect_0|router|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|router|always1~1_combout  & (\u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout  
// & \u1|mm_interconnect_0|router|always1~3_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.datad(\u1|mm_interconnect_0|router|always1~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ) # ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2 .lut_mask = 16'hFFD0;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N17
dffeas \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ) # (\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0] & 
// (((\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h32F0;
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N9
dffeas \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~5 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|router|always1~1_combout  & 
// \u1|mm_interconnect_0|router|always1~3_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datad(\u1|mm_interconnect_0|router|always1~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~5 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~11 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout  = (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout )))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~11 .lut_mask = 16'h1444;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout  = (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & (!\u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & 
// (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] & \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout )))

	.dataa(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N5
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout  = \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// (!\u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout  & \u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout )))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|Add0~0_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~11_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N7
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~6 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout  = (!\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout  & 
// (\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0] $ (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [1]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~5_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~6 .lut_mask = 16'h1400;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout  = \u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y24_N15
dffeas \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N8
cyclone10lp_lcell_comb \u1|debug|av_readdata[1]~8 (
// Equation(s):
// \u1|debug|av_readdata[1]~8_combout  = (\u1|debug|read_0~q  & (\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1])) # (!\u1|debug|read_0~q  & ((\u1|debug|ien_AE~q )))

	.dataa(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [1]),
	.datab(gnd),
	.datac(\u1|debug|read_0~q ),
	.datad(\u1|debug|ien_AE~q ),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[1]~8 .lut_mask = 16'hAFA0;
defparam \u1|debug|av_readdata[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N9
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~31 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~31_combout  = (\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [12] & ((\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]) # 
// ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [12] & 
// (((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1] & \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre [12]),
	.datab(\u1|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [1]),
	.datad(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~31 .lut_mask = 16'hF888;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout  = !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0 .lut_mask = 16'h00FF;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [1] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .lut_mask = 16'hC5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y26_N19
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X24_Y26_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a1 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~1_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a33 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a33 ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30 .lut_mask = 16'hD080;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~32 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~32_combout  = (\u1|nios|cpu|av_ld_byte0_data_nxt[1]~31_combout ) # ((\u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1])))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~31_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~32 .lut_mask = 16'hFFEA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout  = \u1|nios|cpu|d_writedata [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \u1|esc_spi|spi_slave_select_holding_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y29_N9
dffeas \u1|esc_spi|spi_slave_select_holding_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N17
dffeas \u1|esc_spi|spi_slave_select_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~35 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~35_combout  = (\u1|nios|cpu|W_alu_result [2] & ((\u1|esc_spi|spi_slave_select_reg [1]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [1]))

	.dataa(\u1|esc_spi|endofpacketvalue_reg [1]),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|spi_slave_select_reg [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~35 .lut_mask = 16'hE2E2;
defparam \u1|esc_spi|p1_data_to_cpu[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[1]~36 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[1]~36_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|esc_spi|p1_data_to_cpu[1]~35_combout  & (\u1|nios|cpu|W_alu_result [4]))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|esc_spi|rx_holding_reg [1]))))

	.dataa(\u1|esc_spi|p1_data_to_cpu[1]~35_combout ),
	.datab(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datac(\u1|nios|cpu|W_alu_result [4]),
	.datad(\u1|esc_spi|rx_holding_reg [1]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[1]~36 .lut_mask = 16'hB380;
defparam \u1|esc_spi|p1_data_to_cpu[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N17
dffeas \u1|esc_spi|data_to_cpu[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[1]~36_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[1] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N21
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout  = (\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [1]),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[1]~33 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[1]~33_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [1])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|nios|cpu|av_ld_byte0_data_nxt[1]~32_combout ) # 
// ((\u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ))))

	.dataa(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~32_combout ),
	.datab(\u1|nios|cpu|av_ld_byte1_data [1]),
	.datac(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datad(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~29_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~33 .lut_mask = 16'hCFCA;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y25_N27
dffeas \u1|nios|cpu|av_ld_byte0_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[1]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_wrctl (
// Equation(s):
// \u1|nios|cpu|D_op_wrctl~combout  = (\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|Equal62~3_combout  & (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|D_iw [14])))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|Equal62~3_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_wrctl~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_wrctl .lut_mask = 16'h0800;
defparam \u1|nios|cpu|D_op_wrctl .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N21
dffeas \u1|nios|cpu|R_ctrl_wrctl_inst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_op_wrctl~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_wrctl_inst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal135~0 (
// Equation(s):
// \u1|nios|cpu|Equal135~0_combout  = (!\u1|nios|cpu|D_iw [9] & !\u1|nios|cpu|D_iw [10])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [9]),
	.datac(\u1|nios|cpu|D_iw [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal135~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal135~0 .lut_mask = 16'h0303;
defparam \u1|nios|cpu|Equal135~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal135~1 (
// Equation(s):
// \u1|nios|cpu|Equal135~1_combout  = (\u1|nios|cpu|Equal135~0_combout  & (\u1|nios|cpu|D_iw [6] & (\u1|nios|cpu|D_iw [7] & !\u1|nios|cpu|D_iw [8])))

	.dataa(\u1|nios|cpu|Equal135~0_combout ),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal135~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal135~1 .lut_mask = 16'h0080;
defparam \u1|nios|cpu|Equal135~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg_nxt~0_combout  = (\u1|nios|cpu|E_valid_from_R~q  & (\u1|nios|cpu|R_ctrl_wrctl_inst~q  & \u1|nios|cpu|Equal135~1_combout ))

	.dataa(\u1|nios|cpu|E_valid_from_R~q ),
	.datab(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal135~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|W_ienable_reg_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y24_N13
dffeas \u1|nios|cpu|W_ienable_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|E_src1 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[1]~0 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout  = (\u1|nios|cpu|W_ienable_reg [1] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1] & ((\u1|debug|av_readdata[8]~0_combout ) # 
// (\u1|debug|av_readdata [9]))))

	.dataa(\u1|nios|cpu|W_ienable_reg [1]),
	.datab(\u1|debug|av_readdata[8]~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [1]),
	.datad(\u1|debug|av_readdata [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[1]~0 .lut_mask = 16'h0A08;
defparam \u1|nios|cpu|W_ipending_reg_nxt[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N17
dffeas \u1|nios|cpu|W_ipending_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_status~0 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_status~0_combout  = (!\u1|nios|cpu|D_iw [6] & !\u1|nios|cpu|D_iw [7])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_status~0 .lut_mask = 16'h0303;
defparam \u1|nios|cpu|E_wrctl_status~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[1]~4 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[1]~4_combout  = (\u1|nios|cpu|Equal135~0_combout  & (\u1|nios|cpu|D_iw [8] & (\u1|nios|cpu|W_ipending_reg [1] & \u1|nios|cpu|E_wrctl_status~0_combout )))

	.dataa(\u1|nios|cpu|Equal135~0_combout ),
	.datab(\u1|nios|cpu|D_iw [8]),
	.datac(\u1|nios|cpu|W_ipending_reg [1]),
	.datad(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[1]~4 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|E_control_rd_data[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[1]~5 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[1]~5_combout  = (\u1|nios|cpu|E_control_rd_data[1]~4_combout ) # ((\u1|nios|cpu|W_ienable_reg [1] & \u1|nios|cpu|Equal135~1_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_ienable_reg [1]),
	.datac(\u1|nios|cpu|E_control_rd_data[1]~4_combout ),
	.datad(\u1|nios|cpu|Equal135~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[1]~5 .lut_mask = 16'hFCF0;
defparam \u1|nios|cpu|E_control_rd_data[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N19
dffeas \u1|nios|cpu|W_control_rd_data[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[1]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[1]~19 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[1]~19_combout  = (!\u1|nios|cpu|R_ctrl_br_cmp~q  & ((\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_control_rd_data [1])) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_alu_result [1])))))

	.dataa(\u1|nios|cpu|W_control_rd_data [1]),
	.datab(\u1|nios|cpu|W_alu_result [1]),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[1]~19 .lut_mask = 16'h0A0C;
defparam \u1|nios|cpu|W_rf_wr_data[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[1]~20 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[1]~20_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|av_ld_byte0_data [1])) # (!\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|W_rf_wr_data[1]~19_combout )))

	.dataa(\u1|nios|cpu|av_ld_byte0_data [1]),
	.datab(\u1|nios|cpu|W_rf_wr_data[1]~19_combout ),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[1]~20 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|W_rf_wr_data[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[8]~15 (
// Equation(s):
// \u1|nios|cpu|E_st_data[8]~15_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8])) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem8~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [8]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[8]~15 .lut_mask = 16'hB8AA;
defparam \u1|nios|cpu|E_st_data[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N3
dffeas \u1|nios|cpu|d_writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[8]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout  = (\u1|nios|cpu|d_writedata [8] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(\u1|nios|cpu|d_writedata [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y18_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a8 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~26_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a8 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~57 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~57_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a8~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a40~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~57 .lut_mask = 16'hE020;
defparam \u1|nios|cpu|F_iw[8]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[8]~58 (
// Equation(s):
// \u1|nios|cpu|F_iw[8]~58_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[8]~57_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [8]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[8]~57_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[8]~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[8]~58 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[8]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N19
dffeas \u1|nios|cpu|D_iw[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[8]~58_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[4]~13 (
// Equation(s):
// \u1|nios|cpu|E_src1[4]~13_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [8]))

	.dataa(\u1|nios|cpu|R_src1~32_combout ),
	.datab(\u1|nios|cpu|D_iw [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4]~13 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|E_src1[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N25
dffeas \u1|nios|cpu|E_src1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[4]~13_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[2]~17 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~28_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[2]~4_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[2]~4_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~17 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \u1|nios|cpu|F_pc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[2]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[3]~6 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[3]~6_combout  = (\u1|nios|cpu|F_pc [3] & (!\u1|nios|cpu|F_pc_plus_one[2]~5 )) # (!\u1|nios|cpu|F_pc [3] & ((\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[3]~7  = CARRY((!\u1|nios|cpu|F_pc_plus_one[2]~5 ) # (!\u1|nios|cpu|F_pc [3]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[2]~5 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[3]~7 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[3]~16 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout  = (\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ) # ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~30_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[3]~6_combout )))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.datac(\u1|nios|cpu|Add1~30_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~16 .lut_mask = 16'hFFE4;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[3]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N21
dffeas \u1|nios|cpu|F_pc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[3]~16_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_plus_one[5]~10 (
// Equation(s):
// \u1|nios|cpu|F_pc_plus_one[5]~10_combout  = (\u1|nios|cpu|F_pc [5] & (!\u1|nios|cpu|F_pc_plus_one[4]~9 )) # (!\u1|nios|cpu|F_pc [5] & ((\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (GND)))
// \u1|nios|cpu|F_pc_plus_one[5]~11  = CARRY((!\u1|nios|cpu|F_pc_plus_one[4]~9 ) # (!\u1|nios|cpu|F_pc [5]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|F_pc [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|F_pc_plus_one[4]~9 ),
	.combout(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.cout(\u1|nios|cpu|F_pc_plus_one[5]~11 ));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .lut_mask = 16'h3C3F;
defparam \u1|nios|cpu|F_pc_plus_one[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[5]~14 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~34_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// ((\u1|nios|cpu|F_pc_plus_one[5]~10_combout )))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|Add1~34_combout ),
	.datac(\u1|nios|cpu|F_pc_plus_one[5]~10_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~14 .lut_mask = 16'h00D8;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[5]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N17
dffeas \u1|nios|cpu|F_pc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[5]~14_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[6]~13 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~36_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[6]~12_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[6]~12_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~36_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~13 .lut_mask = 16'h5404;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[6]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N15
dffeas \u1|nios|cpu|F_pc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[6]~13_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[44] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [44] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [8]) # ((\u1|nios|cpu|F_pc [6] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|nios|cpu|F_pc [6] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|nios|cpu|F_pc [6]),
	.datac(\u1|nios|cpu|W_alu_result [8]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[44] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [44]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y30_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y26_N7
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~55 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~55_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a41 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a9~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a41 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~55 .lut_mask = 16'hE020;
defparam \u1|nios|cpu|F_iw[9]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[9]~56 (
// Equation(s):
// \u1|nios|cpu|F_iw[9]~56_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[9]~55_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [9]),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datad(\u1|nios|cpu|F_iw[9]~55_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[9]~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[9]~56 .lut_mask = 16'hF080;
defparam \u1|nios|cpu|F_iw[9]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N17
dffeas \u1|nios|cpu|D_iw[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[9]~56_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[3]~14 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[3]~14_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [9]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]))))

	.dataa(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(\u1|nios|cpu|D_iw [9]),
	.datad(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[3]~14 .lut_mask = 16'hA088;
defparam \u1|nios|cpu|R_src2_lo[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N17
dffeas \u1|nios|cpu|E_src2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~14 (
// Equation(s):
// \u1|nios|cpu|Add1~14_combout  = \u1|nios|cpu|E_src2 [3] $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(\u1|nios|cpu|E_src2 [3]),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_alu_sub~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~14 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[3]~14 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[3]~14_combout  = (\u1|nios|cpu|E_src1 [3] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [3]))))) # (!\u1|nios|cpu|E_src1 [3] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [3]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [3]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src1 [3]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[3]~14 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[3]~14 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[3]~14_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[3]~14_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~26_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~26_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[3]~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3]~14 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N7
dffeas \u1|nios|cpu|W_alu_result[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[3]~14_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [39] = (\u1|nios|cpu|W_alu_result [3] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [1] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [3] & 
// (\u1|nios|cpu|F_pc [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|nios|cpu|F_pc [1]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[39] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X40_Y34_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a23 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~6_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~20 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~20_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a55 )) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// ((\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout )))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a55 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a23~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~20 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|F_iw[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~19 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~19_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [23]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~19 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[23]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[23]~21 (
// Equation(s):
// \u1|nios|cpu|F_iw[23]~21_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[23]~19_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|nios|cpu|F_iw[23]~20_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[23]~20_combout ),
	.datad(\u1|nios|cpu|F_iw[23]~19_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[23]~21 .lut_mask = 16'hCC80;
defparam \u1|nios|cpu|F_iw[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N27
dffeas \u1|nios|cpu|D_iw[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[23]~21_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[7]~8 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[7]~8_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [13]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [7]),
	.datac(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datad(\u1|nios|cpu|D_iw [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[7]~8 .lut_mask = 16'h0E04;
defparam \u1|nios|cpu|R_src2_lo[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N27
dffeas \u1|nios|cpu|E_src2[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[7]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~10 (
// Equation(s):
// \u1|nios|cpu|Add1~10_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [7])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(\u1|nios|cpu|E_src2 [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~10 .lut_mask = 16'h3C3C;
defparam \u1|nios|cpu|Add1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[7]~9 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[7]~9_combout  = (\u1|nios|cpu|E_src2 [7] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|E_src1 [7] & \u1|nios|cpu|R_logic_op [0]))))) # (!\u1|nios|cpu|E_src2 [7] & ((\u1|nios|cpu|E_src1 [7] & (\u1|nios|cpu|R_logic_op [1])) # 
// (!\u1|nios|cpu|E_src1 [7] & (!\u1|nios|cpu|R_logic_op [1] & !\u1|nios|cpu|R_logic_op [0]))))

	.dataa(\u1|nios|cpu|E_src2 [7]),
	.datab(\u1|nios|cpu|E_src1 [7]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|R_logic_op [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[7]~9 .lut_mask = 16'h68E1;
defparam \u1|nios|cpu|E_logic_result[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[7]~10 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[7]~10_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[7]~9_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~34_combout ))

	.dataa(\u1|nios|cpu|Add1~34_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[7]~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7]~10 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N25
dffeas \u1|nios|cpu|W_alu_result[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[7]~10_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [7]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[43] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [43] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [7]) # ((\u1|nios|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (((\u1|nios|cpu|F_pc [5] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|nios|cpu|W_alu_result [7]),
	.datac(\u1|nios|cpu|F_pc [5]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .lut_mask = 16'hF888;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[43] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [43]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [7]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .lut_mask = 16'hB380;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y26_N5
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [26]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~26 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~26_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [26]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~26 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[26]~27 (
// Equation(s):
// \u1|nios|cpu|F_iw[26]~27_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[26]~26_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ))))

	.dataa(\u1|nios|cpu|F_iw[26]~26_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[26]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[26]~27 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y26_N31
dffeas \u1|nios|cpu|D_iw[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[26]~27_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[4]~6 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[4]~6_combout  = ((\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [26])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [21])))) # (!\u1|nios|cpu|D_dst_regnum[2]~2_combout )

	.dataa(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.datab(\u1|nios|cpu|D_iw [26]),
	.datac(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\u1|nios|cpu|D_iw [21]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[4]~6 .lut_mask = 16'hDFD5;
defparam \u1|nios|cpu|D_dst_regnum[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N15
dffeas \u1|nios|cpu|R_dst_regnum[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cyclone10lp_lcell_comb \u1|nios|cpu|d_writedata[25]~1 (
// Equation(s):
// \u1|nios|cpu|d_writedata[25]~1_combout  = (\u1|nios|cpu|D_ctrl_mem16~1_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]))) # (!\u1|nios|cpu|D_ctrl_mem16~1_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [25]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [9]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_ctrl_mem16~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25]~1 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|d_writedata[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N19
dffeas \u1|nios|cpu|d_writedata[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|d_writedata[25]~1_combout ),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|D_ctrl_mem8~1_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [25])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [25]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y14_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a25 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~8_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [35]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1 (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout  = (\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a57 ))) # (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & 
// (\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ))

	.dataa(gnd),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a25~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a57 ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1 .lut_mask = 16'hFC30;
defparam \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~24 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~24_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [25]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~24 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[25]~25 (
// Equation(s):
// \u1|nios|cpu|F_iw[25]~25_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[25]~24_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[25]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[25]~24_combout ),
	.datad(\u1|nios|cpu|D_iw[30]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[25]~25 .lut_mask = 16'hF800;
defparam \u1|nios|cpu|F_iw[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N23
dffeas \u1|nios|cpu|D_iw[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[25]~25_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[3]~5 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[3]~5_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [25])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [20])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(\u1|nios|cpu|D_iw [25]),
	.datad(\u1|nios|cpu|D_iw [20]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[3]~5 .lut_mask = 16'hF3C0;
defparam \u1|nios|cpu|D_dst_regnum[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[3]~10 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[3]~10_combout  = (\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ) # ((\u1|nios|cpu|Equal0~14_combout ) # (\u1|nios|cpu|D_dst_regnum[3]~5_combout ))

	.dataa(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.datab(\u1|nios|cpu|Equal0~14_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[3]~10 .lut_mask = 16'hFFEE;
defparam \u1|nios|cpu|D_dst_regnum[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N21
dffeas \u1|nios|cpu|R_dst_regnum[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[3]~10_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[6]~9 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[6]~9_combout  = (!\u1|nios|cpu|E_src2[6]~15_combout  & ((\u1|nios|cpu|R_src2_use_imm~q  & ((\u1|nios|cpu|D_iw [12]))) # (!\u1|nios|cpu|R_src2_use_imm~q  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]))))

	.dataa(\u1|nios|cpu|R_src2_use_imm~q ),
	.datab(\u1|nios|cpu|E_src2[6]~15_combout ),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [6]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[6]~9 .lut_mask = 16'h3210;
defparam \u1|nios|cpu|R_src2_lo[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y24_N25
dffeas \u1|nios|cpu|E_src2[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[6]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[6] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~11 (
// Equation(s):
// \u1|nios|cpu|Add1~11_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [6])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_alu_sub~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src2 [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~11 .lut_mask = 16'h33CC;
defparam \u1|nios|cpu|Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[4]~15 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~32_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[4]~8_combout 
// )))))

	.dataa(\u1|nios|cpu|Add1~32_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[4]~8_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~15 .lut_mask = 16'h00AC;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N19
dffeas \u1|nios|cpu|F_pc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[4]~15_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[42] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [42] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [6]) # ((\u1|nios|cpu|F_pc [4] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|nios|cpu|F_pc [4] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|nios|cpu|F_pc [4]),
	.datac(\u1|nios|cpu|W_alu_result [6]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[42] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [42]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [6]),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [23]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .lut_mask = 16'hB888;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [23]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [23]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .lut_mask = 16'hCACA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~80_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .lut_mask = 16'hF444;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y32_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .lut_mask = 16'h7370;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y34_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .lut_mask = 16'h0005;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|resetlatch~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [31]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [33]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~52_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[32] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & (\altera_internal_jtag~TDIUTAP )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|Decoder0~1_combout ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [32]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q )) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q  & 
// ((\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30])))))

	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [30]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .lut_mask = 16'hD9C8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~54_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_cdr~combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .lut_mask = 16'hEE02;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31]~3_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~55_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [29]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~56_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .lut_mask = 16'hFB00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [27]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [27]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .lut_mask = 16'hCACA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~60_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N15
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .lut_mask = 16'hAAA2;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [28]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .lut_mask = 16'hFC30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [30]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~58_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .lut_mask = 16'hB3A0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[3]~6_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [29]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .lut_mask = 16'hCEC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [25]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [25]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~64_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [26]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [26]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .lut_mask = 16'hB8B8;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~62_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[1]~2_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .lut_mask = 16'hCEC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[2]~4_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [28]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .lut_mask = 16'hCEC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[40] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [40] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [4]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [2])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u1|nios|cpu|F_pc [2])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|F_pc [2]),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[40] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [40]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .lut_mask = 16'h0C00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [8]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7 .lut_mask = 16'hDD88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8]~7_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|d_writedata [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~26 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~26 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[8]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [31]))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .lut_mask = 16'h8F80;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y28_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N15
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [24]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~22 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~22_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [24]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~22_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~22 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[24]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[24]~23 (
// Equation(s):
// \u1|nios|cpu|F_iw[24]~23_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[24]~22_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[24]~22_combout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|mux2|result_node[24]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[24]~23 .lut_mask = 16'hC8C0;
defparam \u1|nios|cpu|F_iw[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N21
dffeas \u1|nios|cpu|D_iw[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[24]~23_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[2]~1 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[2]~1_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [24])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [19])))

	.dataa(\u1|nios|cpu|D_iw [24]),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[2]~1 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|D_dst_regnum[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[2]~9 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[2]~9_combout  = (\u1|nios|cpu|D_dst_regnum[2]~1_combout ) # ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ) # ((\u1|nios|cpu|Equal0~4_combout  & \u1|nios|cpu|D_ctrl_jmp_direct~0_combout )))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(\u1|nios|cpu|D_dst_regnum[2]~1_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[2]~9 .lut_mask = 16'hFFF8;
defparam \u1|nios|cpu|D_dst_regnum[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N27
dffeas \u1|nios|cpu|R_dst_regnum[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[11]~3 (
// Equation(s):
// \u1|nios|cpu|E_st_data[11]~3_combout  = (\u1|nios|cpu|D_ctrl_mem8~0_combout  & ((\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))) # (!\u1|nios|cpu|D_iw [4] & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3])))) # (!\u1|nios|cpu|D_ctrl_mem8~0_combout  & (((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]))))

	.dataa(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [3]),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [11]),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[11]~3 .lut_mask = 16'hF0D8;
defparam \u1|nios|cpu|E_st_data[11]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y23_N29
dffeas \u1|nios|cpu|d_writedata[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[11]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout  = (\u1|nios|cpu|d_writedata [11] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|d_writedata [11]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y23_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a11 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~10_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[11]~28 (
// Equation(s):
// \u1|nios|cpu|F_iw[11]~28_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a11~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a43~portadataout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[11]~28_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[11]~28 .lut_mask = 16'hE200;
defparam \u1|nios|cpu|F_iw[11]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[11]~29 (
// Equation(s):
// \u1|nios|cpu|F_iw[11]~29_combout  = (\u1|nios|cpu|F_iw[11]~28_combout ) # (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11])) # (!\u1|nios|cpu|D_iw[30]~1_combout ))

	.dataa(\u1|nios|cpu|F_iw[11]~28_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [11]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[11]~29 .lut_mask = 16'hEFAF;
defparam \u1|nios|cpu|F_iw[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y25_N11
dffeas \u1|nios|cpu|D_iw[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[11]~29_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~0 (
// Equation(s):
// \u1|nios|cpu|Equal62~0_combout  = (!\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [16] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~3 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~3_combout  = (\u1|nios|cpu|D_iw [14] & (((\u1|nios|cpu|Equal62~2_combout )))) # (!\u1|nios|cpu|D_iw [14] & ((\u1|nios|cpu|Equal62~0_combout ) # ((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|Equal62~1_combout ),
	.datac(\u1|nios|cpu|Equal62~2_combout ),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .lut_mask = 16'hF0EE;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~4 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~4_combout  = (\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|D_ctrl_alu_subtract~3_combout )) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout  & \u1|nios|cpu|D_iw [14]))))

	.dataa(\u1|nios|cpu|D_ctrl_alu_subtract~3_combout ),
	.datab(\u1|nios|cpu|Equal62~1_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .lut_mask = 16'hACA0;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_subtract~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_subtract~2_combout  = ((\u1|nios|cpu|Equal62~0_combout  & \u1|nios|cpu|D_op_cmpge~0_combout )) # (!\u1|nios|cpu|E_invert_arith_src_msb~0_combout )

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datac(\u1|nios|cpu|E_invert_arith_src_msb~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .lut_mask = 16'h8F8F;
defparam \u1|nios|cpu|D_ctrl_alu_subtract~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_alu_sub~0 (
// Equation(s):
// \u1|nios|cpu|E_alu_sub~0_combout  = (\u1|nios|cpu|R_valid~q  & ((\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ) # ((\u1|nios|cpu|D_ctrl_alu_subtract~4_combout  & \u1|nios|cpu|Equal0~7_combout ))))

	.dataa(\u1|nios|cpu|R_valid~q ),
	.datab(\u1|nios|cpu|D_ctrl_alu_subtract~4_combout ),
	.datac(\u1|nios|cpu|Equal0~7_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_subtract~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_alu_sub~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub~0 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|E_alu_sub~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \u1|nios|cpu|E_alu_sub (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_alu_sub~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_alu_sub~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_alu_sub .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_alu_sub .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[2]~15 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[2]~15_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [8]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [2]),
	.datab(\u1|nios|cpu|R_src2_lo~12_combout ),
	.datac(\u1|nios|cpu|D_iw [8]),
	.datad(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[2]~15 .lut_mask = 16'hE200;
defparam \u1|nios|cpu|R_src2_lo[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N3
dffeas \u1|nios|cpu|E_src2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[2]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~15 (
// Equation(s):
// \u1|nios|cpu|Add1~15_combout  = \u1|nios|cpu|E_alu_sub~q  $ (\u1|nios|cpu|E_src2 [2])

	.dataa(\u1|nios|cpu|E_alu_sub~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_src2 [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~15 .lut_mask = 16'h5A5A;
defparam \u1|nios|cpu|Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[0]~19 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (\u1|nios|cpu|Add1~24_combout )) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|F_pc_plus_one[0]~0_combout 
// )))))

	.dataa(\u1|nios|cpu|Add1~24_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|F_pc_plus_one[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~19 .lut_mask = 16'h2320;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N21
dffeas \u1|nios|cpu|F_pc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[0]~19_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[1]~18 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~26_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[1]~2_combout ))))

	.dataa(\u1|nios|cpu|F_pc_plus_one[1]~2_combout ),
	.datab(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|Add1~26_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~18 .lut_mask = 16'h3202;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N11
dffeas \u1|nios|cpu|F_pc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_pc_no_crst_nxt[1]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[39] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [39] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [3]) # ((\u1|nios|cpu|F_pc [1] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|nios|cpu|F_pc [1] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|nios|cpu|F_pc [1]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[39] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [39]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [3]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [4]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  
// & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout 
// )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [18]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|Equal0~2_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5 .lut_mask = 16'hAACC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18]~5_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N0
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [18]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~66_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [20]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .lut_mask = 16'hAA8A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y32_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y32_N14
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [17]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .lut_mask = 16'hCFC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [19]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~49_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [16]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .lut_mask = 16'hE0F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y33_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y33_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16])) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [16]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [18]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~34_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 .lut_mask = 16'hD5C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]))))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .lut_mask = 16'hCEC4;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg 
// [10] $ (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 )

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [10]),
	.datac(gnd),
	.datad(gnd),
	.cin(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[7]~15 ),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .lut_mask = 16'hC3C3;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .lut_mask = 16'h0145;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .lut_mask = 16'hECEC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [24]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [27]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .lut_mask = 16'hF808;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [24]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y31_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y31_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [24]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [24]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]) # 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~47_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [26]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .lut_mask = 16'hBA30;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .lut_mask = 16'h4040;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .lut_mask = 16'h5450;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [35]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~38_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [34]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[34] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [34]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [26]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .lut_mask = 16'hFD08;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y29_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [38] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [2]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [0])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [38]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2])) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonAReg [2]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .lut_mask = 16'hACAC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [3]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9 .lut_mask = 16'hF088;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y30_N17
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N10
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .lut_mask = 16'hFC0C;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25])))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [22]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_rd_d1~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [25]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .lut_mask = 16'hEC20;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N28
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [36]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [22]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [37]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .lut_mask = 16'hC8CC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y32_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout  = 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]))) # 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonDReg [22]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_break|break_readreg [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .lut_mask = 16'hFA0A;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y32_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_sdr~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~73_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [24]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~35_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y32_N3
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[33]~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [23]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y32_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y31_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0] & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|the_altera_std_synchronizer1|dreg [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [23]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .lut_mask = 16'hDC50;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y31_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q )) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_go~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .lut_mask = 16'hAAC0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N26
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N27
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N21
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~10 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~10_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a34 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a2~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a34 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~10 .lut_mask = 16'hC840;
defparam \u1|nios|cpu|F_iw[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N2
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[2]~11 (
// Equation(s):
// \u1|nios|cpu|F_iw[2]~11_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[2]~10_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [2]),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[2]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[2]~11 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|F_iw[2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N3
dffeas \u1|nios|cpu|D_iw[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~4 (
// Equation(s):
// \u1|nios|cpu|Equal0~4_combout  = (!\u1|nios|cpu|D_iw [0] & (!\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [1] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~4 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~0 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~0_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & (\u1|nios|cpu|D_iw [23])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & ((\u1|nios|cpu|D_iw [18])))

	.dataa(\u1|nios|cpu|D_iw [23]),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\u1|nios|cpu|D_iw [18]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .lut_mask = 16'hAFA0;
defparam \u1|nios|cpu|D_dst_regnum[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[1]~8 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[1]~8_combout  = (\u1|nios|cpu|Equal0~4_combout  & ((\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ) # ((\u1|nios|cpu|D_dst_regnum[1]~0_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout )))) # 
// (!\u1|nios|cpu|Equal0~4_combout  & (((\u1|nios|cpu|D_dst_regnum[1]~0_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ))))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_ctrl_jmp_direct~0_combout ),
	.datac(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[1]~8 .lut_mask = 16'h88F8;
defparam \u1|nios|cpu|D_dst_regnum[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y20_N17
dffeas \u1|nios|cpu|R_dst_regnum[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[1]~8_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[5]~12 (
// Equation(s):
// \u1|nios|cpu|E_src1[5]~12_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [9])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [5]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5]~12 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N17
dffeas \u1|nios|cpu|E_src1[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[5]~12_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[3]~6_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[5]~10 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[5]~10_combout  = (\u1|nios|cpu|E_src1 [5] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [5]))))) # (!\u1|nios|cpu|E_src1 [5] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [5]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [5]))))

	.dataa(\u1|nios|cpu|E_src1 [5]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[5]~10 .lut_mask = 16'h78A1;
defparam \u1|nios|cpu|E_logic_result[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[5]~12 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[5]~12_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[5]~10_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~30_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[5]~10_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~30_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5]~12 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N3
dffeas \u1|nios|cpu|W_alu_result[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[5]~12_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[41] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [41] = (\u1|nios|cpu|W_alu_result [5] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]) # ((\u1|nios|cpu|F_pc [3] & \u1|mm_interconnect_0|cmd_mux_002|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [5] & 
// (\u1|nios|cpu|F_pc [3] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]))))

	.dataa(\u1|nios|cpu|W_alu_result [5]),
	.datab(\u1|nios|cpu|F_pc [3]),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[41] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [41]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1] & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [3]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [2]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .lut_mask = 16'h00C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & \u1|nios|cpu|hbreak_enabled~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datac(gnd),
	.datad(\u1|nios|cpu|hbreak_enabled~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .lut_mask = 16'hCC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_payload~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_ocireg~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|writedata [0]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|always1~0_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .lut_mask = 16'h0F08;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_ready~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N7
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y33_N4
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|din_s1~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y33_N5
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y33_N1
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|the_altera_std_synchronizer3|dreg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hF3C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|ir_out [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y34_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hE000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hFC30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFDFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y32_N0
cyclone10lp_lcell_comb \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|td_shift [0]),
	.cin(gnd),
	.combout(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .lut_mask = 16'hFF00;
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y32_N1
dffeas \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo .is_wysiwyg = "true";
defparam \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|adapted_tdo~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|sr [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'hF088;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y33_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'h0003;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y33_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7 .lut_mask = 16'hAAAE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~7_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\altera_internal_jtag~TDIUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h0020;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y32_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0A0A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'hB300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .lut_mask = 16'h0476;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hEE6C;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0591;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .lut_mask = 16'hEE22;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y32_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'h819E;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .lut_mask = 16'h4846;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y32_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h4454;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hC0C5;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .lut_mask = 16'hBB88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h33FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hEE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'h6262;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N12
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y34_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N14
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .lut_mask = 16'hC3C3;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y34_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15 .lut_mask = 16'hFFBF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .lut_mask = 16'h888F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~22_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h1030;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h0AAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0555;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h44C4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .lut_mask = 16'h0005;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h0010;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .lut_mask = 16'h00B0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~17_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h00D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hFEFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h4000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h8804;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'hFFF8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N8
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N22
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N20
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y31_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N18
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF2C2;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y34_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal11~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h4100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N28
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hFCA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N4
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h8C00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y32_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'hAAFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y32_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclone10lp_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X33_Y33_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout  = 
// (!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q  & 
// (\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5] & 
// \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]))

	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_1 [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .lut_mask = 16'h3000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y33_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|spi_platform_designer_NIOS_cpu_debug_slave_phy|virtual_state_e1dr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N31
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_tck|vs_e1dr_d1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1 .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N29
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout  = 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N21
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout  = 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|sync2_e1dr~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y32_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y32_N11
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|update_jdo_strobe~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y32_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  = 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]) # 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|enable_action_strobe~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [1]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|jdo [35]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|ir [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .lut_mask = 16'hFFFD;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y31_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout  & 
// (((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .lut_mask = 16'h2075;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y31_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q )))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .lut_mask = 16'h1000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout  & 
// !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_b~combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|MonARegAddrInc[8]~16_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .lut_mask = 16'h00F0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y30_N19
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_debug_slave_wrapper|the_spi_platform_designer_NIOS_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N6
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ) # 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_wr~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .lut_mask = 16'hFCCC;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|ociram_wr_en~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31] & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [5]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [31]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .lut_mask = 16'hE222;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y29_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y26_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [5]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[5]~36 (
// Equation(s):
// \u1|nios|cpu|F_iw[5]~36_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a37 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout )))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a37 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[5]~36_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[5]~36 .lut_mask = 16'hA280;
defparam \u1|nios|cpu|F_iw[5]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[5]~37 (
// Equation(s):
// \u1|nios|cpu|F_iw[5]~37_combout  = ((\u1|nios|cpu|F_iw[5]~36_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))) # (!\u1|nios|cpu|D_iw[30]~1_combout )

	.dataa(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [5]),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[5]~36_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[5]~37_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[5]~37 .lut_mask = 16'hFFD5;
defparam \u1|nios|cpu|F_iw[5]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N11
dffeas \u1|nios|cpu|D_iw[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[5]~37_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[5] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~7 (
// Equation(s):
// \u1|nios|cpu|Equal0~7_combout  = (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~2_combout ))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|Equal0~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~7 .lut_mask = 16'h8800;
defparam \u1|nios|cpu|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~13 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout  = (\u1|nios|cpu|D_iw [15] & (\u1|nios|cpu|Equal62~0_combout  & ((\u1|nios|cpu|D_iw [14])))) # (!\u1|nios|cpu|D_iw [15] & (((\u1|nios|cpu|Equal62~1_combout ))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|Equal62~1_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .lut_mask = 16'hAC0C;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~10 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~10_combout  = (\u1|nios|cpu|Equal62~0_combout  & ((\u1|nios|cpu|D_op_cmpge~0_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  & !\u1|nios|cpu|Equal0~3_combout )))) # (!\u1|nios|cpu|Equal62~0_combout  & 
// (\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout  & ((!\u1|nios|cpu|Equal0~3_combout ))))

	.dataa(\u1|nios|cpu|Equal62~0_combout ),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~14_combout ),
	.datac(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datad(\u1|nios|cpu|Equal0~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .lut_mask = 16'hA0EC;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N6
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~11 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~11_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|Equal0~5_combout ) # ((\u1|nios|cpu|Equal0~4_combout  & \u1|nios|cpu|D_iw [5]))))

	.dataa(\u1|nios|cpu|Equal0~4_combout ),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|Equal0~5_combout ),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .lut_mask = 16'h3230;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_alu_force_xor~12 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_alu_force_xor~12_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ) # ((\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & \u1|nios|cpu|D_ctrl_alu_force_xor~13_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_ctrl_alu_force_xor~13_combout ),
	.datac(\u1|nios|cpu|D_ctrl_alu_force_xor~10_combout ),
	.datad(\u1|nios|cpu|D_ctrl_alu_force_xor~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .lut_mask = 16'hFFF8;
defparam \u1|nios|cpu|D_ctrl_alu_force_xor~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op[0]~1_combout  = (\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ) # ((\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_iw [14]))) # (!\u1|nios|cpu|Equal0~7_combout  & (\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_ctrl_alu_force_xor~12_combout ),
	.datab(\u1|nios|cpu|Equal0~7_combout ),
	.datac(\u1|nios|cpu|D_iw [3]),
	.datad(\u1|nios|cpu|D_iw [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op[0]~1 .lut_mask = 16'hFEBA;
defparam \u1|nios|cpu|D_logic_op[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N1
dffeas \u1|nios|cpu|R_logic_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_logic_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_logic_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_logic_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[2]~15 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[2]~15_combout  = (\u1|nios|cpu|E_src2 [2] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src1 [2]))))) # (!\u1|nios|cpu|E_src2 [2] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src1 [2]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src1 [2]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src2 [2]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src1 [2]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[2]~15 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[2]~15 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[2]~15_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|E_logic_result[2]~15_combout )) # (!\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|Add1~24_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[2]~15_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|Add1~24_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[2]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2]~15 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|W_alu_result[2]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y24_N9
dffeas \u1|nios|cpu|W_alu_result[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[2]~15_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[38] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [38] = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|nios|cpu|F_pc [0]) # ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|W_alu_result [2])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & (\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|nios|cpu|F_pc [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [38]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[38] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[38] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N14
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[3]~12 (
// Equation(s):
// \u1|nios|cpu|F_iw[3]~12_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a35 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|ram|the_altsyncram|auto_generated|ram_block1a35 ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a3~portadataout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[3]~12 .lut_mask = 16'hD800;
defparam \u1|nios|cpu|F_iw[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[3]~13 (
// Equation(s):
// \u1|nios|cpu|F_iw[3]~13_combout  = ((\u1|nios|cpu|F_iw[3]~12_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]))) # (!\u1|nios|cpu|D_iw[30]~1_combout )

	.dataa(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datab(\u1|nios|cpu|F_iw[3]~12_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[3]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[3]~13 .lut_mask = 16'hFDDD;
defparam \u1|nios|cpu|F_iw[3]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N29
dffeas \u1|nios|cpu|D_iw[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_mem16~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_mem16~0_combout  = (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [2]) # (\u1|nios|cpu|D_iw [1]))))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [3]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_mem16~0 .lut_mask = 16'h8880;
defparam \u1|nios|cpu|D_ctrl_mem16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N8
cyclone10lp_lcell_comb \u1|nios|cpu|d_byteenable[3]~0 (
// Equation(s):
// \u1|nios|cpu|d_byteenable[3]~0_combout  = (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_ctrl_mem16~0_combout ) # (\u1|nios|cpu|D_ctrl_mem8~0_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_mem16~0_combout ),
	.datab(\u1|nios|cpu|D_ctrl_mem8~0_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [4]),
	.cin(gnd),
	.combout(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|d_byteenable[3]~0 .lut_mask = 16'h00EE;
defparam \u1|nios|cpu|d_byteenable[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_st_data[16]~5 (
// Equation(s):
// \u1|nios|cpu|E_st_data[16]~5_combout  = (\u1|nios|cpu|d_byteenable[3]~0_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0])) # (!\u1|nios|cpu|d_byteenable[3]~0_combout  & 
// ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16])))

	.dataa(\u1|nios|cpu|d_byteenable[3]~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_st_data[16]~5 .lut_mask = 16'hF5A0;
defparam \u1|nios|cpu|E_st_data[16]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N29
dffeas \u1|nios|cpu|d_writedata[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_st_data[16]~5_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0] & \u1|nios|cpu|d_writedata [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datad(\u1|nios|cpu|d_writedata [16]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 .lut_mask = 16'hF000;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_payload~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X58_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a16 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~12_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [34]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a16 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[16]~32 (
// Equation(s):
// \u1|nios|cpu|F_iw[16]~32_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a16~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a48~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[16]~32 .lut_mask = 16'hA820;
defparam \u1|nios|cpu|F_iw[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[16]~33 (
// Equation(s):
// \u1|nios|cpu|F_iw[16]~33_combout  = (\u1|nios|cpu|F_iw[16]~32_combout ) # (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16])) # (!\u1|nios|cpu|D_iw[30]~1_combout ))

	.dataa(\u1|nios|cpu|F_iw[16]~32_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [16]),
	.datad(\u1|nios|cpu|D_iw[30]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[16]~33 .lut_mask = 16'hEAFF;
defparam \u1|nios|cpu|F_iw[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y24_N27
dffeas \u1|nios|cpu|D_iw[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[16]~33_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[16] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~12 (
// Equation(s):
// \u1|nios|cpu|Equal62~12_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~12 .lut_mask = 16'h0020;
defparam \u1|nios|cpu|Equal62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N20
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout  = (\u1|nios|cpu|Equal62~12_combout  & (\u1|nios|cpu|Equal0~7_combout  & ((\u1|nios|cpu|D_iw [14]) # (!\u1|nios|cpu|D_iw [15]))))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|Equal62~12_combout ),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .lut_mask = 16'h8C00;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout  = (\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ) # ((\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ) # (!\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~0_combout ),
	.datac(\u1|nios|cpu|D_ctrl_jmp_direct~1_combout ),
	.datad(\u1|nios|cpu|D_ctrl_force_src2_zero~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .lut_mask = 16'hFCFF;
defparam \u1|nios|cpu|D_ctrl_uncond_cti_non_br~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y20_N27
dffeas \u1|nios|cpu|R_ctrl_uncond_cti_non_br (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_uncond_cti_non_br~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_uncond_cti_non_br .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~20 (
// Equation(s):
// \u1|nios|cpu|Equal0~20_combout  = (!\u1|nios|cpu|D_iw [5] & (!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [5]),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~20 .lut_mask = 16'h0300;
defparam \u1|nios|cpu|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N1
dffeas \u1|nios|cpu|R_ctrl_br_uncond (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|Equal0~20_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_br_uncond .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_br_uncond .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ) # ((\u1|nios|cpu|R_ctrl_br_uncond~q ) # ((\u1|nios|cpu|R_ctrl_br~q  & \u1|nios|cpu|W_cmp_result~q )))

	.dataa(\u1|nios|cpu|R_ctrl_uncond_cti_non_br~q ),
	.datab(\u1|nios|cpu|R_ctrl_br_uncond~q ),
	.datac(\u1|nios|cpu|R_ctrl_br~q ),
	.datad(\u1|nios|cpu|W_cmp_result~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .lut_mask = 16'hFEEE;
defparam \u1|nios|cpu|F_pc_sel_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_sel_nxt.10~0 (
// Equation(s):
// \u1|nios|cpu|F_pc_sel_nxt.10~0_combout  = (!\u1|nios|cpu|R_ctrl_break~q  & (\u1|nios|cpu|F_pc_sel_nxt~0_combout  & !\u1|nios|cpu|R_ctrl_exception~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .lut_mask = 16'h0030;
defparam \u1|nios|cpu|F_pc_sel_nxt.10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[7]~12 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((\u1|nios|cpu|Add1~38_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & 
// (\u1|nios|cpu|F_pc_plus_one[7]~14_combout ))))

	.dataa(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datab(\u1|nios|cpu|F_pc_plus_one[7]~14_combout ),
	.datac(\u1|nios|cpu|Add1~38_combout ),
	.datad(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~12 .lut_mask = 16'h00E4;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[7]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N13
dffeas \u1|nios|cpu|F_pc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[7]~12_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[45] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [45] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [9]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [7])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & (\u1|nios|cpu|F_pc [7])))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|F_pc [7]),
	.datad(\u1|nios|cpu|W_alu_result [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[45] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [45]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5] & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & !\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6])))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [7]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [5]),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N20
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~0_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~1_combout ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 .lut_mask = 16'hC000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N16
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout  & (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.datab(gnd),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|debugaccess~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .lut_mask = 16'hA000;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_ienable_reg[0]~feeder (
// Equation(s):
// \u1|nios|cpu|W_ienable_reg[0]~feeder_combout  = \u1|nios|cpu|E_src1 [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ienable_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|W_ienable_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \u1|nios|cpu|W_ienable_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ienable_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|W_ienable_reg_nxt~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ienable_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ienable_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ienable_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~0 (
// Equation(s):
// \u1|esc_spi|irq_reg~0_combout  = (\u1|esc_spi|TOE~q  & (((\u1|esc_spi|iTOE_reg~q ) # (\u1|esc_spi|iE_reg~q )))) # (!\u1|esc_spi|TOE~q  & (\u1|esc_spi|ROE~q  & ((\u1|esc_spi|iE_reg~q ))))

	.dataa(\u1|esc_spi|TOE~q ),
	.datab(\u1|esc_spi|ROE~q ),
	.datac(\u1|esc_spi|iTOE_reg~q ),
	.datad(\u1|esc_spi|iE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~0 .lut_mask = 16'hEEA0;
defparam \u1|esc_spi|irq_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~2 (
// Equation(s):
// \u1|esc_spi|irq_reg~2_combout  = (\u1|esc_spi|TRDY~0_combout  & (\u1|esc_spi|ROE~q  & ((\u1|esc_spi|iROE_reg~q )))) # (!\u1|esc_spi|TRDY~0_combout  & ((\u1|esc_spi|iTRDY_reg~q ) # ((\u1|esc_spi|ROE~q  & \u1|esc_spi|iROE_reg~q ))))

	.dataa(\u1|esc_spi|TRDY~0_combout ),
	.datab(\u1|esc_spi|ROE~q ),
	.datac(\u1|esc_spi|iTRDY_reg~q ),
	.datad(\u1|esc_spi|iROE_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~2 .lut_mask = 16'hDC50;
defparam \u1|esc_spi|irq_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~1 (
// Equation(s):
// \u1|esc_spi|irq_reg~1_combout  = (\u1|esc_spi|EOP~q  & ((\u1|esc_spi|iEOP_reg~q ) # ((\u1|esc_spi|iRRDY_reg~q  & \u1|esc_spi|RRDY~q )))) # (!\u1|esc_spi|EOP~q  & (((\u1|esc_spi|iRRDY_reg~q  & \u1|esc_spi|RRDY~q ))))

	.dataa(\u1|esc_spi|EOP~q ),
	.datab(\u1|esc_spi|iEOP_reg~q ),
	.datac(\u1|esc_spi|iRRDY_reg~q ),
	.datad(\u1|esc_spi|RRDY~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~1 .lut_mask = 16'hF888;
defparam \u1|esc_spi|irq_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N10
cyclone10lp_lcell_comb \u1|esc_spi|irq_reg~3 (
// Equation(s):
// \u1|esc_spi|irq_reg~3_combout  = (\u1|esc_spi|irq_reg~0_combout ) # ((\u1|esc_spi|irq_reg~2_combout ) # (\u1|esc_spi|irq_reg~1_combout ))

	.dataa(\u1|esc_spi|irq_reg~0_combout ),
	.datab(gnd),
	.datac(\u1|esc_spi|irq_reg~2_combout ),
	.datad(\u1|esc_spi|irq_reg~1_combout ),
	.cin(gnd),
	.combout(\u1|esc_spi|irq_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|irq_reg~3 .lut_mask = 16'hFFFA;
defparam \u1|esc_spi|irq_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N11
dffeas \u1|esc_spi|irq_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|irq_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|irq_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|irq_reg .is_wysiwyg = "true";
defparam \u1|esc_spi|irq_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_ipending_reg_nxt[0]~1 (
// Equation(s):
// \u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0] & (\u1|nios|cpu|W_ienable_reg [0] & \u1|esc_spi|irq_reg~q ))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datab(gnd),
	.datac(\u1|nios|cpu|W_ienable_reg [0]),
	.datad(\u1|esc_spi|irq_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~1 .lut_mask = 16'h5000;
defparam \u1|nios|cpu|W_ipending_reg_nxt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N31
dffeas \u1|nios|cpu|W_ipending_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_ipending_reg_nxt[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_ipending_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_ipending_reg[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_ipending_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_status~1 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_status~1_combout  = (!\u1|nios|cpu|D_iw [8] & (!\u1|nios|cpu|D_iw [10] & (!\u1|nios|cpu|D_iw [9] & \u1|nios|cpu|R_ctrl_wrctl_inst~q )))

	.dataa(\u1|nios|cpu|D_iw [8]),
	.datab(\u1|nios|cpu|D_iw [10]),
	.datac(\u1|nios|cpu|D_iw [9]),
	.datad(\u1|nios|cpu|R_ctrl_wrctl_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_status~1 .lut_mask = 16'h0100;
defparam \u1|nios|cpu|E_wrctl_status~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout  = (\u1|nios|cpu|E_wrctl_status~1_combout  & ((\u1|nios|cpu|E_wrctl_status~0_combout  & (\u1|nios|cpu|E_src1 [0])) # (!\u1|nios|cpu|E_wrctl_status~0_combout  & ((\u1|nios|cpu|W_status_reg_pie~q ))))) # 
// (!\u1|nios|cpu|E_wrctl_status~1_combout  & (((\u1|nios|cpu|W_status_reg_pie~q ))))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|W_status_reg_pie~q ),
	.datac(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datad(\u1|nios|cpu|E_wrctl_status~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .lut_mask = 16'hACCC;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_bstatus~0 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_bstatus~0_combout  = (\u1|nios|cpu|E_wrctl_status~1_combout  & (\u1|nios|cpu|D_iw [7] & !\u1|nios|cpu|D_iw [6]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_bstatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_bstatus~0 .lut_mask = 16'h00C0;
defparam \u1|nios|cpu|E_wrctl_bstatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout  = (!\u1|nios|cpu|R_ctrl_break~q  & ((\u1|nios|cpu|E_wrctl_bstatus~0_combout  & ((\u1|nios|cpu|E_src1 [0]))) # (!\u1|nios|cpu|E_wrctl_bstatus~0_combout  & (\u1|nios|cpu|W_bstatus_reg~q ))))

	.dataa(\u1|nios|cpu|W_bstatus_reg~q ),
	.datab(\u1|nios|cpu|E_wrctl_bstatus~0_combout ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|E_src1 [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ) # ((\u1|nios|cpu|W_status_reg_pie~q  & \u1|nios|cpu|R_ctrl_break~q ))

	.dataa(\u1|nios|cpu|W_bstatus_reg_inst_nxt~0_combout ),
	.datab(\u1|nios|cpu|W_status_reg_pie~q ),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .lut_mask = 16'hEAEA;
defparam \u1|nios|cpu|W_bstatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N11
dffeas \u1|nios|cpu|W_bstatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_bstatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_bstatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_bstatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_bstatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout  = (\u1|nios|cpu|D_op_cmpge~0_combout  & ((\u1|nios|cpu|Equal62~10_combout  & ((\u1|nios|cpu|W_bstatus_reg~q ))) # (!\u1|nios|cpu|Equal62~10_combout  & (\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout )))) 
// # (!\u1|nios|cpu|D_op_cmpge~0_combout  & (\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ))

	.dataa(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.datab(\u1|nios|cpu|W_status_reg_pie_inst_nxt~0_combout ),
	.datac(\u1|nios|cpu|W_bstatus_reg~q ),
	.datad(\u1|nios|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .lut_mask = 16'hE4CC;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|D_op_eret (
// Equation(s):
// \u1|nios|cpu|D_op_eret~combout  = (\u1|nios|cpu|Equal0~7_combout  & (!\u1|nios|cpu|D_iw [14] & (!\u1|nios|cpu|D_iw [15] & \u1|nios|cpu|Equal62~10_combout )))

	.dataa(\u1|nios|cpu|Equal0~7_combout ),
	.datab(\u1|nios|cpu|D_iw [14]),
	.datac(\u1|nios|cpu|D_iw [15]),
	.datad(\u1|nios|cpu|Equal62~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_op_eret~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_op_eret .lut_mask = 16'h0200;
defparam \u1|nios|cpu|D_op_eret .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_wrctl_estatus~0 (
// Equation(s):
// \u1|nios|cpu|E_wrctl_estatus~0_combout  = (\u1|nios|cpu|E_wrctl_status~1_combout  & (!\u1|nios|cpu|D_iw [7] & \u1|nios|cpu|D_iw [6]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_wrctl_status~1_combout ),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [6]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_wrctl_estatus~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_wrctl_estatus~0 .lut_mask = 16'h0C00;
defparam \u1|nios|cpu|E_wrctl_estatus~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~0 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|E_wrctl_estatus~0_combout  & (\u1|nios|cpu|E_src1 [0])) # (!\u1|nios|cpu|E_wrctl_estatus~0_combout  & ((\u1|nios|cpu|W_estatus_reg~q )))))

	.dataa(\u1|nios|cpu|E_src1 [0]),
	.datab(\u1|nios|cpu|W_estatus_reg~q ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|E_wrctl_estatus~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .lut_mask = 16'h0A0C;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|W_estatus_reg_inst_nxt~1 (
// Equation(s):
// \u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout  = (\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ) # ((\u1|nios|cpu|W_status_reg_pie~q  & \u1|nios|cpu|R_ctrl_exception~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_status_reg_pie~q ),
	.datac(\u1|nios|cpu|R_ctrl_exception~q ),
	.datad(\u1|nios|cpu|W_estatus_reg_inst_nxt~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .lut_mask = 16'hFFC0;
defparam \u1|nios|cpu|W_estatus_reg_inst_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y24_N17
dffeas \u1|nios|cpu|W_estatus_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_estatus_reg_inst_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_estatus_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_estatus_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_estatus_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 (
// Equation(s):
// \u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout  = (!\u1|nios|cpu|F_pc_sel_nxt.10~1_combout  & ((\u1|nios|cpu|D_op_eret~combout  & ((\u1|nios|cpu|W_estatus_reg~q ))) # (!\u1|nios|cpu|D_op_eret~combout  & (\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout 
// ))))

	.dataa(\u1|nios|cpu|W_status_reg_pie_inst_nxt~1_combout ),
	.datab(\u1|nios|cpu|D_op_eret~combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~1_combout ),
	.datad(\u1|nios|cpu|W_estatus_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .lut_mask = 16'h0E02;
defparam \u1|nios|cpu|W_status_reg_pie_inst_nxt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N25
dffeas \u1|nios|cpu|W_status_reg_pie (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_status_reg_pie_inst_nxt~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_status_reg_pie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_status_reg_pie .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_status_reg_pie .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|D_iw[30]~0 (
// Equation(s):
// \u1|nios|cpu|D_iw[30]~0_combout  = ((!\u1|nios|cpu|W_ipending_reg [0] & !\u1|nios|cpu|W_ipending_reg [1])) # (!\u1|nios|cpu|W_status_reg_pie~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_ipending_reg [0]),
	.datac(\u1|nios|cpu|W_ipending_reg [1]),
	.datad(\u1|nios|cpu|W_status_reg_pie~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_iw[30]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[30]~0 .lut_mask = 16'h03FF;
defparam \u1|nios|cpu|D_iw[30]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~39 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~39_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|nios|cpu|F_iw[14]~38_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14])))) # (!\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & 
// ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]))))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datac(\u1|nios|cpu|F_iw[14]~38_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [14]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~39 .lut_mask = 16'hECA0;
defparam \u1|nios|cpu|F_iw[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[14]~69 (
// Equation(s):
// \u1|nios|cpu|F_iw[14]~69_combout  = (\u1|nios|cpu|D_iw[30]~0_combout  & (\u1|nios|cpu|F_iw[14]~39_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))) # (!\u1|nios|cpu|D_iw[30]~0_combout  & 
// ((\u1|nios|cpu|hbreak_enabled~q ) # ((!\u1|nios|cpu|hbreak_req~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[30]~0_combout ),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|hbreak_req~0_combout ),
	.datad(\u1|nios|cpu|F_iw[14]~39_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[14]~69_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[14]~69 .lut_mask = 16'hCF45;
defparam \u1|nios|cpu|F_iw[14]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N1
dffeas \u1|nios|cpu|D_iw[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[14]~69_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[10]~7 (
// Equation(s):
// \u1|nios|cpu|E_src1[10]~7_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [14]))

	.dataa(\u1|nios|cpu|D_iw [14]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10]~7 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|E_src1[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N7
dffeas \u1|nios|cpu|E_src1[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[10]~7_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[8]~16_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[10]~6 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[10]~6_combout  = (\u1|nios|cpu|E_src1 [10] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [10]))))) # (!\u1|nios|cpu|E_src1 [10] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [10]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [10]))))

	.dataa(\u1|nios|cpu|E_src1 [10]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [10]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[10]~6 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[10]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[10]~7 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[10]~7_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[10]~6_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~40_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~40_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[10]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[10]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10]~7 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[10]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N27
dffeas \u1|nios|cpu|W_alu_result[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[10]~7_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [10]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[10] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|src_data[46] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|src_data [46] = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|nios|cpu|W_alu_result [10]) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & \u1|nios|cpu|F_pc [8])))) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|nios|cpu|F_pc [8]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|nios|cpu|W_alu_result [10]),
	.datad(\u1|nios|cpu|F_pc [8]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|src_data[46] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y26_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|src_data [46]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )))) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & ((!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]))))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .lut_mask = 16'hC0CA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N23
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N30
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q  & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .lut_mask = 16'h0B00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N12
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & 
// ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ) # ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .lut_mask = 16'hEA00;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N13
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N2
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout  = ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8] & 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q )

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|jtag_ram_access~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .lut_mask = 16'h7333;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y30_N24
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout  = 
// (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ) # ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q  & 
// ((!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ) # (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|read~q ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|write~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .lut_mask = 16'hFF07;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y30_N25
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .lut_mask = 16'h0022;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout  = (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (((\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout )))) # 
// (!\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .lut_mask = 16'hCC50;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  = (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ) # ((\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout  & 
// (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & !\u1|nios|cpu|i_read~q )))

	.dataa(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.datab(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~1_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|nios|cpu|i_read~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .lut_mask = 16'hAAEA;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 (
// Equation(s):
// \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout  = (!\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & (\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout  & 
// !\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~2_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .lut_mask = 16'h0050;
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N13
dffeas \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  = (!\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (!\u1|nios|cpu|i_read~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q )))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2 .lut_mask = 16'h0010;
defparam \u1|mm_interconnect_0|cmd_demux_001|src1_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout  = (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # 
// (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 .lut_mask = 16'h5400;
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .lut_mask = 16'h0F0F;
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y27_N29
dffeas \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & (\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout )) # (!\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & 
// ((!\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q )))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|update_grant~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|packet_in_progress~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 .lut_mask = 16'hAA33;
defparam \u1|mm_interconnect_0|cmd_mux_003|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout  = (\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ) # (\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .lut_mask = 16'hCC88;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N5
dffeas \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout  = !\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N7
dffeas \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout  & (((!\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  & \u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1])) # 
// (!\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .lut_mask = 16'h20AA;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N11
dffeas \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  = (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .lut_mask = 16'h3300;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N14
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[0] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0] = (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (!\u1|mm_interconnect_0|cmd_mux_003|src_data [51] & (\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[0] .lut_mask = 16'h2000;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X24_Y25_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a12 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~13_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [33]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N28
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~34 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~34_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a44 ))) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a12~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a44 ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~34_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~34 .lut_mask = 16'hC840;
defparam \u1|nios|cpu|F_iw[12]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N4
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[12]~35 (
// Equation(s):
// \u1|nios|cpu|F_iw[12]~35_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[12]~34_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]))))

	.dataa(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datab(\u1|nios|cpu|F_iw[12]~34_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[12]~35_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[12]~35 .lut_mask = 16'hA888;
defparam \u1|nios|cpu|F_iw[12]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N5
dffeas \u1|nios|cpu|D_iw[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[12]~35_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[12] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_break~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_break~0_combout  = (!\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|D_op_opx_rsv17~0_combout  & (\u1|nios|cpu|D_iw [13] & \u1|nios|cpu|D_iw [16])))

	.dataa(\u1|nios|cpu|D_iw [12]),
	.datab(\u1|nios|cpu|D_op_opx_rsv17~0_combout ),
	.datac(\u1|nios|cpu|D_iw [13]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_break~0 .lut_mask = 16'h4000;
defparam \u1|nios|cpu|D_ctrl_break~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y20_N5
dffeas \u1|nios|cpu|R_ctrl_break (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_break~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_break~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_break .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_break .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[14]~4 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout  = (!\u1|nios|cpu|R_ctrl_break~q  & \u1|nios|cpu|F_pc_plus_one[14]~28_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_break~q ),
	.datad(\u1|nios|cpu|F_pc_plus_one[14]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~4 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|F_pc_no_crst_nxt[14]~5 (
// Equation(s):
// \u1|nios|cpu|F_pc_no_crst_nxt[14]~5_combout  = (!\u1|nios|cpu|R_ctrl_exception~q  & ((\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & ((!\u1|nios|cpu|Add1~52_combout ))) # (!\u1|nios|cpu|F_pc_sel_nxt.10~0_combout  & (!\u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout 
// ))))

	.dataa(\u1|nios|cpu|F_pc_no_crst_nxt[14]~4_combout ),
	.datab(\u1|nios|cpu|Add1~52_combout ),
	.datac(\u1|nios|cpu|F_pc_sel_nxt.10~0_combout ),
	.datad(\u1|nios|cpu|R_ctrl_exception~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_pc_no_crst_nxt[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~5 .lut_mask = 16'h0035;
defparam \u1|nios|cpu|F_pc_no_crst_nxt[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y23_N3
dffeas \u1|nios|cpu|F_pc[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|F_pc_no_crst_nxt[14]~5_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|nios|cpu|W_valid~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|F_pc [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|F_pc[14] .is_wysiwyg = "true";
defparam \u1|nios|cpu|F_pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~0_combout  = (\u1|nios|cpu|F_pc [14] & (!\u1|nios|cpu|F_pc [12] & (\u1|nios|cpu|F_pc [15] & !\u1|nios|cpu|F_pc [13])))

	.dataa(\u1|nios|cpu|F_pc [14]),
	.datab(\u1|nios|cpu|F_pc [12]),
	.datac(\u1|nios|cpu|F_pc [15]),
	.datad(\u1|nios|cpu|F_pc [13]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|router_001|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router_001|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router_001|Equal1~1_combout  = (\u1|mm_interconnect_0|router_001|Equal1~0_combout  & (!\u1|nios|cpu|F_pc [11] & (!\u1|nios|cpu|F_pc [10] & \u1|nios|cpu|F_pc [9])))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~0_combout ),
	.datab(\u1|nios|cpu|F_pc [11]),
	.datac(\u1|nios|cpu|F_pc [10]),
	.datad(\u1|nios|cpu|F_pc [9]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .lut_mask = 16'h0200;
defparam \u1|mm_interconnect_0|router_001|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout  = (\u1|mm_interconnect_0|router_001|Equal1~1_combout  & (!\u1|nios|cpu|i_read~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q )))

	.dataa(\u1|mm_interconnect_0|router_001|Equal1~1_combout ),
	.datab(\u1|nios|cpu|i_read~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_translator|read_accepted~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout  = !\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N25
dffeas \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|packet_in_progress .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used 
// [1] & ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]) # (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .lut_mask = 16'h0032;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  = (\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & ((\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ))) # (!\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  & 
// (!\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|packet_in_progress~q ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|update_grant~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .lut_mask = 16'hBB11;
defparam \u1|mm_interconnect_0|cmd_mux_002|update_grant~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout  = (\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout  & ((\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ) # (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout )))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .lut_mask = 16'hFC00;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N25
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout  = !\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .lut_mask = 16'h00FF;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N11
dffeas \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout  & ((\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & 
// !\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .lut_mask = 16'h888C;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N3
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// \u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout )))) # (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & ((\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_002|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  & \u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout )

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .lut_mask = 16'hAA00;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout  & 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & 
// !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1])))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent|rf_source_valid~0_combout ),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .lut_mask = 16'h0020;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y28_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~16 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~16_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [22]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~16_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~16 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|F_iw[22]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[22]~18 (
// Equation(s):
// \u1|nios|cpu|F_iw[22]~18_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[22]~16_combout ) # ((\u1|nios|cpu|F_iw[22]~17_combout  & \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|F_iw[22]~16_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[22]~17_combout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[22]~18 .lut_mask = 16'hC888;
defparam \u1|nios|cpu|F_iw[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N25
dffeas \u1|nios|cpu|D_iw[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[22]~18_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[22] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[0]~3 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[0]~3_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout  & \u1|nios|cpu|D_iw [22])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(\u1|nios|cpu|D_iw [22]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[0]~3 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|D_dst_regnum[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[0]~4 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[0]~4_combout  = (\u1|nios|cpu|D_iw [17] & !\u1|nios|cpu|D_ctrl_b_is_dst~2_combout )

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [17]),
	.datac(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[0]~4 .lut_mask = 16'h0C0C;
defparam \u1|nios|cpu|D_dst_regnum[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|D_dst_regnum[0]~7 (
// Equation(s):
// \u1|nios|cpu|D_dst_regnum[0]~7_combout  = (\u1|nios|cpu|D_dst_regnum[0]~3_combout ) # ((\u1|nios|cpu|D_dst_regnum[0]~4_combout ) # ((\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ) # (\u1|nios|cpu|Equal0~14_combout )))

	.dataa(\u1|nios|cpu|D_dst_regnum[0]~3_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[0]~4_combout ),
	.datac(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.datad(\u1|nios|cpu|Equal0~14_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_dst_regnum[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_dst_regnum[0]~7 .lut_mask = 16'hFFFE;
defparam \u1|nios|cpu|D_dst_regnum[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y22_N11
dffeas \u1|nios|cpu|R_dst_regnum[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_dst_regnum[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_dst_regnum [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_dst_regnum[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_dst_regnum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[13]~4 (
// Equation(s):
// \u1|nios|cpu|E_src1[13]~4_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [17])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [13]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [17]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13]~4 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N11
dffeas \u1|nios|cpu|E_src1[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[13]~4_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[11]~22_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[13]~13 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[13]~13_combout  = (\u1|nios|cpu|E_src1 [13] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [13]))))) # (!\u1|nios|cpu|E_src1 [13] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [13]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [13]))))

	.dataa(\u1|nios|cpu|E_src1 [13]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[13]~13 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[13]~4 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[13]~4_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[13]~13_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~46_combout ))

	.dataa(\u1|nios|cpu|Add1~46_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[13]~13_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[13]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13]~4 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[13]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N29
dffeas \u1|nios|cpu|W_alu_result[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[13]~4_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [13]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~0_combout  = (!\u1|nios|cpu|W_alu_result [13] & (!\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q  & (\u1|nios|cpu|d_read~q  & \u1|nios|cpu|W_alu_result [4])))

	.dataa(\u1|nios|cpu|W_alu_result [13]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~q ),
	.datac(\u1|nios|cpu|d_read~q ),
	.datad(\u1|nios|cpu|W_alu_result [4]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~0 .lut_mask = 16'h1000;
defparam \u1|mm_interconnect_0|router|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|always1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|always1~1_combout  = (\u1|mm_interconnect_0|router|Equal2~0_combout  & (\u1|mm_interconnect_0|router|always1~0_combout  & (\u1|mm_interconnect_0|router|Equal1~0_combout  & \u1|mm_interconnect_0|router|Equal2~1_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(\u1|mm_interconnect_0|router|always1~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|always1~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|router|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~2 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  = ((\u1|nios|cpu|W_alu_result [6] & ((\u1|nios|cpu|W_alu_result [3]) # (\u1|nios|cpu|W_alu_result [5]))) # (!\u1|nios|cpu|W_alu_result [6] & ((!\u1|nios|cpu|W_alu_result [5])))) # 
// (!\u1|mm_interconnect_0|router|always1~1_combout )

	.dataa(\u1|mm_interconnect_0|router|always1~1_combout ),
	.datab(\u1|nios|cpu|W_alu_result [6]),
	.datac(\u1|nios|cpu|W_alu_result [3]),
	.datad(\u1|nios|cpu|W_alu_result [5]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~2 .lut_mask = 16'hDDF7;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src3_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (!\u1|mm_interconnect_0|router|Equal3~1_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & 
// \u1|mm_interconnect_0|router|Equal1~1_combout )))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~0 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  = ((\u1|nios|cpu|W_alu_result [5]) # ((\u1|nios|cpu|W_alu_result [4] & \u1|nios|cpu|W_alu_result [6]))) # (!\u1|mm_interconnect_0|router|Equal2~2_combout )

	.dataa(\u1|mm_interconnect_0|router|Equal2~2_combout ),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .lut_mask = 16'hFDF5;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src3_valid~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (!\u1|mm_interconnect_0|router|Equal7~0_combout  & (\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout  & 
// \u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|src3_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~1 .lut_mask = 16'h2000;
defparam \u1|mm_interconnect_0|cmd_demux|src3_valid~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout  = (\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout  & ((\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]) # ((!\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout  & 
// !\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [1]),
	.datac(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .lut_mask = 16'hC0D0;
defparam \u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y25_N17
dffeas \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_003|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_003|saved_grant[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|WideOr1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  = (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & ((\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ) # ((\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout  & 
// \u1|mm_interconnect_0|cmd_mux_003|saved_grant [0])))) # (!\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1] & (\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout  & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datab(\u1|mm_interconnect_0|cmd_demux|src3_valid~1_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux_001|src1_valid~2_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|WideOr1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|cmd_mux_003|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N6
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & (\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout  & \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ))

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .lut_mask = 16'h8800;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (!\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0] & 
// ((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ) # (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1])))) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0] & (((\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used 
// [1]))))

	.dataa(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~1_combout ),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [0]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .lut_mask = 16'h30F8;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N1
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y25_N31
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q )) # (!\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1] & 
// ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[1][75]~q ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .lut_mask = 16'hF3C0;
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y25_N29
dffeas \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem~1_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  = (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q  & (\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q  & \u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][75]~q ),
	.datac(\u1|mm_interconnect_0|ram_s1_agent_rsp_fifo|mem[0][57]~q ),
	.datad(\u1|mm_interconnect_0|ram_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 .lut_mask = 16'hC000;
defparam \u1|mm_interconnect_0|rsp_demux_003|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15] & 
// (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q )))

	.dataa(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [15]),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|rsp_mux_001|src_payload~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[15]~40 (
// Equation(s):
// \u1|nios|cpu|F_iw[15]~40_combout  = ((\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ) # ((\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & \u1|mm_interconnect_0|rsp_mux|src_data[15]~5_combout ))) # (!\u1|nios|cpu|D_iw[30]~1_combout )

	.dataa(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_data[15]~5_combout ),
	.datad(\u1|mm_interconnect_0|rsp_mux_001|src_payload~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[15]~40_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[15]~40 .lut_mask = 16'hFFB3;
defparam \u1|nios|cpu|F_iw[15]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y26_N19
dffeas \u1|nios|cpu|D_iw[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[15]~40_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[11]~6 (
// Equation(s):
// \u1|nios|cpu|E_src1[11]~6_combout  = (\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]))) # (!\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|D_iw [15]))

	.dataa(\u1|nios|cpu|D_iw [15]),
	.datab(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [11]),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_src1~32_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11]~6 .lut_mask = 16'hCCAA;
defparam \u1|nios|cpu|E_src1[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N5
dffeas \u1|nios|cpu|E_src1[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[11]~6_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[9]~18_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[11]~5 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[11]~5_combout  = (\u1|nios|cpu|E_src1 [11] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [11]))))) # (!\u1|nios|cpu|E_src1 [11] & ((\u1|nios|cpu|E_src2 [11] & ((\u1|nios|cpu|R_logic_op 
// [1]))) # (!\u1|nios|cpu|E_src2 [11] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|R_logic_op [1]))))

	.dataa(\u1|nios|cpu|E_src1 [11]),
	.datab(\u1|nios|cpu|R_logic_op [0]),
	.datac(\u1|nios|cpu|E_src2 [11]),
	.datad(\u1|nios|cpu|R_logic_op [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[11]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[11]~5 .lut_mask = 16'h7A81;
defparam \u1|nios|cpu|E_logic_result[11]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[11]~6 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[11]~6_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[11]~5_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~42_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~42_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[11]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[11]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11]~6 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[11]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y23_N25
dffeas \u1|nios|cpu|W_alu_result[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[11]~6_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [11]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[11] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal1~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal1~1_combout  = ((\u1|nios|cpu|W_alu_result [13]) # ((\u1|nios|cpu|W_alu_result [12]) # (!\u1|mm_interconnect_0|router|Equal1~0_combout ))) # (!\u1|nios|cpu|W_alu_result [11])

	.dataa(\u1|nios|cpu|W_alu_result [11]),
	.datab(\u1|nios|cpu|W_alu_result [13]),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|nios|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal1~1 .lut_mask = 16'hFFDF;
defparam \u1|mm_interconnect_0|router|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|src2_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  = (!\u1|mm_interconnect_0|router|Equal1~1_combout  & (\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout  & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.datac(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .lut_mask = 16'h4040;
defparam \u1|mm_interconnect_0|cmd_demux|src2_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout  = (\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout  & (((!\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout  & \u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1])) # 
// (!\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0])))

	.dataa(\u1|mm_interconnect_0|cmd_demux|src2_valid~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux_001|src0_valid~2_combout ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .lut_mask = 16'h20AA;
defparam \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout  = \u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder .lut_mask = 16'hFF00;
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y28_N9
dffeas \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|cmd_mux_002|saved_grant[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|mm_interconnect_0|cmd_mux_002|update_grant~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|cmd_mux_002|saved_grant[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout  = (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & ((\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ) # ((\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] 
// & \u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout )))) # (!\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1] & 
// ((\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ))))

	.dataa(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datab(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [1]),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|uav_read~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_instruction_master_agent|cp_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y28_N25
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 (
// Equation(s):
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & ((\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ))) # 
// (!\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1] & (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[1][57]~q ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .lut_mask = 16'hF0CC;
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y28_N29
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem~2_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  = (\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q  & (\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0] & 
// \u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][57]~q ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|read_latency_shift_reg [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem[0][75]~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .lut_mask = 16'hC000;
defparam \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N8
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[13]~30 (
// Equation(s):
// \u1|nios|cpu|F_iw[13]~30_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a45 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a45 ),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a13~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[13]~30_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[13]~30 .lut_mask = 16'h8C80;
defparam \u1|nios|cpu|F_iw[13]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[13]~31 (
// Equation(s):
// \u1|nios|cpu|F_iw[13]~31_combout  = ((\u1|nios|cpu|F_iw[13]~30_combout ) # ((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]))) # (!\u1|nios|cpu|D_iw[30]~1_combout )

	.dataa(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|nios|cpu|F_iw[13]~30_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [13]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[13]~31_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[13]~31 .lut_mask = 16'hFBF3;
defparam \u1|nios|cpu|F_iw[13]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y26_N25
dffeas \u1|nios|cpu|D_iw[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[13]~31_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[13] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N14
cyclone10lp_lcell_comb \u1|nios|cpu|Equal62~10 (
// Equation(s):
// \u1|nios|cpu|Equal62~10_combout  = (!\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [16] & (\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [12])))

	.dataa(\u1|nios|cpu|D_iw [13]),
	.datab(\u1|nios|cpu|D_iw [16]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [12]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal62~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal62~10 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_enabled~0 (
// Equation(s):
// \u1|nios|cpu|hbreak_enabled~0_combout  = (\u1|nios|cpu|R_ctrl_break~q ) # ((\u1|nios|cpu|hbreak_enabled~q  & ((!\u1|nios|cpu|D_op_cmpge~0_combout ) # (!\u1|nios|cpu|Equal62~10_combout ))))

	.dataa(\u1|nios|cpu|Equal62~10_combout ),
	.datab(\u1|nios|cpu|R_ctrl_break~q ),
	.datac(\u1|nios|cpu|hbreak_enabled~q ),
	.datad(\u1|nios|cpu|D_op_cmpge~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled~0 .lut_mask = 16'hDCFC;
defparam \u1|nios|cpu|hbreak_enabled~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|hbreak_enabled~feeder (
// Equation(s):
// \u1|nios|cpu|hbreak_enabled~feeder_combout  = \u1|nios|cpu|hbreak_enabled~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|hbreak_enabled~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|hbreak_enabled~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled~feeder .lut_mask = 16'hFF00;
defparam \u1|nios|cpu|hbreak_enabled~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N27
dffeas \u1|nios|cpu|hbreak_enabled (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|hbreak_enabled~feeder_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|E_valid_from_R~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|hbreak_enabled~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|hbreak_enabled .is_wysiwyg = "true";
defparam \u1|nios|cpu|hbreak_enabled .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cyclone10lp_lcell_comb \u1|nios|cpu|D_iw[30]~1 (
// Equation(s):
// \u1|nios|cpu|D_iw[30]~1_combout  = (\u1|nios|cpu|D_iw[30]~0_combout  & ((\u1|nios|cpu|hbreak_enabled~q ) # (!\u1|nios|cpu|hbreak_req~0_combout )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|hbreak_enabled~q ),
	.datac(\u1|nios|cpu|hbreak_req~0_combout ),
	.datad(\u1|nios|cpu|D_iw[30]~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_iw[30]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[30]~1 .lut_mask = 16'hCF00;
defparam \u1|nios|cpu|D_iw[30]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N22
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout  = (\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & 
// (((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q )))) # 
// (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout  & (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable 
// [0] & ((\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ))))

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|oci_ienable [0]),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal0~2_combout ),
	.datac(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_oci_debug|monitor_error~q ),
	.datad(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_avalon_reg|Equal1~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .lut_mask = 16'hD1C0;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y28_N8
cyclone10lp_lcell_comb \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder (
// Equation(s):
// \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout  = \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout 

	.dataa(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .lut_mask = 16'hAAAA;
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y28_N9
dffeas \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0]~feeder_combout ),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|spi_platform_designer_NIOS_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|address [8]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y28_N9
dffeas \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X40_Y32_N0
cyclone10lp_ram_block \u1|ram|the_altsyncram|auto_generated|ram_block1a0 (
	.portawe(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [0]),
	.portare(\u1|ram|wren~0_combout ),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(!\u1|rst_controller|r_early_rst~q ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\u1|mm_interconnect_0|cmd_mux_003|src_payload~0_combout }),
	.portaaddr({\u1|mm_interconnect_0|cmd_mux_003|src_data [50],\u1|mm_interconnect_0|cmd_mux_003|src_data [49],\u1|mm_interconnect_0|cmd_mux_003|src_data [48],\u1|mm_interconnect_0|cmd_mux_003|src_data [47],\u1|mm_interconnect_0|cmd_mux_003|src_data [46],
\u1|mm_interconnect_0|cmd_mux_003|src_data [45],\u1|mm_interconnect_0|cmd_mux_003|src_data [44],\u1|mm_interconnect_0|cmd_mux_003|src_data [43],\u1|mm_interconnect_0|cmd_mux_003|src_data [42],\u1|mm_interconnect_0|cmd_mux_003|src_data [41],
\u1|mm_interconnect_0|cmd_mux_003|src_data [40],\u1|mm_interconnect_0|cmd_mux_003|src_data [39],\u1|mm_interconnect_0|cmd_mux_003|src_data [38]}),
	.portabyteenamasks({\u1|mm_interconnect_0|cmd_mux_003|src_data [32]}),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\u1|ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .clk0_input_clock_enable = "ena0";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file = "spi_platform_designer_RAM.hex";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .logical_ram_name = "spi_platform_designer:u1|spi_platform_designer_RAM:ram|altsyncram:the_altsyncram|altsyncram_9eh1:auto_generated|ALTSYNCRAM";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_byte_size = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 10240;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \u1|ram|the_altsyncram|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~6 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~6_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~6 .lut_mask = 16'hC480;
defparam \u1|nios|cpu|F_iw[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N24
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[0]~7 (
// Equation(s):
// \u1|nios|cpu|F_iw[0]~7_combout  = (\u1|nios|cpu|D_iw[30]~1_combout  & ((\u1|nios|cpu|F_iw[0]~6_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ))))

	.dataa(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datab(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|nios|cpu|F_iw[0]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[0]~7 .lut_mask = 16'hAA80;
defparam \u1|nios|cpu|F_iw[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y28_N25
dffeas \u1|nios|cpu|D_iw[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~10 (
// Equation(s):
// \u1|nios|cpu|Equal0~10_combout  = (!\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & (!\u1|nios|cpu|D_iw [1] & \u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [0]),
	.datab(\u1|nios|cpu|D_iw [2]),
	.datac(\u1|nios|cpu|D_iw [1]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~10 .lut_mask = 16'h0400;
defparam \u1|nios|cpu|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~0_combout  = (!\u1|nios|cpu|Equal0~10_combout  & ((!\u1|nios|cpu|Equal0~9_combout ) # (!\u1|nios|cpu|D_iw [4])))

	.dataa(gnd),
	.datab(\u1|nios|cpu|Equal0~10_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic~0 .lut_mask = 16'h0333;
defparam \u1|nios|cpu|D_ctrl_logic~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~8 (
// Equation(s):
// \u1|nios|cpu|Equal0~8_combout  = (\u1|nios|cpu|D_iw [13] & (!\u1|nios|cpu|D_iw [11] & !\u1|nios|cpu|D_iw [16]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [13]),
	.datac(\u1|nios|cpu|D_iw [11]),
	.datad(\u1|nios|cpu|D_iw [16]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~8 .lut_mask = 16'h000C;
defparam \u1|nios|cpu|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_logic (
// Equation(s):
// \u1|nios|cpu|D_ctrl_logic~combout  = ((\u1|nios|cpu|D_iw [12] & (\u1|nios|cpu|Equal0~8_combout  & \u1|nios|cpu|Equal0~7_combout ))) # (!\u1|nios|cpu|D_ctrl_logic~0_combout )

	.dataa(\u1|nios|cpu|D_ctrl_logic~0_combout ),
	.datab(\u1|nios|cpu|D_iw [12]),
	.datac(\u1|nios|cpu|Equal0~8_combout ),
	.datad(\u1|nios|cpu|Equal0~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_logic~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_logic .lut_mask = 16'hD555;
defparam \u1|nios|cpu|D_ctrl_logic .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \u1|nios|cpu|R_ctrl_logic (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_ctrl_logic~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_ctrl_logic~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_ctrl_logic .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_ctrl_logic .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[9]~7 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[9]~7_combout  = (\u1|nios|cpu|E_src1 [9] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [9]))))) # (!\u1|nios|cpu|E_src1 [9] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 [9]))) 
// # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [9]))))

	.dataa(\u1|nios|cpu|R_logic_op [0]),
	.datab(\u1|nios|cpu|E_src1 [9]),
	.datac(\u1|nios|cpu|R_logic_op [1]),
	.datad(\u1|nios|cpu|E_src2 [9]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[9]~7 .lut_mask = 16'h78C1;
defparam \u1|nios|cpu|E_logic_result[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[9]~8 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[9]~8_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[9]~7_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~38_combout ))

	.dataa(\u1|nios|cpu|R_ctrl_logic~q ),
	.datab(\u1|nios|cpu|Add1~38_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[9]~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9]~8 .lut_mask = 16'hEE44;
defparam \u1|nios|cpu|W_alu_result[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N1
dffeas \u1|nios|cpu|W_alu_result[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[9]~8_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [9]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[9] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal2~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal2~0_combout  = (!\u1|nios|cpu|W_alu_result [9] & (!\u1|nios|cpu|W_alu_result [10] & (!\u1|nios|cpu|W_alu_result [11] & \u1|nios|cpu|W_alu_result [12])))

	.dataa(\u1|nios|cpu|W_alu_result [9]),
	.datab(\u1|nios|cpu|W_alu_result [10]),
	.datac(\u1|nios|cpu|W_alu_result [11]),
	.datad(\u1|nios|cpu|W_alu_result [12]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal2~0 .lut_mask = 16'h0100;
defparam \u1|mm_interconnect_0|router|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal3~0 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal3~0_combout  = (!\u1|nios|cpu|W_alu_result [13] & (!\u1|nios|cpu|W_alu_result [4] & (\u1|nios|cpu|W_alu_result [5] & !\u1|nios|cpu|W_alu_result [6])))

	.dataa(\u1|nios|cpu|W_alu_result [13]),
	.datab(\u1|nios|cpu|W_alu_result [4]),
	.datac(\u1|nios|cpu|W_alu_result [5]),
	.datad(\u1|nios|cpu|W_alu_result [6]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal3~0 .lut_mask = 16'h0010;
defparam \u1|mm_interconnect_0|router|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N2
cyclone10lp_lcell_comb \u1|mm_interconnect_0|router|Equal3~1 (
// Equation(s):
// \u1|mm_interconnect_0|router|Equal3~1_combout  = (\u1|mm_interconnect_0|router|Equal2~0_combout  & (\u1|mm_interconnect_0|router|Equal3~0_combout  & (\u1|mm_interconnect_0|router|Equal1~0_combout  & \u1|mm_interconnect_0|router|Equal2~1_combout )))

	.dataa(\u1|mm_interconnect_0|router|Equal2~0_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal3~0_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~0_combout ),
	.datad(\u1|mm_interconnect_0|router|Equal2~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|router|Equal3~1 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|router|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N12
cyclone10lp_lcell_comb \u1|led|always0~0 (
// Equation(s):
// \u1|led|always0~0_combout  = (\u1|mm_interconnect_0|router|Equal3~1_combout  & (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|led|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~0 .lut_mask = 16'h0C00;
defparam \u1|led|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N0
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  & (\u1|led|always0~0_combout  & (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & 
// \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|led|always0~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .lut_mask = 16'h0400;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N1
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|Add0~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|Add0~0_combout  = \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] $ (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|Add0~0 .lut_mask = 16'h0FF0;
defparam \u1|mm_interconnect_0|led_s1_translator|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N22
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  & (\u1|led|always0~0_combout  & (\u1|mm_interconnect_0|led_s1_translator|Add0~0_combout  & 
// \u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|led|always0~0_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_translator|Add0~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_data_master_agent|always2~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .lut_mask = 16'h4000;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N23
dffeas \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  = (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] $ 
// (((\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & \u1|led|always0~0_combout )))))

	.dataa(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 .lut_mask = 16'h060C;
defparam \u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N30
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1_combout  = (\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout  & (\u1|mm_interconnect_0|router|Equal3~1_combout  & 
// (!\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1] & \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter[1]~0_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(\u1|mm_interconnect_0|led_s1_agent_rsp_fifo|mem_used [1]),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1 .lut_mask = 16'h0800;
defparam \u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~7 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout  = (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1] & (\u1|debug|av_waitrequest~q  & \u1|mm_interconnect_0|router|Equal7~0_combout ))

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|debug_avalon_jtag_slave_agent_rsp_fifo|mem_used [1]),
	.datac(\u1|debug|av_waitrequest~q ),
	.datad(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~7 .lut_mask = 16'h3000;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ) # ((\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ) # ((!\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1] & 
// \u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used [1]),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~6_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~7_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_spi_control_port_agent_rsp_fifo|mem_used[1]~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .lut_mask = 16'hFDFC;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N20
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~3 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  = (!\u1|mm_interconnect_0|router|Equal7~0_combout  & (!\u1|mm_interconnect_0|router|Equal3~1_combout  & (\u1|mm_interconnect_0|router|Equal1~1_combout  & 
// \u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q )))

	.dataa(\u1|mm_interconnect_0|router|Equal7~0_combout ),
	.datab(\u1|mm_interconnect_0|router|Equal3~1_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~3 .lut_mask = 16'h1000;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~4 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout  = (\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout  & (\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout  & (\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout  & 
// \u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout )))

	.dataa(\u1|mm_interconnect_0|cmd_demux|sink_ready~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~3_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~1_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~4 .lut_mask = 16'h8000;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|sink_ready~10 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|sink_ready~10_combout  = (!\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q  & (\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0] & 
// !\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|the_spi_platform_designer_NIOS_cpu_nios2_oci|the_spi_platform_designer_NIOS_cpu_nios2_ocimem|waitrequest~q ),
	.datac(\u1|mm_interconnect_0|cmd_mux_002|saved_grant [0]),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_agent_rsp_fifo|mem_used [1]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~10 .lut_mask = 16'h0030;
defparam \u1|mm_interconnect_0|cmd_demux|sink_ready~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0~1 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout  = (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ) # ((\u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout ) # ((\u1|mm_interconnect_0|cmd_demux|sink_ready~10_combout  & 
// !\u1|mm_interconnect_0|router|Equal1~1_combout )))

	.dataa(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg~2_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|sink_ready~10_combout ),
	.datac(\u1|mm_interconnect_0|router|Equal1~1_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|sink_ready~9_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .lut_mask = 16'hFFAE;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_demux|WideOr0 (
// Equation(s):
// \u1|mm_interconnect_0|cmd_demux|WideOr0~combout  = (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1_combout ) # ((\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ) # ((\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ) # 
// (\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg~1_combout ),
	.datab(\u1|mm_interconnect_0|cmd_demux|WideOr0~0_combout ),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~4_combout ),
	.datad(\u1|mm_interconnect_0|cmd_demux|WideOr0~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0 .lut_mask = 16'hFFFE;
defparam \u1|mm_interconnect_0|cmd_demux|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N10
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  = (\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q  & \u1|mm_interconnect_0|cmd_demux|WideOr0~combout )

	.dataa(\u1|debug|spi_platform_designer_DEBUG_alt_jtag_atlantic|rst1~q ),
	.datab(gnd),
	.datac(\u1|mm_interconnect_0|cmd_demux|WideOr0~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 .lut_mask = 16'hA0A0;
defparam \u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cyclone10lp_lcell_comb \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 (
// Equation(s):
// \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout  = (\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & ((\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ) # 
// ((\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout  & \u1|nios|cpu|d_write~q ))))

	.dataa(\u1|mm_interconnect_0|nios_data_master_translator|read_accepted~0_combout ),
	.datab(\u1|nios|cpu|d_write~q ),
	.datac(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datad(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .lut_mask = 16'hF800;
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N19
dffeas \u1|mm_interconnect_0|nios_data_master_translator|write_accepted (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|nios_data_master_translator|write_accepted .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|led_s1_agent|m0_write~0 (
// Equation(s):
// \u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  = (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & \u1|nios|cpu|d_write~q )

	.dataa(gnd),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~0 .lut_mask = 16'h3300;
defparam \u1|mm_interconnect_0|led_s1_agent|m0_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y25_N10
cyclone10lp_lcell_comb \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[1] (
// Equation(s):
// \u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1] = (\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout  & (\u1|mm_interconnect_0|cmd_mux_003|src_data [51] & (\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout  & 
// \u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout )))

	.dataa(\u1|mm_interconnect_0|led_s1_agent|m0_write~0_combout ),
	.datab(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.datac(\u1|mm_interconnect_0|cmd_demux|sink_ready~0_combout ),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|WideOr1~combout ),
	.cin(gnd),
	.combout(\u1|ram|the_altsyncram|auto_generated|decode3|eq_node [1]),
	.cout());
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[1] .lut_mask = 16'h8000;
defparam \u1|ram|the_altsyncram|auto_generated|decode3|eq_node[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[4]~14 (
// Equation(s):
// \u1|nios|cpu|F_iw[4]~14_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|ram_block1a36~portadataout ),
	.datab(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a4~portadataout ),
	.datad(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[4]~14 .lut_mask = 16'hB800;
defparam \u1|nios|cpu|F_iw[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N18
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[4]~15 (
// Equation(s):
// \u1|nios|cpu|F_iw[4]~15_combout  = (\u1|nios|cpu|F_iw[4]~14_combout ) # (((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4] & \u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout )) # (!\u1|nios|cpu|D_iw[30]~1_combout ))

	.dataa(\u1|nios|cpu|F_iw[4]~14_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [4]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[4]~15 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y27_N19
dffeas \u1|nios|cpu|D_iw[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~3 (
// Equation(s):
// \u1|nios|cpu|Equal0~3_combout  = (\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|D_iw [5])

	.dataa(gnd),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [5]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~3 .lut_mask = 16'hCC00;
defparam \u1|nios|cpu|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N26
cyclone10lp_lcell_comb \u1|nios|cpu|D_logic_op_raw[0]~1 (
// Equation(s):
// \u1|nios|cpu|D_logic_op_raw[0]~1_combout  = (\u1|nios|cpu|Equal0~3_combout  & ((\u1|nios|cpu|Equal0~2_combout  & (\u1|nios|cpu|D_iw [14])) # (!\u1|nios|cpu|Equal0~2_combout  & ((\u1|nios|cpu|D_iw [3]))))) # (!\u1|nios|cpu|Equal0~3_combout  & 
// (((\u1|nios|cpu|D_iw [3]))))

	.dataa(\u1|nios|cpu|Equal0~3_combout ),
	.datab(\u1|nios|cpu|Equal0~2_combout ),
	.datac(\u1|nios|cpu|D_iw [14]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .lut_mask = 16'hF780;
defparam \u1|nios|cpu|D_logic_op_raw[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N27
dffeas \u1|nios|cpu|R_compare_op[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_logic_result[15]~2 (
// Equation(s):
// \u1|nios|cpu|E_logic_result[15]~2_combout  = (\u1|nios|cpu|E_src1 [15] & (\u1|nios|cpu|R_logic_op [1] $ (((\u1|nios|cpu|R_logic_op [0] & \u1|nios|cpu|E_src2 [15]))))) # (!\u1|nios|cpu|E_src1 [15] & ((\u1|nios|cpu|R_logic_op [1] & ((\u1|nios|cpu|E_src2 
// [15]))) # (!\u1|nios|cpu|R_logic_op [1] & (!\u1|nios|cpu|R_logic_op [0] & !\u1|nios|cpu|E_src2 [15]))))

	.dataa(\u1|nios|cpu|E_src1 [15]),
	.datab(\u1|nios|cpu|R_logic_op [1]),
	.datac(\u1|nios|cpu|R_logic_op [0]),
	.datad(\u1|nios|cpu|E_src2 [15]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_logic_result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_logic_result[15]~2 .lut_mask = 16'h6C89;
defparam \u1|nios|cpu|E_logic_result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N2
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~0 (
// Equation(s):
// \u1|nios|cpu|Equal127~0_combout  = (!\u1|nios|cpu|E_logic_result[17]~0_combout  & (!\u1|nios|cpu|E_logic_result[15]~2_combout  & (!\u1|nios|cpu|E_logic_result[16]~1_combout  & !\u1|nios|cpu|E_logic_result[14]~3_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[17]~0_combout ),
	.datab(\u1|nios|cpu|E_logic_result[15]~2_combout ),
	.datac(\u1|nios|cpu|E_logic_result[16]~1_combout ),
	.datad(\u1|nios|cpu|E_logic_result[14]~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~0 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~3 (
// Equation(s):
// \u1|nios|cpu|Equal127~3_combout  = (!\u1|nios|cpu|E_logic_result[2]~15_combout  & (!\u1|nios|cpu|E_logic_result[3]~14_combout  & (!\u1|nios|cpu|E_logic_result[4]~12_combout  & !\u1|nios|cpu|E_logic_result[5]~10_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[2]~15_combout ),
	.datab(\u1|nios|cpu|E_logic_result[3]~14_combout ),
	.datac(\u1|nios|cpu|E_logic_result[4]~12_combout ),
	.datad(\u1|nios|cpu|E_logic_result[5]~10_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~3 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~1 (
// Equation(s):
// \u1|nios|cpu|Equal127~1_combout  = (!\u1|nios|cpu|E_logic_result[12]~4_combout  & (!\u1|nios|cpu|E_logic_result[10]~6_combout  & (!\u1|nios|cpu|E_logic_result[13]~13_combout  & !\u1|nios|cpu|E_logic_result[11]~5_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[12]~4_combout ),
	.datab(\u1|nios|cpu|E_logic_result[10]~6_combout ),
	.datac(\u1|nios|cpu|E_logic_result[13]~13_combout ),
	.datad(\u1|nios|cpu|E_logic_result[11]~5_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~1 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N22
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~2 (
// Equation(s):
// \u1|nios|cpu|Equal127~2_combout  = (!\u1|nios|cpu|E_logic_result[6]~11_combout  & (!\u1|nios|cpu|E_logic_result[7]~9_combout  & (!\u1|nios|cpu|E_logic_result[8]~8_combout  & !\u1|nios|cpu|E_logic_result[9]~7_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[6]~11_combout ),
	.datab(\u1|nios|cpu|E_logic_result[7]~9_combout ),
	.datac(\u1|nios|cpu|E_logic_result[8]~8_combout ),
	.datad(\u1|nios|cpu|E_logic_result[9]~7_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~2 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~4 (
// Equation(s):
// \u1|nios|cpu|Equal127~4_combout  = (\u1|nios|cpu|Equal127~0_combout  & (\u1|nios|cpu|Equal127~3_combout  & (\u1|nios|cpu|Equal127~1_combout  & \u1|nios|cpu|Equal127~2_combout )))

	.dataa(\u1|nios|cpu|Equal127~0_combout ),
	.datab(\u1|nios|cpu|Equal127~3_combout ),
	.datac(\u1|nios|cpu|Equal127~1_combout ),
	.datad(\u1|nios|cpu|Equal127~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~4 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N23
dffeas \u1|nios|cpu|R_compare_op[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_logic_op_raw[1]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_compare_op [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_compare_op[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_compare_op[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~5 (
// Equation(s):
// \u1|nios|cpu|Equal127~5_combout  = (!\u1|nios|cpu|E_logic_result[0]~16_combout  & (!\u1|nios|cpu|E_logic_result[29]~19_combout  & (!\u1|nios|cpu|E_logic_result[31]~17_combout  & !\u1|nios|cpu|E_logic_result[30]~18_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[0]~16_combout ),
	.datab(\u1|nios|cpu|E_logic_result[29]~19_combout ),
	.datac(\u1|nios|cpu|E_logic_result[31]~17_combout ),
	.datad(\u1|nios|cpu|E_logic_result[30]~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~5 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N20
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~6 (
// Equation(s):
// \u1|nios|cpu|Equal127~6_combout  = (!\u1|nios|cpu|E_logic_result[27]~21_combout  & (!\u1|nios|cpu|E_logic_result[26]~22_combout  & (!\u1|nios|cpu|E_logic_result[25]~23_combout  & !\u1|nios|cpu|E_logic_result[28]~20_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[27]~21_combout ),
	.datab(\u1|nios|cpu|E_logic_result[26]~22_combout ),
	.datac(\u1|nios|cpu|E_logic_result[25]~23_combout ),
	.datad(\u1|nios|cpu|E_logic_result[28]~20_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~6 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~7 (
// Equation(s):
// \u1|nios|cpu|Equal127~7_combout  = (!\u1|nios|cpu|E_logic_result[21]~27_combout  & (!\u1|nios|cpu|E_logic_result[24]~24_combout  & (!\u1|nios|cpu|E_logic_result[22]~26_combout  & !\u1|nios|cpu|E_logic_result[23]~25_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[21]~27_combout ),
	.datab(\u1|nios|cpu|E_logic_result[24]~24_combout ),
	.datac(\u1|nios|cpu|E_logic_result[22]~26_combout ),
	.datad(\u1|nios|cpu|E_logic_result[23]~25_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~7_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~7 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~8 (
// Equation(s):
// \u1|nios|cpu|Equal127~8_combout  = (!\u1|nios|cpu|E_logic_result[19]~29_combout  & (!\u1|nios|cpu|E_logic_result[1]~30_combout  & (!\u1|nios|cpu|E_logic_result[18]~31_combout  & !\u1|nios|cpu|E_logic_result[20]~28_combout )))

	.dataa(\u1|nios|cpu|E_logic_result[19]~29_combout ),
	.datab(\u1|nios|cpu|E_logic_result[1]~30_combout ),
	.datac(\u1|nios|cpu|E_logic_result[18]~31_combout ),
	.datad(\u1|nios|cpu|E_logic_result[20]~28_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~8 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal127~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N26
cyclone10lp_lcell_comb \u1|nios|cpu|Equal127~9 (
// Equation(s):
// \u1|nios|cpu|Equal127~9_combout  = (\u1|nios|cpu|Equal127~5_combout  & (\u1|nios|cpu|Equal127~6_combout  & (\u1|nios|cpu|Equal127~7_combout  & \u1|nios|cpu|Equal127~8_combout )))

	.dataa(\u1|nios|cpu|Equal127~5_combout ),
	.datab(\u1|nios|cpu|Equal127~6_combout ),
	.datac(\u1|nios|cpu|Equal127~7_combout ),
	.datad(\u1|nios|cpu|Equal127~8_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal127~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal127~9 .lut_mask = 16'h8000;
defparam \u1|nios|cpu|Equal127~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~0 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~0_combout  = (\u1|nios|cpu|R_compare_op [0] & (\u1|nios|cpu|R_compare_op [1] & ((!\u1|nios|cpu|Equal127~9_combout ) # (!\u1|nios|cpu|Equal127~4_combout )))) # (!\u1|nios|cpu|R_compare_op [0] & (\u1|nios|cpu|Equal127~4_combout  & 
// (!\u1|nios|cpu|R_compare_op [1] & \u1|nios|cpu|Equal127~9_combout )))

	.dataa(\u1|nios|cpu|R_compare_op [0]),
	.datab(\u1|nios|cpu|Equal127~4_combout ),
	.datac(\u1|nios|cpu|R_compare_op [1]),
	.datad(\u1|nios|cpu|Equal127~9_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~0 .lut_mask = 16'h24A0;
defparam \u1|nios|cpu|E_cmp_result~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
cyclone10lp_lcell_comb \u1|nios|cpu|Add1~98 (
// Equation(s):
// \u1|nios|cpu|Add1~98_combout  = \u1|nios|cpu|Add1~97  $ (\u1|nios|cpu|E_alu_sub~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_alu_sub~q ),
	.cin(\u1|nios|cpu|Add1~97 ),
	.combout(\u1|nios|cpu|Add1~98_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Add1~98 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|Add1~98 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|E_cmp_result~1 (
// Equation(s):
// \u1|nios|cpu|E_cmp_result~1_combout  = (\u1|nios|cpu|E_cmp_result~0_combout ) # ((\u1|nios|cpu|R_compare_op [0] & (!\u1|nios|cpu|R_compare_op [1] & !\u1|nios|cpu|Add1~98_combout )) # (!\u1|nios|cpu|R_compare_op [0] & (\u1|nios|cpu|R_compare_op [1] & 
// \u1|nios|cpu|Add1~98_combout )))

	.dataa(\u1|nios|cpu|R_compare_op [0]),
	.datab(\u1|nios|cpu|E_cmp_result~0_combout ),
	.datac(\u1|nios|cpu|R_compare_op [1]),
	.datad(\u1|nios|cpu|Add1~98_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_cmp_result~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_cmp_result~1 .lut_mask = 16'hDCCE;
defparam \u1|nios|cpu|E_cmp_result~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y21_N25
dffeas \u1|nios|cpu|W_cmp_result (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_cmp_result~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_cmp_result~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_cmp_result .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_cmp_result .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~0_combout  = (\u1|nios|cpu|W_cmp_result~q  & \u1|nios|cpu|R_ctrl_br_cmp~q )

	.dataa(\u1|nios|cpu|W_cmp_result~q ),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .lut_mask = 16'hA0A0;
defparam \u1|nios|cpu|W_rf_wr_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a32~portadataout ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .lut_mask = 16'hC480;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y28_N16
cyclone10lp_lcell_comb \u1|led|always0~1 (
// Equation(s):
// \u1|led|always0~1_combout  = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q  & (\u1|nios|cpu|d_write~q  & !\u1|nios|cpu|W_alu_result [2])))

	.dataa(\u1|nios|cpu|W_alu_result [3]),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|write_accepted~q ),
	.datac(\u1|nios|cpu|d_write~q ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|led|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~1 .lut_mask = 16'h0010;
defparam \u1|led|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cyclone10lp_lcell_comb \u1|esc_spi_cs|always0~2 (
// Equation(s):
// \u1|esc_spi_cs|always0~2_combout  = (\u1|esc_spi_cs|always0~1_combout  & (!\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0] & (\u1|led|always0~1_combout  & !\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1])))

	.dataa(\u1|esc_spi_cs|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [0]),
	.datac(\u1|led|always0~1_combout ),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|wait_latency_counter [1]),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|always0~2 .lut_mask = 16'h0020;
defparam \u1|esc_spi_cs|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N16
cyclone10lp_lcell_comb \u1|esc_spi_cs|data_out~0 (
// Equation(s):
// \u1|esc_spi_cs|data_out~0_combout  = (\u1|esc_spi_cs|always0~2_combout  & (!\u1|nios|cpu|d_writedata [0])) # (!\u1|esc_spi_cs|always0~2_combout  & ((\u1|esc_spi_cs|data_out~q )))

	.dataa(\u1|esc_spi_cs|always0~2_combout ),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(\u1|esc_spi_cs|data_out~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out~0 .lut_mask = 16'h7272;
defparam \u1|esc_spi_cs|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N17
dffeas \u1|esc_spi_cs|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi_cs|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi_cs|data_out .is_wysiwyg = "true";
defparam \u1|esc_spi_cs|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N22
cyclone10lp_lcell_comb \u1|esc_spi_cs|readdata[0] (
// Equation(s):
// \u1|esc_spi_cs|readdata [0] = (!\u1|nios|cpu|W_alu_result [3] & (!\u1|nios|cpu|W_alu_result [2] & !\u1|esc_spi_cs|data_out~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|nios|cpu|W_alu_result [2]),
	.datad(\u1|esc_spi_cs|data_out~q ),
	.cin(gnd),
	.combout(\u1|esc_spi_cs|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi_cs|readdata[0] .lut_mask = 16'h0003;
defparam \u1|esc_spi_cs|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y25_N23
dffeas \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi_cs|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y28_N18
cyclone10lp_lcell_comb \u1|debug|av_readdata[0]~1 (
// Equation(s):
// \u1|debug|av_readdata[0]~1_combout  = (\u1|debug|read_0~q  & ((\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]))) # (!\u1|debug|read_0~q  & (\u1|debug|ien_AF~q ))

	.dataa(\u1|debug|ien_AF~q ),
	.datab(\u1|debug|the_spi_platform_designer_DEBUG_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|q_b [0]),
	.datac(\u1|debug|read_0~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|debug|av_readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debug|av_readdata[0]~1 .lut_mask = 16'hCACA;
defparam \u1|debug|av_readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y28_N19
dffeas \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|debug|av_readdata[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout  = (\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0] & \u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0])))) # (!\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0] & ((\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]))))

	.dataa(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|av_readdata_pre [0]),
	.datac(\u1|mm_interconnect_0|debug_avalon_jtag_slave_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|esc_spi_cs_s1_translator|read_latency_shift_reg [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 .lut_mask = 16'hECA0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y28_N8
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout  = (\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ) # ((\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0] & 
// \u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout )))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[0]~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|src_data[0]~1_combout ),
	.datac(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 .lut_mask = 16'hFEEE;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|spi_slave_select_holding_reg[0]~0 (
// Equation(s):
// \u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout  = !\u1|nios|cpu|d_writedata [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|d_writedata [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .lut_mask = 16'h00FF;
defparam \u1|esc_spi|spi_slave_select_holding_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y29_N9
dffeas \u1|esc_spi|spi_slave_select_holding_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|spi_slave_select_holding_reg[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|slaveselect_wr_strobe~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_holding_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y29_N17
dffeas \u1|esc_spi|spi_slave_select_reg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|spi_slave_select_holding_reg [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u1|esc_spi|always6~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|spi_slave_select_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|spi_slave_select_reg[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|spi_slave_select_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~0 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~0_combout  = (\u1|nios|cpu|W_alu_result [2] & ((!\u1|esc_spi|spi_slave_select_reg [0]))) # (!\u1|nios|cpu|W_alu_result [2] & (\u1|esc_spi|endofpacketvalue_reg [0]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [2]),
	.datac(\u1|esc_spi|endofpacketvalue_reg [0]),
	.datad(\u1|esc_spi|spi_slave_select_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .lut_mask = 16'h30FC;
defparam \u1|esc_spi|p1_data_to_cpu[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cyclone10lp_lcell_comb \u1|esc_spi|p1_data_to_cpu[0]~1 (
// Equation(s):
// \u1|esc_spi|p1_data_to_cpu[0]~1_combout  = (\u1|esc_spi|data_to_cpu[1]~0_combout  & (\u1|nios|cpu|W_alu_result [4] & (\u1|esc_spi|p1_data_to_cpu[0]~0_combout ))) # (!\u1|esc_spi|data_to_cpu[1]~0_combout  & (((\u1|esc_spi|rx_holding_reg [0]))))

	.dataa(\u1|nios|cpu|W_alu_result [4]),
	.datab(\u1|esc_spi|p1_data_to_cpu[0]~0_combout ),
	.datac(\u1|esc_spi|data_to_cpu[1]~0_combout ),
	.datad(\u1|esc_spi|rx_holding_reg [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .lut_mask = 16'h8F80;
defparam \u1|esc_spi|p1_data_to_cpu[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y29_N9
dffeas \u1|esc_spi|data_to_cpu[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|p1_data_to_cpu[0]~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|data_to_cpu [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|data_to_cpu[0] .is_wysiwyg = "true";
defparam \u1|esc_spi|data_to_cpu[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N27
dffeas \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_spi|data_to_cpu [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y19_N22
cyclone10lp_io_ibuf \esc_eepdone_input_export_pin_n1~input (
	.i(esc_eepdone_input_export_pin_n1),
	.ibar(gnd),
	.o(\esc_eepdone_input_export_pin_n1~input_o ));
// synopsys translate_off
defparam \esc_eepdone_input_export_pin_n1~input .bus_hold = "false";
defparam \esc_eepdone_input_export_pin_n1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N4
cyclone10lp_lcell_comb \u1|esc_eepdone_input|read_mux_out (
// Equation(s):
// \u1|esc_eepdone_input|read_mux_out~combout  = (!\u1|nios|cpu|W_alu_result [3] & (\esc_eepdone_input_export_pin_n1~input_o  & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\esc_eepdone_input_export_pin_n1~input_o ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|esc_eepdone_input|read_mux_out~combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_eepdone_input|read_mux_out .lut_mask = 16'h0030;
defparam \u1|esc_eepdone_input|read_mux_out .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N5
dffeas \u1|esc_eepdone_input|readdata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_eepdone_input|read_mux_out~combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_eepdone_input|readdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_eepdone_input|readdata[0] .is_wysiwyg = "true";
defparam \u1|esc_eepdone_input|readdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y26_N25
dffeas \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|esc_eepdone_input|readdata [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N2
cyclone10lp_lcell_comb \u1|led|readdata[0] (
// Equation(s):
// \u1|led|readdata [0] = (!\u1|nios|cpu|W_alu_result [3] & (\u1|led|data_out~q  & !\u1|nios|cpu|W_alu_result [2]))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_alu_result [3]),
	.datac(\u1|led|data_out~q ),
	.datad(\u1|nios|cpu|W_alu_result [2]),
	.cin(gnd),
	.combout(\u1|led|readdata [0]),
	.cout());
// synopsys translate_off
defparam \u1|led|readdata[0] .lut_mask = 16'h0030;
defparam \u1|led|readdata[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N3
dffeas \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|readdata [0]),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .is_wysiwyg = "true";
defparam \u1|mm_interconnect_0|led_s1_translator|av_readdata_pre[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout  = (\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & ((\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]) # 
// ((\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & \u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0])))) # (!\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0] & 
// (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0] & (\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0])))

	.dataa(\u1|mm_interconnect_0|led_s1_translator|read_latency_shift_reg [0]),
	.datab(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_eepdone_input_s1_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|led_s1_translator|av_readdata_pre [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cyclone10lp_lcell_comb \u1|mm_interconnect_0|rsp_mux|src_data[0]~4 (
// Equation(s):
// \u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout  = (\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ) # ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ) # ((\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg 
// [0] & \u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0])))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_payload~0_combout ),
	.datab(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|read_latency_shift_reg [0]),
	.datac(\u1|mm_interconnect_0|esc_spi_spi_control_port_translator|av_readdata_pre [0]),
	.datad(\u1|mm_interconnect_0|rsp_mux|src_data[0]~3_combout ),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~4 .lut_mask = 16'hFFEA;
defparam \u1|mm_interconnect_0|rsp_mux|src_data[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout  = (\u1|nios|cpu|av_ld_rshift8~1_combout  & (((\u1|nios|cpu|av_ld_byte1_data [0])))) # (!\u1|nios|cpu|av_ld_rshift8~1_combout  & ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ) # 
// ((\u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ))))

	.dataa(\u1|mm_interconnect_0|rsp_mux|src_data[0]~2_combout ),
	.datab(\u1|nios|cpu|av_ld_rshift8~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_mux|src_data[0]~4_combout ),
	.datad(\u1|nios|cpu|av_ld_byte1_data [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0 .lut_mask = 16'hFE32;
defparam \u1|nios|cpu|av_ld_byte0_data_nxt[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y24_N17
dffeas \u1|nios|cpu|av_ld_byte0_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_byte0_data_nxt[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|av_ld_byte0_data[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_byte0_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_byte0_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_byte0_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N10
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~0 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~0_combout  = (!\u1|nios|cpu|D_iw [8] & ((\u1|nios|cpu|D_iw [6] & (\u1|nios|cpu|W_estatus_reg~q )) # (!\u1|nios|cpu|D_iw [6] & ((\u1|nios|cpu|W_status_reg_pie~q )))))

	.dataa(\u1|nios|cpu|W_estatus_reg~q ),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|W_status_reg_pie~q ),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .lut_mask = 16'h00B8;
defparam \u1|nios|cpu|E_control_rd_data[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~1_combout  = (\u1|nios|cpu|D_iw [7] & (\u1|nios|cpu|W_bstatus_reg~q  & ((!\u1|nios|cpu|D_iw [8])))) # (!\u1|nios|cpu|D_iw [7] & (((\u1|nios|cpu|W_ipending_reg [0] & \u1|nios|cpu|D_iw [8]))))

	.dataa(\u1|nios|cpu|W_bstatus_reg~q ),
	.datab(\u1|nios|cpu|W_ipending_reg [0]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|D_iw [8]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .lut_mask = 16'h0CA0;
defparam \u1|nios|cpu|E_control_rd_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~2_combout  = (\u1|nios|cpu|E_control_rd_data[0]~0_combout  & (((!\u1|nios|cpu|D_iw [6] & \u1|nios|cpu|E_control_rd_data[0]~1_combout )) # (!\u1|nios|cpu|D_iw [7]))) # (!\u1|nios|cpu|E_control_rd_data[0]~0_combout  & 
// (!\u1|nios|cpu|D_iw [6] & ((\u1|nios|cpu|E_control_rd_data[0]~1_combout ))))

	.dataa(\u1|nios|cpu|E_control_rd_data[0]~0_combout ),
	.datab(\u1|nios|cpu|D_iw [6]),
	.datac(\u1|nios|cpu|D_iw [7]),
	.datad(\u1|nios|cpu|E_control_rd_data[0]~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .lut_mask = 16'h3B0A;
defparam \u1|nios|cpu|E_control_rd_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cyclone10lp_lcell_comb \u1|nios|cpu|E_control_rd_data[0]~3 (
// Equation(s):
// \u1|nios|cpu|E_control_rd_data[0]~3_combout  = (\u1|nios|cpu|W_ienable_reg [0] & ((\u1|nios|cpu|Equal135~1_combout ) # ((\u1|nios|cpu|E_control_rd_data[0]~2_combout  & \u1|nios|cpu|Equal135~0_combout )))) # (!\u1|nios|cpu|W_ienable_reg [0] & 
// (\u1|nios|cpu|E_control_rd_data[0]~2_combout  & (\u1|nios|cpu|Equal135~0_combout )))

	.dataa(\u1|nios|cpu|W_ienable_reg [0]),
	.datab(\u1|nios|cpu|E_control_rd_data[0]~2_combout ),
	.datac(\u1|nios|cpu|Equal135~0_combout ),
	.datad(\u1|nios|cpu|Equal135~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_control_rd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_control_rd_data[0]~3 .lut_mask = 16'hEAC0;
defparam \u1|nios|cpu|E_control_rd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N9
dffeas \u1|nios|cpu|W_control_rd_data[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_control_rd_data[0]~3_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_control_rd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_control_rd_data[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_control_rd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~1 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~1_combout  = (!\u1|nios|cpu|R_ctrl_br_cmp~q  & ((\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & (\u1|nios|cpu|W_control_rd_data [0])) # (!\u1|nios|cpu|R_ctrl_rd_ctl_reg~q  & ((\u1|nios|cpu|W_alu_result [0])))))

	.dataa(\u1|nios|cpu|W_control_rd_data [0]),
	.datab(\u1|nios|cpu|W_alu_result [0]),
	.datac(\u1|nios|cpu|R_ctrl_br_cmp~q ),
	.datad(\u1|nios|cpu|R_ctrl_rd_ctl_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .lut_mask = 16'h0A0C;
defparam \u1|nios|cpu|W_rf_wr_data[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wr_data[0]~2 (
// Equation(s):
// \u1|nios|cpu|W_rf_wr_data[0]~2_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|av_ld_byte0_data [0])))) # (!\u1|nios|cpu|R_ctrl_ld~q  & ((\u1|nios|cpu|W_rf_wr_data[0]~0_combout ) # ((\u1|nios|cpu|W_rf_wr_data[0]~1_combout ))))

	.dataa(\u1|nios|cpu|W_rf_wr_data[0]~0_combout ),
	.datab(\u1|nios|cpu|av_ld_byte0_data [0]),
	.datac(\u1|nios|cpu|W_rf_wr_data[0]~1_combout ),
	.datad(\u1|nios|cpu|R_ctrl_ld~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wr_data[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .lut_mask = 16'hCCFA;
defparam \u1|nios|cpu|W_rf_wr_data[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_src1[15]~2 (
// Equation(s):
// \u1|nios|cpu|E_src1[15]~2_combout  = (\u1|nios|cpu|R_src1~32_combout  & (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15])) # (!\u1|nios|cpu|R_src1~32_combout  & ((\u1|nios|cpu|D_iw [19])))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_a|the_altsyncram|auto_generated|q_b [15]),
	.datab(\u1|nios|cpu|R_src1~32_combout ),
	.datac(gnd),
	.datad(\u1|nios|cpu|D_iw [19]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_src1[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15]~2 .lut_mask = 16'hBB88;
defparam \u1|nios|cpu|E_src1[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y23_N17
dffeas \u1|nios|cpu|E_src1[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_src1[15]~2_combout ),
	.asdata(\u1|nios|cpu|F_pc_plus_one[13]~26_combout ),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|R_src1~33_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src1[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src1[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cyclone10lp_lcell_comb \u1|nios|cpu|W_alu_result[15]~2 (
// Equation(s):
// \u1|nios|cpu|W_alu_result[15]~2_combout  = (\u1|nios|cpu|R_ctrl_logic~q  & ((\u1|nios|cpu|E_logic_result[15]~2_combout ))) # (!\u1|nios|cpu|R_ctrl_logic~q  & (\u1|nios|cpu|Add1~50_combout ))

	.dataa(\u1|nios|cpu|Add1~50_combout ),
	.datab(\u1|nios|cpu|R_ctrl_logic~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_logic_result[15]~2_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_alu_result[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15]~2 .lut_mask = 16'hEE22;
defparam \u1|nios|cpu|W_alu_result[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y23_N13
dffeas \u1|nios|cpu|W_alu_result[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_alu_result[15]~2_combout ),
	.asdata(\u1|nios|cpu|E_shift_rot_result [15]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(\u1|nios|cpu|E_alu_result~0_combout ),
	.sload(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_alu_result [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_alu_result[15] .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_alu_result[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N4
cyclone10lp_lcell_comb \u1|mm_interconnect_0|cmd_mux_003|src_data[51] (
// Equation(s):
// \u1|mm_interconnect_0|cmd_mux_003|src_data [51] = (\u1|nios|cpu|W_alu_result [15] & ((\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]) # ((\u1|nios|cpu|F_pc [13] & \u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))) # (!\u1|nios|cpu|W_alu_result [15] 
// & (\u1|nios|cpu|F_pc [13] & (\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1])))

	.dataa(\u1|nios|cpu|W_alu_result [15]),
	.datab(\u1|nios|cpu|F_pc [13]),
	.datac(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [1]),
	.datad(\u1|mm_interconnect_0|cmd_mux_003|saved_grant [0]),
	.cin(gnd),
	.combout(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.cout());
// synopsys translate_off
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[51] .lut_mask = 16'hEAC0;
defparam \u1|mm_interconnect_0|cmd_mux_003|src_data[51] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y27_N17
dffeas \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|mm_interconnect_0|cmd_mux_003|src_data [51]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\u1|rst_controller|r_early_rst~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \u1|ram|the_altsyncram|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[1]~8 (
// Equation(s):
// \u1|nios|cpu|F_iw[1]~8_combout  = (\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout  & ((\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & (\u1|ram|the_altsyncram|auto_generated|ram_block1a33 )) # 
// (!\u1|ram|the_altsyncram|auto_generated|address_reg_a [0] & ((\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout )))))

	.dataa(\u1|ram|the_altsyncram|auto_generated|address_reg_a [0]),
	.datab(\u1|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout ),
	.datac(\u1|ram|the_altsyncram|auto_generated|ram_block1a33 ),
	.datad(\u1|ram|the_altsyncram|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[1]~8 .lut_mask = 16'hC480;
defparam \u1|nios|cpu|F_iw[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cyclone10lp_lcell_comb \u1|nios|cpu|F_iw[1]~9 (
// Equation(s):
// \u1|nios|cpu|F_iw[1]~9_combout  = (\u1|nios|cpu|F_iw[1]~8_combout ) # (((\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout  & \u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1])) # (!\u1|nios|cpu|D_iw[30]~1_combout ))

	.dataa(\u1|nios|cpu|F_iw[1]~8_combout ),
	.datab(\u1|nios|cpu|D_iw[30]~1_combout ),
	.datac(\u1|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout ),
	.datad(\u1|mm_interconnect_0|nios_debug_mem_slave_translator|av_readdata_pre [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|F_iw[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|F_iw[1]~9 .lut_mask = 16'hFBBB;
defparam \u1|nios|cpu|F_iw[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y26_N11
dffeas \u1|nios|cpu|D_iw[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|F_iw[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|nios|cpu|F_valid~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|D_iw [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|D_iw[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|D_iw[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N24
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~0 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~0_combout  = (\u1|nios|cpu|D_iw [4] & (((\u1|nios|cpu|D_iw [2]) # (!\u1|nios|cpu|D_iw [3])) # (!\u1|nios|cpu|D_iw [5]))) # (!\u1|nios|cpu|D_iw [4] & ((\u1|nios|cpu|D_iw [3]) # (\u1|nios|cpu|D_iw [5] $ (\u1|nios|cpu|D_iw 
// [2]))))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .lut_mask = 16'hF7DE;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~1 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~1_combout  = (\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [3] & ((\u1|nios|cpu|D_iw [5]) # (\u1|nios|cpu|D_iw [2])))) # (!\u1|nios|cpu|D_iw [4] & (\u1|nios|cpu|D_iw [5] & (\u1|nios|cpu|D_iw [2] & !\u1|nios|cpu|D_iw [3])))

	.dataa(\u1|nios|cpu|D_iw [5]),
	.datab(\u1|nios|cpu|D_iw [4]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .lut_mask = 16'hC820;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cyclone10lp_lcell_comb \u1|nios|cpu|D_ctrl_b_is_dst~2 (
// Equation(s):
// \u1|nios|cpu|D_ctrl_b_is_dst~2_combout  = (\u1|nios|cpu|D_iw [1] & (\u1|nios|cpu|D_iw [0] & ((!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ) # (!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout )))) # (!\u1|nios|cpu|D_iw [1] & ((\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & 
// (!\u1|nios|cpu|D_iw [0])) # (!\u1|nios|cpu|D_ctrl_b_is_dst~0_combout  & ((!\u1|nios|cpu|D_ctrl_b_is_dst~1_combout )))))

	.dataa(\u1|nios|cpu|D_iw [1]),
	.datab(\u1|nios|cpu|D_ctrl_b_is_dst~0_combout ),
	.datac(\u1|nios|cpu|D_iw [0]),
	.datad(\u1|nios|cpu|D_ctrl_b_is_dst~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .lut_mask = 16'h24B5;
defparam \u1|nios|cpu|D_ctrl_b_is_dst~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~11 (
// Equation(s):
// \u1|nios|cpu|Equal0~11_combout  = (!\u1|nios|cpu|D_iw [3] & (\u1|nios|cpu|D_iw [0] & (\u1|nios|cpu|D_iw [2] & !\u1|nios|cpu|D_iw [1])))

	.dataa(\u1|nios|cpu|D_iw [3]),
	.datab(\u1|nios|cpu|D_iw [0]),
	.datac(\u1|nios|cpu|D_iw [2]),
	.datad(\u1|nios|cpu|D_iw [1]),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~11 .lut_mask = 16'h0040;
defparam \u1|nios|cpu|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~0 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~0_combout  = (\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ) # ((\u1|nios|cpu|Equal0~11_combout ) # ((!\u1|nios|cpu|D_iw [4] & \u1|nios|cpu|Equal0~12_combout )))

	.dataa(\u1|nios|cpu|D_ctrl_b_is_dst~2_combout ),
	.datab(\u1|nios|cpu|Equal0~11_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|Equal0~12_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~0 .lut_mask = 16'hEFEE;
defparam \u1|nios|cpu|R_src2_use_imm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_use_imm~1 (
// Equation(s):
// \u1|nios|cpu|R_src2_use_imm~1_combout  = (\u1|nios|cpu|R_src2_use_imm~0_combout ) # ((\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ) # ((\u1|nios|cpu|R_ctrl_br_nxt~1_combout  & \u1|nios|cpu|R_valid~q )))

	.dataa(\u1|nios|cpu|R_src2_use_imm~0_combout ),
	.datab(\u1|nios|cpu|D_ctrl_unsigned_lo_imm16~5_combout ),
	.datac(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.datad(\u1|nios|cpu|R_valid~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm~1 .lut_mask = 16'hFEEE;
defparam \u1|nios|cpu|R_src2_use_imm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y21_N1
dffeas \u1|nios|cpu|R_src2_use_imm (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_use_imm~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_src2_use_imm~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_use_imm .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_src2_use_imm .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo~12 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo~12_combout  = (\u1|nios|cpu|R_src2_use_imm~q ) # (\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q )

	.dataa(gnd),
	.datab(\u1|nios|cpu|R_src2_use_imm~q ),
	.datac(gnd),
	.datad(\u1|nios|cpu|R_ctrl_src_imm5_shift_rot~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo~12_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo~12 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|R_src2_lo~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|R_src2_lo[0]~17 (
// Equation(s):
// \u1|nios|cpu|R_src2_lo[0]~17_combout  = (\u1|nios|cpu|R_src2_lo[3]~11_combout  & ((\u1|nios|cpu|R_src2_lo~12_combout  & ((\u1|nios|cpu|D_iw [6]))) # (!\u1|nios|cpu|R_src2_lo~12_combout  & 
// (\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]))))

	.dataa(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.datab(\u1|nios|cpu|R_src2_lo~12_combout ),
	.datac(\u1|nios|cpu|D_iw [6]),
	.datad(\u1|nios|cpu|R_src2_lo[3]~11_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|R_src2_lo[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|R_src2_lo[0]~17 .lut_mask = 16'hE200;
defparam \u1|nios|cpu|R_src2_lo[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y24_N15
dffeas \u1|nios|cpu|E_src2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|R_src2_lo[0]~17_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_src2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_src2[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_src2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y24_N11
dffeas \u1|nios|cpu|E_shift_rot_cnt[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[0]~5_combout ),
	.asdata(\u1|nios|cpu|E_src2 [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[1]~7 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[1]~7_combout  = (\u1|nios|cpu|E_shift_rot_cnt [1] & (\u1|nios|cpu|E_shift_rot_cnt[0]~6  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [1] & (!\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))
// \u1|nios|cpu|E_shift_rot_cnt[1]~8  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [1] & !\u1|nios|cpu|E_shift_rot_cnt[0]~6 ))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[0]~6 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .lut_mask = 16'hA505;
defparam \u1|nios|cpu|E_shift_rot_cnt[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y24_N13
dffeas \u1|nios|cpu|E_shift_rot_cnt[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[1]~7_combout ),
	.asdata(\u1|nios|cpu|E_src2 [1]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N14
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[2]~9 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[2]~9_combout  = (\u1|nios|cpu|E_shift_rot_cnt [2] & ((GND) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))) # (!\u1|nios|cpu|E_shift_rot_cnt [2] & (\u1|nios|cpu|E_shift_rot_cnt[1]~8  $ (GND)))
// \u1|nios|cpu|E_shift_rot_cnt[2]~10  = CARRY((\u1|nios|cpu|E_shift_rot_cnt [2]) # (!\u1|nios|cpu|E_shift_rot_cnt[1]~8 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[1]~8 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .lut_mask = 16'h3CCF;
defparam \u1|nios|cpu|E_shift_rot_cnt[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y24_N15
dffeas \u1|nios|cpu|E_shift_rot_cnt[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[2]~9_combout ),
	.asdata(\u1|nios|cpu|E_src2 [2]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~0 (
// Equation(s):
// \u1|nios|cpu|E_stall~0_combout  = (\u1|nios|cpu|E_shift_rot_cnt [1]) # ((\u1|nios|cpu|E_shift_rot_cnt [2]) # ((\u1|nios|cpu|E_new_inst~q ) # (\u1|nios|cpu|E_shift_rot_cnt [0])))

	.dataa(\u1|nios|cpu|E_shift_rot_cnt [1]),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [2]),
	.datac(\u1|nios|cpu|E_new_inst~q ),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [0]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~0 .lut_mask = 16'hFFFE;
defparam \u1|nios|cpu|E_stall~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[3]~11 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[3]~11_combout  = (\u1|nios|cpu|E_shift_rot_cnt [3] & (\u1|nios|cpu|E_shift_rot_cnt[2]~10  & VCC)) # (!\u1|nios|cpu|E_shift_rot_cnt [3] & (!\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))
// \u1|nios|cpu|E_shift_rot_cnt[3]~12  = CARRY((!\u1|nios|cpu|E_shift_rot_cnt [3] & !\u1|nios|cpu|E_shift_rot_cnt[2]~10 ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[2]~10 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.cout(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .lut_mask = 16'hC303;
defparam \u1|nios|cpu|E_shift_rot_cnt[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y24_N17
dffeas \u1|nios|cpu|E_shift_rot_cnt[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[3]~11_combout ),
	.asdata(\u1|nios|cpu|E_src2 [3]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|E_shift_rot_cnt[4]~13 (
// Equation(s):
// \u1|nios|cpu|E_shift_rot_cnt[4]~13_combout  = \u1|nios|cpu|E_shift_rot_cnt[3]~12  $ (\u1|nios|cpu|E_shift_rot_cnt [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.cin(\u1|nios|cpu|E_shift_rot_cnt[3]~12 ),
	.combout(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .lut_mask = 16'h0FF0;
defparam \u1|nios|cpu|E_shift_rot_cnt[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X35_Y24_N19
dffeas \u1|nios|cpu|E_shift_rot_cnt[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|E_shift_rot_cnt[4]~13_combout ),
	.asdata(\u1|nios|cpu|E_src2 [4]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u1|nios|cpu|E_new_inst~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .is_wysiwyg = "true";
defparam \u1|nios|cpu|E_shift_rot_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~1 (
// Equation(s):
// \u1|nios|cpu|E_stall~1_combout  = (\u1|nios|cpu|E_shift_rot_cnt [4]) # (\u1|nios|cpu|E_shift_rot_cnt [3])

	.dataa(gnd),
	.datab(\u1|nios|cpu|E_shift_rot_cnt [4]),
	.datac(gnd),
	.datad(\u1|nios|cpu|E_shift_rot_cnt [3]),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~1 .lut_mask = 16'hFFCC;
defparam \u1|nios|cpu|E_stall~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N6
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~2 (
// Equation(s):
// \u1|nios|cpu|E_stall~2_combout  = (\u1|nios|cpu|R_ctrl_shift_rot~q  & (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|E_stall~0_combout ) # (\u1|nios|cpu|E_stall~1_combout ))))

	.dataa(\u1|nios|cpu|E_stall~0_combout ),
	.datab(\u1|nios|cpu|E_stall~1_combout ),
	.datac(\u1|nios|cpu|R_ctrl_shift_rot~q ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~2 .lut_mask = 16'hE000;
defparam \u1|nios|cpu|E_stall~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & \u1|nios|cpu|E_new_inst~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|R_ctrl_ld~q ),
	.datad(\u1|nios|cpu|E_new_inst~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .lut_mask = 16'hF000;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y24_N25
dffeas \u1|nios|cpu|av_ld_waiting_for_data (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data .is_wysiwyg = "true";
defparam \u1|nios|cpu|av_ld_waiting_for_data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N24
cyclone10lp_lcell_comb \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 (
// Equation(s):
// \u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout  = (\u1|nios|cpu|av_ld_waiting_for_data~q  & (((\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ) # (!\u1|nios|cpu|d_read~q )))) # (!\u1|nios|cpu|av_ld_waiting_for_data~q  & 
// (\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ))

	.dataa(\u1|nios|cpu|av_ld_waiting_for_data_nxt~0_combout ),
	.datab(\u1|mm_interconnect_0|rsp_mux|WideOr1~2_combout ),
	.datac(\u1|nios|cpu|av_ld_waiting_for_data~q ),
	.datad(\u1|nios|cpu|d_read~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .lut_mask = 16'hCAFA;
defparam \u1|nios|cpu|av_ld_waiting_for_data_nxt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N2
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~3 (
// Equation(s):
// \u1|nios|cpu|E_stall~3_combout  = (\u1|nios|cpu|E_valid_from_R~q  & ((\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ) # ((!\u1|nios|cpu|D_ctrl_mem32~0_combout  & \u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ))))

	.dataa(\u1|nios|cpu|D_ctrl_mem32~0_combout ),
	.datab(\u1|nios|cpu|av_ld_aligning_data_nxt~2_combout ),
	.datac(\u1|nios|cpu|E_valid_from_R~q ),
	.datad(\u1|nios|cpu|av_ld_waiting_for_data_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~3 .lut_mask = 16'hF040;
defparam \u1|nios|cpu|E_stall~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~4 (
// Equation(s):
// \u1|nios|cpu|E_stall~4_combout  = (\u1|nios|cpu|R_ctrl_ld~q  & (((\u1|nios|cpu|E_new_inst~q ) # (\u1|nios|cpu|E_stall~3_combout )))) # (!\u1|nios|cpu|R_ctrl_ld~q  & (\u1|nios|cpu|R_ctrl_st~q  & (\u1|nios|cpu|E_new_inst~q )))

	.dataa(\u1|nios|cpu|R_ctrl_st~q ),
	.datab(\u1|nios|cpu|R_ctrl_ld~q ),
	.datac(\u1|nios|cpu|E_new_inst~q ),
	.datad(\u1|nios|cpu|E_stall~3_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~4 .lut_mask = 16'hECE0;
defparam \u1|nios|cpu|E_stall~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cyclone10lp_lcell_comb \u1|nios|cpu|E_stall~5 (
// Equation(s):
// \u1|nios|cpu|E_stall~5_combout  = (\u1|nios|cpu|E_stall~2_combout ) # ((\u1|nios|cpu|E_stall~4_combout ) # ((\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout  & \u1|nios|cpu|d_write~q )))

	.dataa(\u1|nios|cpu|E_stall~2_combout ),
	.datab(\u1|mm_interconnect_0|nios_data_master_translator|av_waitrequest~1_combout ),
	.datac(\u1|nios|cpu|E_stall~4_combout ),
	.datad(\u1|nios|cpu|d_write~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|E_stall~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|E_stall~5 .lut_mask = 16'hFEFA;
defparam \u1|nios|cpu|E_stall~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N18
cyclone10lp_lcell_comb \u1|nios|cpu|W_valid~0 (
// Equation(s):
// \u1|nios|cpu|W_valid~0_combout  = (!\u1|nios|cpu|E_stall~5_combout  & \u1|nios|cpu|E_valid_from_R~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|nios|cpu|E_stall~5_combout ),
	.datad(\u1|nios|cpu|E_valid_from_R~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_valid~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_valid~0 .lut_mask = 16'h0F00;
defparam \u1|nios|cpu|W_valid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N19
dffeas \u1|nios|cpu|W_valid (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|W_valid~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|W_valid~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|W_valid .is_wysiwyg = "true";
defparam \u1|nios|cpu|W_valid .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N4
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~19 (
// Equation(s):
// \u1|nios|cpu|Equal0~19_combout  = (!\u1|nios|cpu|D_dst_regnum[0]~3_combout  & (!\u1|nios|cpu|D_dst_regnum[3]~5_combout  & (\u1|nios|cpu|D_dst_regnum[2]~2_combout  & !\u1|nios|cpu|D_dst_regnum[0]~4_combout )))

	.dataa(\u1|nios|cpu|D_dst_regnum[0]~3_combout ),
	.datab(\u1|nios|cpu|D_dst_regnum[3]~5_combout ),
	.datac(\u1|nios|cpu|D_dst_regnum[2]~2_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[0]~4_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~19 .lut_mask = 16'h0010;
defparam \u1|nios|cpu|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N10
cyclone10lp_lcell_comb \u1|nios|cpu|Equal0~18 (
// Equation(s):
// \u1|nios|cpu|Equal0~18_combout  = (!\u1|nios|cpu|D_dst_regnum[2]~1_combout  & (!\u1|nios|cpu|Equal0~14_combout  & (!\u1|nios|cpu|D_dst_regnum[1]~0_combout  & !\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout )))

	.dataa(\u1|nios|cpu|D_dst_regnum[2]~1_combout ),
	.datab(\u1|nios|cpu|Equal0~14_combout ),
	.datac(\u1|nios|cpu|D_dst_regnum[1]~0_combout ),
	.datad(\u1|nios|cpu|D_ctrl_implicit_dst_eretaddr~18_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|Equal0~18 .lut_mask = 16'h0001;
defparam \u1|nios|cpu|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~0 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~0_combout  = (\u1|nios|cpu|Equal0~12_combout ) # ((\u1|nios|cpu|Equal0~13_combout  & !\u1|nios|cpu|D_iw [5]))

	.dataa(\u1|nios|cpu|Equal0~12_combout ),
	.datab(\u1|nios|cpu|Equal0~13_combout ),
	.datac(\u1|nios|cpu|D_iw [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~0 .lut_mask = 16'hAEAE;
defparam \u1|nios|cpu|D_wr_dst_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~1 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~1_combout  = (\u1|nios|cpu|Equal0~11_combout ) # ((\u1|nios|cpu|R_ctrl_br_nxt~1_combout ) # ((\u1|nios|cpu|D_wr_dst_reg~0_combout  & !\u1|nios|cpu|D_iw [4])))

	.dataa(\u1|nios|cpu|D_wr_dst_reg~0_combout ),
	.datab(\u1|nios|cpu|Equal0~11_combout ),
	.datac(\u1|nios|cpu|D_iw [4]),
	.datad(\u1|nios|cpu|R_ctrl_br_nxt~1_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~1 .lut_mask = 16'hFFCE;
defparam \u1|nios|cpu|D_wr_dst_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cyclone10lp_lcell_comb \u1|nios|cpu|D_wr_dst_reg~2 (
// Equation(s):
// \u1|nios|cpu|D_wr_dst_reg~2_combout  = (!\u1|nios|cpu|D_wr_dst_reg~1_combout  & (((\u1|nios|cpu|D_dst_regnum[4]~6_combout ) # (!\u1|nios|cpu|Equal0~18_combout )) # (!\u1|nios|cpu|Equal0~19_combout )))

	.dataa(\u1|nios|cpu|Equal0~19_combout ),
	.datab(\u1|nios|cpu|Equal0~18_combout ),
	.datac(\u1|nios|cpu|D_wr_dst_reg~1_combout ),
	.datad(\u1|nios|cpu|D_dst_regnum[4]~6_combout ),
	.cin(gnd),
	.combout(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|D_wr_dst_reg~2 .lut_mask = 16'h0F07;
defparam \u1|nios|cpu|D_wr_dst_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y24_N1
dffeas \u1|nios|cpu|R_wr_dst_reg (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|nios|cpu|D_wr_dst_reg~2_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|R_wr_dst_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|R_wr_dst_reg .is_wysiwyg = "true";
defparam \u1|nios|cpu|R_wr_dst_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cyclone10lp_lcell_comb \u1|nios|cpu|W_rf_wren (
// Equation(s):
// \u1|nios|cpu|W_rf_wren~combout  = (\u1|rst_controller|r_sync_rst~q ) # ((\u1|nios|cpu|W_valid~q  & \u1|nios|cpu|R_wr_dst_reg~q ))

	.dataa(gnd),
	.datab(\u1|nios|cpu|W_valid~q ),
	.datac(\u1|rst_controller|r_sync_rst~q ),
	.datad(\u1|nios|cpu|R_wr_dst_reg~q ),
	.cin(gnd),
	.combout(\u1|nios|cpu|W_rf_wren~combout ),
	.cout());
// synopsys translate_off
defparam \u1|nios|cpu|W_rf_wren .lut_mask = 16'hFCF0;
defparam \u1|nios|cpu|W_rf_wren .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y29_N9
dffeas \u1|nios|cpu|d_writedata[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|nios|cpu|spi_platform_designer_NIOS_cpu_register_bank_b|the_altsyncram|auto_generated|q_b [0]),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|nios|cpu|d_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|nios|cpu|d_writedata[0] .is_wysiwyg = "true";
defparam \u1|nios|cpu|d_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N18
cyclone10lp_lcell_comb \u1|led|always0~2 (
// Equation(s):
// \u1|led|always0~2_combout  = (\u1|led|always0~1_combout  & (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0] & (!\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1] & \u1|led|always0~0_combout )))

	.dataa(\u1|led|always0~1_combout ),
	.datab(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [0]),
	.datac(\u1|mm_interconnect_0|led_s1_translator|wait_latency_counter [1]),
	.datad(\u1|led|always0~0_combout ),
	.cin(gnd),
	.combout(\u1|led|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|always0~2 .lut_mask = 16'h0200;
defparam \u1|led|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y26_N24
cyclone10lp_lcell_comb \u1|led|data_out~0 (
// Equation(s):
// \u1|led|data_out~0_combout  = (\u1|led|always0~2_combout  & (\u1|nios|cpu|d_writedata [0])) # (!\u1|led|always0~2_combout  & ((\u1|led|data_out~q )))

	.dataa(gnd),
	.datab(\u1|nios|cpu|d_writedata [0]),
	.datac(\u1|led|data_out~q ),
	.datad(\u1|led|always0~2_combout ),
	.cin(gnd),
	.combout(\u1|led|data_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|led|data_out~0 .lut_mask = 16'hCCF0;
defparam \u1|led|data_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y26_N25
dffeas \u1|led|data_out (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|led|data_out~0_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|led|data_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|led|data_out .is_wysiwyg = "true";
defparam \u1|led|data_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y27_N20
cyclone10lp_lcell_comb \u1|esc_spi|Equal9~1 (
// Equation(s):
// \u1|esc_spi|Equal9~1_combout  = ((!\u1|esc_spi|state [0]) # (!\u1|esc_spi|state [4])) # (!\u1|esc_spi|Equal9~0_combout )

	.dataa(\u1|esc_spi|Equal9~0_combout ),
	.datab(\u1|esc_spi|state [4]),
	.datac(gnd),
	.datad(\u1|esc_spi|state [0]),
	.cin(gnd),
	.combout(\u1|esc_spi|Equal9~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|Equal9~1 .lut_mask = 16'h77FF;
defparam \u1|esc_spi|Equal9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y27_N21
dffeas \u1|esc_spi|stateZero (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\u1|esc_spi|Equal9~1_combout ),
	.asdata(vcc),
	.clrn(!\u1|rst_controller|r_sync_rst~clkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u1|esc_spi|always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|esc_spi|stateZero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|esc_spi|stateZero .is_wysiwyg = "true";
defparam \u1|esc_spi|stateZero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y29_N16
cyclone10lp_lcell_comb \u1|esc_spi|SS_n~0 (
// Equation(s):
// \u1|esc_spi|SS_n~0_combout  = (\u1|esc_spi|spi_slave_select_reg [0]) # ((!\u1|esc_spi|SSO_reg~q  & ((!\u1|esc_spi|stateZero~q ) # (!\u1|esc_spi|transmitting~q ))))

	.dataa(\u1|esc_spi|transmitting~q ),
	.datab(\u1|esc_spi|stateZero~q ),
	.datac(\u1|esc_spi|spi_slave_select_reg [0]),
	.datad(\u1|esc_spi|SSO_reg~q ),
	.cin(gnd),
	.combout(\u1|esc_spi|SS_n~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|esc_spi|SS_n~0 .lut_mask = 16'hF0F7;
defparam \u1|esc_spi|SS_n~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y38_N0
cyclone10lp_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y31_N2
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y32_N0
cyclone10lp_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y37_N15
cyclone10lp_io_ibuf \reserved_reset_n~input (
	.i(reserved_reset_n),
	.ibar(gnd),
	.o(\reserved_reset_n~input_o ));
// synopsys translate_off
defparam \reserved_reset_n~input .bus_hold = "false";
defparam \reserved_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
