INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab01_half_4bit_full_adder/src/rtl/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab01_half_4bit_full_adder/src/rtl/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab01_half_4bit_full_adder/src/rtl/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/2024_CA_LAB/LAB/week05/lab01_half_4bit_full_adder/testbench/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_4bit_full_adder
