{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 13:57:40 2017 " "Info: Processing started: Sun Oct 15 13:57:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AD_DA -c AD_DA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc0832.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adc0832.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC0832-behavior " "Info: Found design unit 1: ADC0832-behavior" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC0832 " "Info: Found entity 1: ADC0832" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_da.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ad_da.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD_DA-behavior " "Info: Found design unit 1: AD_DA-behavior" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AD_DA " "Info: Found entity 1: AD_DA" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "AD_DA " "Info: Elaborating entity \"AD_DA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(103) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(103): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB AD_DA.vhd(103) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(103): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(104) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(104): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp AD_DA.vhd(105) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(105): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp AD_DA.vhd(112) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(112): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Parallel_Data AD_DA.vhd(115) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(115): signal \"Parallel_Data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataA AD_DA.vhd(124) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(124): signal \"DataA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DataB AD_DA.vhd(125) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(125): signal \"DataB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CS_1 AD_DA.vhd(126) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(126): signal \"CS_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI_1 AD_DA.vhd(127) " "Warning (10492): VHDL Process Statement warning at AD_DA.vhd(127): signal \"DI_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_1 AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"CS_1\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WR1 AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"WR1\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "receive_order AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"receive_order\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start_order AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"start_order\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stu_no AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"stu_no\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Parallel_Data AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"Parallel_Data\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WR2 AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"WR2\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "XFER AD_DA.vhd(70) " "Warning (10631): VHDL Process Statement warning at AD_DA.vhd(70): inferring latch(es) for signal or variable \"XFER\", which holds its previous value in one or more paths through the process" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XFER AD_DA.vhd(70) " "Info (10041): Inferred latch for \"XFER\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR2 AD_DA.vhd(70) " "Info (10041): Inferred latch for \"WR2\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[0\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[1\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[2\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[3\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[4\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[5\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[6\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"D\[7\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[0\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[0\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[1\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[1\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[2\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[2\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[3\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[3\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[4\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[4\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[5\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[5\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[6\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[6\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Parallel_Data\[7\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"Parallel_Data\[7\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[0\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[0\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[1\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[1\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[2\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[2\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[3\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[3\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[4\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[4\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[5\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[5\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[6\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[6\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[7\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[7\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[8\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[8\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[9\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[9\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[10\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[10\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[11\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[11\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[12\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[12\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[13\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[13\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[14\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[14\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[15\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[15\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[16\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[16\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[17\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[17\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[18\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[18\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[19\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[19\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[20\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[20\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[21\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[21\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[22\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[22\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[23\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[23\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[24\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[24\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[25\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[25\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[26\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[26\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[27\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[27\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[28\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[28\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[29\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[29\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[30\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[30\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stu_no\[31\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"stu_no\[31\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[0\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[1\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[2\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[3\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[4\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[5\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[6\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[7\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[8\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[9\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[10\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[11\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[12\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[13\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[14\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[15\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[16\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[17\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[18\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[19\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[20\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[21\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[22\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[23\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[24\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[25\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[26\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[27\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[28\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[29\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[30\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] AD_DA.vhd(70) " "Info (10041): Inferred latch for \"temp\[31\]\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_order AD_DA.vhd(70) " "Info (10041): Inferred latch for \"start_order\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "receive_order AD_DA.vhd(70) " "Info (10041): Inferred latch for \"receive_order\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WR1 AD_DA.vhd(70) " "Info (10041): Inferred latch for \"WR1\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_1 AD_DA.vhd(70) " "Info (10041): Inferred latch for \"CS_1\" at AD_DA.vhd(70)" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC0832 ADC0832:u1 " "Info: Elaborating entity \"ADC0832\" for hierarchy \"ADC0832:u1\"" {  } { { "AD_DA.vhd" "u1" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI1 ADC0832.vhd(69) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(69): signal \"DI1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DI0 ADC0832.vhd(70) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(70): signal \"DI0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_input_model ADC0832.vhd(74) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(74): signal \"data_input_model\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(76) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(76): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(78) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(78): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH0 ADC0832.vhd(80) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(80): signal \"CH0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CH1 ADC0832.vhd(82) " "Warning (10492): VHDL Process Statement warning at ADC0832.vhd(82): signal \"CH1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output_order ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"output_order\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI1 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI1\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DI0 ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"DI0\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_input_model ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data_input_model\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data ADC0832.vhd(45) " "Warning (10631): VHDL Process Statement warning at ADC0832.vhd(45): inferring latch(es) for signal or variable \"data\", which holds its previous value in one or more paths through the process" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[2\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[3\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[4\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[5\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[5\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[6\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[6\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[7\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data\[7\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[0\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[0\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_input_model\[1\] ADC0832.vhd(45) " "Info (10041): Inferred latch for \"data_input_model\[1\]\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI0 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI0\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DI1 ADC0832.vhd(45) " "Info (10041): Inferred latch for \"DI1\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_order ADC0832.vhd(45) " "Info (10041): Inferred latch for \"output_order\" at ADC0832.vhd(45)" {  } { { "ADC0832.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/ADC0832.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[31\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[31\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[30\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[30\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[29\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[29\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[28\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[28\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[27\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[27\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[26\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[26\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[25\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[25\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[24\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[24\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[23\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[23\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[22\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[22\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[21\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[21\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[20\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[20\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[19\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[19\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[18\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[18\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[17\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[17\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[16\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[16\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[15\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[15\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[14\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[14\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[13\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[13\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[12\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[12\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[11\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[11\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[10\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[10\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[9\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[9\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "stu_no\[8\]\$latch stu_no\[7\]\$latch " "Info: Duplicate LATCH primitive \"stu_no\[8\]\$latch\" merged with LATCH primitive \"stu_no\[7\]\$latch\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "WR1\$latch " "Warning: Latch WR1\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DAC_START " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.DAC_START" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "start_order " "Warning: Latch start_order has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.ADC_START " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.ADC_START" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 54 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "receive_order " "Warning: Latch receive_order has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.DATA_RECEIVE " "Warning: Ports D and ENA on the latch are fed by the same signal current_state.DATA_RECEIVE" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 53 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Warning: Latch temp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[1\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[2\] " "Warning: Latch temp\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[2\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[3\] " "Warning: Latch temp\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[3\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[4\] " "Warning: Latch temp\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[4\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[5\] " "Warning: Latch temp\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[5\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[6\] " "Warning: Latch temp\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[6\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[6\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "temp\[7\] " "Warning: Latch temp\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DataA\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal DataA\[7\]" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 161 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CS_output GND " "Warning (13410): Pin \"CS_output\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "D\[7\] GND " "Warning (13410): Pin \"D\[7\]\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "XFER GND " "Warning (13410): Pin \"XFER\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "WR2 GND " "Warning (13410): Pin \"WR2\" is stuck at GND" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "48 " "Warning: Design contains 48 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[8\] " "Warning (15610): No output dependent on input pin \"CH0_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[9\] " "Warning (15610): No output dependent on input pin \"CH0_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[10\] " "Warning (15610): No output dependent on input pin \"CH0_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[11\] " "Warning (15610): No output dependent on input pin \"CH0_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[12\] " "Warning (15610): No output dependent on input pin \"CH0_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[13\] " "Warning (15610): No output dependent on input pin \"CH0_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[14\] " "Warning (15610): No output dependent on input pin \"CH0_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[15\] " "Warning (15610): No output dependent on input pin \"CH0_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[16\] " "Warning (15610): No output dependent on input pin \"CH0_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[17\] " "Warning (15610): No output dependent on input pin \"CH0_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[18\] " "Warning (15610): No output dependent on input pin \"CH0_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[19\] " "Warning (15610): No output dependent on input pin \"CH0_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[20\] " "Warning (15610): No output dependent on input pin \"CH0_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[21\] " "Warning (15610): No output dependent on input pin \"CH0_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[22\] " "Warning (15610): No output dependent on input pin \"CH0_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[23\] " "Warning (15610): No output dependent on input pin \"CH0_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[24\] " "Warning (15610): No output dependent on input pin \"CH0_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[25\] " "Warning (15610): No output dependent on input pin \"CH0_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[26\] " "Warning (15610): No output dependent on input pin \"CH0_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[27\] " "Warning (15610): No output dependent on input pin \"CH0_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[28\] " "Warning (15610): No output dependent on input pin \"CH0_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[29\] " "Warning (15610): No output dependent on input pin \"CH0_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[30\] " "Warning (15610): No output dependent on input pin \"CH0_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH0_1\[31\] " "Warning (15610): No output dependent on input pin \"CH0_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[8\] " "Warning (15610): No output dependent on input pin \"CH1_1\[8\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[9\] " "Warning (15610): No output dependent on input pin \"CH1_1\[9\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[10\] " "Warning (15610): No output dependent on input pin \"CH1_1\[10\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[11\] " "Warning (15610): No output dependent on input pin \"CH1_1\[11\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[12\] " "Warning (15610): No output dependent on input pin \"CH1_1\[12\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[13\] " "Warning (15610): No output dependent on input pin \"CH1_1\[13\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[14\] " "Warning (15610): No output dependent on input pin \"CH1_1\[14\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[15\] " "Warning (15610): No output dependent on input pin \"CH1_1\[15\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[16\] " "Warning (15610): No output dependent on input pin \"CH1_1\[16\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[17\] " "Warning (15610): No output dependent on input pin \"CH1_1\[17\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[18\] " "Warning (15610): No output dependent on input pin \"CH1_1\[18\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[19\] " "Warning (15610): No output dependent on input pin \"CH1_1\[19\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[20\] " "Warning (15610): No output dependent on input pin \"CH1_1\[20\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[21\] " "Warning (15610): No output dependent on input pin \"CH1_1\[21\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[22\] " "Warning (15610): No output dependent on input pin \"CH1_1\[22\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[23\] " "Warning (15610): No output dependent on input pin \"CH1_1\[23\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[24\] " "Warning (15610): No output dependent on input pin \"CH1_1\[24\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[25\] " "Warning (15610): No output dependent on input pin \"CH1_1\[25\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[26\] " "Warning (15610): No output dependent on input pin \"CH1_1\[26\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[27\] " "Warning (15610): No output dependent on input pin \"CH1_1\[27\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[28\] " "Warning (15610): No output dependent on input pin \"CH1_1\[28\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[29\] " "Warning (15610): No output dependent on input pin \"CH1_1\[29\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[30\] " "Warning (15610): No output dependent on input pin \"CH1_1\[30\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CH1_1\[31\] " "Warning (15610): No output dependent on input pin \"CH1_1\[31\]\"" {  } { { "AD_DA.vhd" "" { Text "C:/Users/79864/Desktop/数电课程设计/AD_DA.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "370 " "Info: Implemented 370 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Info: Implemented 65 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Info: Implemented 66 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "239 " "Info: Implemented 239 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 13:57:43 2017 " "Info: Processing ended: Sun Oct 15 13:57:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
