{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607992931875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607992931880 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:42:11 2020 " "Processing started: Mon Dec 14 19:42:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607992931880 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607992931880 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Neo_Ligth -c Neo_Ligth " "Command: quartus_map --read_settings_files=on --write_settings_files=off Neo_Ligth -c Neo_Ligth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607992931880 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607992933722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607992933722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neo_ligth.v 1 1 " "Found 1 design units, including 1 entities, in source file neo_ligth.v" { { "Info" "ISGN_ENTITY_NAME" "1 Neo_Ligth " "Found entity 1: Neo_Ligth" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992967872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607992967872 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(47) " "Verilog HDL Instantiation warning at Neo_Ligth.v(47): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992967872 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(48) " "Verilog HDL Instantiation warning at Neo_Ligth.v(48): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992967882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(49) " "Verilog HDL Instantiation warning at Neo_Ligth.v(49): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992967882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(50) " "Verilog HDL Instantiation warning at Neo_Ligth.v(50): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 50 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992967882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(51) " "Verilog HDL Instantiation warning at Neo_Ligth.v(51): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992967882 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Neo_Ligth.v(52) " "Verilog HDL Instantiation warning at Neo_Ligth.v(52): instance has no name" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 52 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992967882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Neo_Ligth " "Elaborating entity \"Neo_Ligth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607992968002 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Neo_Ligth.v(41) " "Verilog HDL assignment warning at Neo_Ligth.v(41): truncated value with size 32 to match size of target (1)" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968012 "|Neo_Ligth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Neo_Ligth.v(44) " "Verilog HDL assignment warning at Neo_Ligth.v(44): truncated value with size 32 to match size of target (1)" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968012 "|Neo_Ligth"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Neo_Ligth.v(56) " "Verilog HDL assignment warning at Neo_Ligth.v(56): truncated value with size 32 to match size of target (28)" {  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968012 "|Neo_Ligth"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE time.v(6) " "Verilog HDL Declaration information at time.v(6): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992968112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "time.v 1 1 " "Using design file time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Time " "Found entity 1: Time" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968122 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968122 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time.v(17) " "Verilog HDL Instantiation warning at time.v(17): instance has no name" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992968122 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "time.v(21) " "Verilog HDL Instantiation warning at time.v(21): instance has no name" {  } { { "time.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992968122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time Time:comb_44 " "Elaborating entity \"Time\" for hierarchy \"Time:comb_44\"" {  } { { "Neo_Ligth.v" "comb_44" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968122 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_rx " "Found entity 1: Uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_rx Time:comb_44\|Uart_rx:comb_3 " "Elaborating entity \"Uart_rx\" for hierarchy \"Time:comb_44\|Uart_rx:comb_3\"" {  } { { "time.v" "comb_3" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 uart_rx.v(58) " "Verilog HDL assignment warning at uart_rx.v(58): truncated value with size 32 to match size of target (9)" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968182 "|Neo_Ligth|Control:comb_3|Uart_rx:dat_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 uart_rx.v(72) " "Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (5)" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968182 "|Neo_Ligth|Control:comb_3|Uart_rx:dat_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(79) " "Verilog HDL assignment warning at uart_rx.v(79): truncated value with size 32 to match size of target (4)" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968182 "|Neo_Ligth|Control:comb_3|Uart_rx:dat_con"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done obtener_h.v(7) " "Verilog HDL Declaration information at obtener_h.v(7): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992968232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "recibir RECIBIR obtener_h.v(13) " "Verilog HDL Declaration information at obtener_h.v(13): object \"recibir\" differs only in case from object \"RECIBIR\" in the same scope" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992968232 ""}
{ "Warning" "WSGN_SEARCH_FILE" "obtener_h.v 1 1 " "Using design file obtener_h.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Obtener_H " "Found entity 1: Obtener_H" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968232 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Obtener_H Time:comb_44\|Obtener_H:ob " "Elaborating entity \"Obtener_H\" for hierarchy \"Time:comb_44\|Obtener_H:ob\"" {  } { { "time.v" "ob" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 obtener_h.v(33) " "Verilog HDL assignment warning at obtener_h.v(33): truncated value with size 32 to match size of target (28)" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968242 "|Neo_Ligth|Time:comb_3|Obtener_H:ob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 obtener_h.v(77) " "Verilog HDL assignment warning at obtener_h.v(77): truncated value with size 32 to match size of target (5)" {  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968242 "|Neo_Ligth|Time:comb_3|Obtener_H:ob"}
{ "Warning" "WSGN_SEARCH_FILE" "ascii2bcd_reloj.v 1 1 " "Using design file ascii2bcd_reloj.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ascii2BCD_reloj " "Found entity 1: Ascii2BCD_reloj" {  } { { "ascii2bcd_reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/ascii2bcd_reloj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ascii2BCD_reloj Time:comb_44\|Ascii2BCD_reloj:re " "Elaborating entity \"Ascii2BCD_reloj\" for hierarchy \"Time:comb_44\|Ascii2BCD_reloj:re\"" {  } { { "time.v" "re" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968302 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ascii2bcd.v 1 1 " "Using design file ascii2bcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Ascii2BCD " "Found entity 1: Ascii2BCD" {  } { { "ascii2bcd.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/ascii2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968352 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ascii2BCD Time:comb_44\|Ascii2BCD_reloj:re\|Ascii2BCD:us " "Elaborating entity \"Ascii2BCD\" for hierarchy \"Time:comb_44\|Ascii2BCD_reloj:re\|Ascii2BCD:us\"" {  } { { "ascii2bcd_reloj.v" "us" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/ascii2bcd_reloj.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968352 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reloj.v 1 1 " "Using design file reloj.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Reloj " "Found entity 1: Reloj" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reloj Time:comb_44\|Reloj:se " "Elaborating entity \"Reloj\" for hierarchy \"Time:comb_44\|Reloj:se\"" {  } { { "time.v" "se" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 reloj.v(55) " "Verilog HDL assignment warning at reloj.v(55): truncated value with size 32 to match size of target (26)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(73) " "Verilog HDL assignment warning at reloj.v(73): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(76) " "Verilog HDL assignment warning at reloj.v(76): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(80) " "Verilog HDL assignment warning at reloj.v(80): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(84) " "Verilog HDL assignment warning at reloj.v(84): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(88) " "Verilog HDL assignment warning at reloj.v(88): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 reloj.v(92) " "Verilog HDL assignment warning at reloj.v(92): truncated value with size 32 to match size of target (4)" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968422 "|Neo_Ligth|Time:comb_3|Reloj:se"}
{ "Warning" "WSGN_SEARCH_FILE" "display.v 1 1 " "Using design file display.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "display.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Time:comb_44\|Display:comb_4 " "Elaborating entity \"Display\" for hierarchy \"Time:comb_44\|Display:comb_4\"" {  } { { "time.v" "comb_4" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/time.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display.v(41) " "Verilog HDL assignment warning at display.v(41): truncated value with size 32 to match size of target (3)" {  } { { "display.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968482 "|Neo_Ligth|Time:comb_3|Display:comb_4"}
{ "Warning" "WSGN_SEARCH_FILE" "bcd2sseg.v 1 1 " "Using design file bcd2sseg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2sseg " "Found entity 1: bcd2sseg" {  } { { "bcd2sseg.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/bcd2sseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2sseg Time:comb_44\|Display:comb_4\|bcd2sseg:bcdtosseg " "Elaborating entity \"bcd2sseg\" for hierarchy \"Time:comb_44\|Display:comb_4\|bcd2sseg:bcdtosseg\"" {  } { { "display.v" "bcdtosseg" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968542 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div_fre.v 1 1 " "Using design file div_fre.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Div_fre " "Found entity 1: Div_fre" {  } { { "div_fre.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/div_fre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968592 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_fre Time:comb_44\|Display:comb_4\|Div_fre:div " "Elaborating entity \"Div_fre\" for hierarchy \"Time:comb_44\|Display:comb_4\|Div_fre:div\"" {  } { { "display.v" "div" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 div_fre.v(8) " "Verilog HDL assignment warning at div_fre.v(8): truncated value with size 32 to match size of target (16)" {  } { { "div_fre.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/div_fre.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968592 "|Neo_Ligth|Time:comb_3|Display:comb_4|Div_fre:div"}
{ "Warning" "WSGN_SEARCH_FILE" "control.v 1 1 " "Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "control.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:comb_45 " "Elaborating entity \"Control\" for hierarchy \"Control:comb_45\"" {  } { { "Neo_Ligth.v" "comb_45" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968652 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_motor.v 1 1 " "Using design file control_motor.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Motor " "Found entity 1: Control_Motor" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Motor Control:comb_45\|Control_Motor:M " "Elaborating entity \"Control_Motor\" for hierarchy \"Control:comb_45\|Control_Motor:M\"" {  } { { "control.v" "M" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter control_motor.v(14) " "Verilog HDL or VHDL warning at control_motor.v(14): object \"counter\" assigned a value but never read" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607992968722 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_s control_motor.v(15) " "Verilog HDL or VHDL warning at control_motor.v(15): object \"clk_s\" assigned a value but never read" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607992968722 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done control_motor.v(16) " "Verilog HDL or VHDL warning at control_motor.v(16): object \"done\" assigned a value but never read" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607992968722 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 control_motor.v(63) " "Verilog HDL assignment warning at control_motor.v(63): truncated value with size 32 to match size of target (28)" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968722 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 control_motor.v(76) " "Verilog HDL assignment warning at control_motor.v(76): truncated value with size 32 to match size of target (28)" {  } { { "control_motor.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_motor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968722 "|Neo_Ligth|Control:comb_45|Control_Motor:M"}
{ "Warning" "WSGN_SEARCH_FILE" "control_luz.v 1 1 " "Using design file control_luz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Luz " "Found entity 1: Control_Luz" {  } { { "control_luz.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control_luz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968772 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Luz Control:comb_45\|Control_Luz:L " "Elaborating entity \"Control_Luz\" for hierarchy \"Control:comb_45\|Control_Luz:L\"" {  } { { "control.v" "L" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/control.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968782 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cortina.v 1 1 " "Using design file cortina.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Cortina " "Found entity 1: Cortina" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cortina Cortina:comb_46 " "Elaborating entity \"Cortina\" for hierarchy \"Cortina:comb_46\"" {  } { { "Neo_Ligth.v" "comb_46" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 cortina.v(15) " "Verilog HDL assignment warning at cortina.v(15): truncated value with size 32 to match size of target (26)" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968842 "|Neo_Ligth|Cortina:comb_46"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pwm1 cortina.v(43) " "Verilog HDL Always Construct warning at cortina.v(43): variable \"pwm1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607992968842 "|Neo_Ligth|Cortina:comb_46"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pwm2 cortina.v(49) " "Verilog HDL Always Construct warning at cortina.v(49): variable \"pwm2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1607992968842 "|Neo_Ligth|Cortina:comb_46"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cortina.v(39) " "Verilog HDL Case Statement information at cortina.v(39): all case item expressions in this case statement are onehot" {  } { { "cortina.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/cortina.v" 39 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1607992968842 "|Neo_Ligth|Cortina:comb_46"}
{ "Warning" "WSGN_SEARCH_FILE" "luz.v 1 1 " "Using design file luz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Luz " "Found entity 1: Luz" {  } { { "luz.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/luz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968892 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Luz Luz:comb_47 " "Elaborating entity \"Luz\" for hierarchy \"Luz:comb_47\"" {  } { { "Neo_Ligth.v" "comb_47" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968892 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 luz.v(19) " "Verilog HDL assignment warning at luz.v(19): truncated value with size 32 to match size of target (16)" {  } { { "luz.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/luz.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968892 "|Neo_Ligth|Luz:comb_5"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE alarma.v(11) " "Verilog HDL Declaration information at alarma.v(11): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992968962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarma.v 1 1 " "Using design file alarma.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alarma " "Found entity 1: Alarma" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992968962 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992968962 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alarma.v(25) " "Verilog HDL Instantiation warning at alarma.v(25): instance has no name" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992968962 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alarma.v(28) " "Verilog HDL Instantiation warning at alarma.v(28): instance has no name" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992968962 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "alarma.v(29) " "Verilog HDL Instantiation warning at alarma.v(29): instance has no name" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992968962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarma Alarma:comb_48 " "Elaborating entity \"Alarma\" for hierarchy \"Alarma:comb_48\"" {  } { { "Neo_Ligth.v" "comb_48" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992968962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 alarma.v(33) " "Verilog HDL assignment warning at alarma.v(33): truncated value with size 32 to match size of target (28)" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968962 "|Neo_Ligth|Alarma:comb_24"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 alarma.v(49) " "Verilog HDL assignment warning at alarma.v(49): truncated value with size 32 to match size of target (7)" {  } { { "alarma.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992968962 "|Neo_Ligth|Alarma:comb_24"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done obtener_ha.v(7) " "Verilog HDL Declaration information at obtener_ha.v(7): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969022 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "recibir RECIBIR obtener_ha.v(13) " "Verilog HDL Declaration information at obtener_ha.v(13): object \"recibir\" differs only in case from object \"RECIBIR\" in the same scope" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969022 ""}
{ "Warning" "WSGN_SEARCH_FILE" "obtener_ha.v 1 1 " "Using design file obtener_ha.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Obtener_Ha " "Found entity 1: Obtener_Ha" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992969022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992969022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Obtener_Ha Alarma:comb_48\|Obtener_Ha:ob " "Elaborating entity \"Obtener_Ha\" for hierarchy \"Alarma:comb_48\|Obtener_Ha:ob\"" {  } { { "alarma.v" "ob" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992969022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 obtener_ha.v(33) " "Verilog HDL assignment warning at obtener_ha.v(33): truncated value with size 32 to match size of target (28)" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969032 "|Neo_Ligth|Alarma:comb_7|Obtener_Ha:ob"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 obtener_ha.v(77) " "Verilog HDL assignment warning at obtener_ha.v(77): truncated value with size 32 to match size of target (5)" {  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969032 "|Neo_Ligth|Alarma:comb_7|Obtener_Ha:ob"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Activada ACTIVADA alarma_fsm.v(7) " "Verilog HDL Declaration information at alarma_fsm.v(7): object \"Activada\" differs only in case from object \"ACTIVADA\" in the same scope" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969102 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sonando SONANDO alarma_fsm.v(8) " "Verilog HDL Declaration information at alarma_fsm.v(8): object \"Sonando\" differs only in case from object \"SONANDO\" in the same scope" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969112 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alarma_fsm.v 1 1 " "Using design file alarma_fsm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Alarma_FSM " "Found entity 1: Alarma_FSM" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992969112 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992969112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alarma_FSM Alarma:comb_48\|Alarma_FSM:comb_4 " "Elaborating entity \"Alarma_FSM\" for hierarchy \"Alarma:comb_48\|Alarma_FSM:comb_4\"" {  } { { "alarma.v" "comb_4" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992969112 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "des alarma_fsm.v(14) " "Verilog HDL or VHDL warning at alarma_fsm.v(14): object \"des\" assigned a value but never read" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607992969112 "|Neo_Ligth|Alarma:comb_7|Alarma_FSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 alarma_fsm.v(51) " "Verilog HDL assignment warning at alarma_fsm.v(51): truncated value with size 32 to match size of target (28)" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969112 "|Neo_Ligth|Alarma:comb_7|Alarma_FSM:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 alarma_fsm.v(80) " "Verilog HDL assignment warning at alarma_fsm.v(80): truncated value with size 32 to match size of target (12)" {  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969112 "|Neo_Ligth|Alarma:comb_7|Alarma_FSM:comb_4"}
{ "Warning" "WSGN_SEARCH_FILE" "display_a.v 1 1 " "Using design file display_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Display_a " "Found entity 1: Display_a" {  } { { "display_a.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display_a.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992969202 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992969202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_a Alarma:comb_48\|Display_a:comb_5 " "Elaborating entity \"Display_a\" for hierarchy \"Alarma:comb_48\|Display_a:comb_5\"" {  } { { "alarma.v" "comb_5" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992969202 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 display_a.v(41) " "Verilog HDL assignment warning at display_a.v(41): truncated value with size 32 to match size of target (3)" {  } { { "display_a.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/display_a.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969202 "|Neo_Ligth|Alarma:comb_24|Display_a:comb_5"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pir PIR contador_aforo.v(13) " "Verilog HDL Declaration information at contador_aforo.v(13): object \"pir\" differs only in case from object \"PIR\" in the same scope" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "res RES contador_aforo.v(14) " "Verilog HDL Declaration information at contador_aforo.v(14): object \"res\" differs only in case from object \"RES\" in the same scope" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969292 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "add ADD contador_aforo.v(15) " "Verilog HDL Declaration information at contador_aforo.v(15): object \"add\" differs only in case from object \"ADD\" in the same scope" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969292 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contador_aforo.v 1 1 " "Using design file contador_aforo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Contador_aforo " "Found entity 1: Contador_aforo" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992969292 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992969292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contador_aforo.v(21) " "Verilog HDL Instantiation warning at contador_aforo.v(21): instance has no name" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607992969292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador_aforo Contador_aforo:comb_49 " "Elaborating entity \"Contador_aforo\" for hierarchy \"Contador_aforo:comb_49\"" {  } { { "Neo_Ligth.v" "comb_49" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992969292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 contador_aforo.v(30) " "Verilog HDL assignment warning at contador_aforo.v(30): truncated value with size 32 to match size of target (28)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969302 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_aforo.v(93) " "Verilog HDL assignment warning at contador_aforo.v(93): truncated value with size 32 to match size of target (3)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969302 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 contador_aforo.v(106) " "Verilog HDL assignment warning at contador_aforo.v(106): truncated value with size 32 to match size of target (3)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969302 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contador_aforo.v(108) " "Verilog HDL assignment warning at contador_aforo.v(108): truncated value with size 32 to match size of target (5)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969302 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 contador_aforo.v(111) " "Verilog HDL assignment warning at contador_aforo.v(111): truncated value with size 32 to match size of target (5)" {  } { { "contador_aforo.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969302 "|Neo_Ligth|Contador_aforo:comb_49"}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "trigger TRIGGER sensor_ultrasonico.v(4) " "Verilog HDL Declaration information at sensor_ultrasonico.v(4): object \"trigger\" differs only in case from object \"TRIGGER\" in the same scope" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1607992969362 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sensor_ultrasonico.v 1 1 " "Using design file sensor_ultrasonico.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_ultrasonico " "Found entity 1: Sensor_ultrasonico" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607992969362 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1607992969362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_ultrasonico Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3 " "Elaborating entity \"Sensor_ultrasonico\" for hierarchy \"Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\"" {  } { { "contador_aforo.v" "comb_3" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/contador_aforo.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992969362 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sensor_ultrasonico.v(27) " "Verilog HDL assignment warning at sensor_ultrasonico.v(27): truncated value with size 32 to match size of target (8)" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969362 "|Neo_Ligth|Contador_aforo:comb_49|Sensor_ultrasonico:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 sensor_ultrasonico.v(74) " "Verilog HDL assignment warning at sensor_ultrasonico.v(74): truncated value with size 32 to match size of target (4)" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969362 "|Neo_Ligth|Contador_aforo:comb_49|Sensor_ultrasonico:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sensor_ultrasonico.v(87) " "Verilog HDL assignment warning at sensor_ultrasonico.v(87): truncated value with size 32 to match size of target (16)" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607992969362 "|Neo_Ligth|Contador_aforo:comb_49|Sensor_ultrasonico:comb_3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1607992970952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607992971962 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607992973242 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/output_files/Neo_Ligth.map.smsg " "Generated suppressed messages file C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/output_files/Neo_Ligth.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607992973352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607992973622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607992973622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1580 " "Implemented 1580 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607992973862 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607992973862 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1548 " "Implemented 1548 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607992973862 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607992973862 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607992973932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:42:53 2020 " "Processing ended: Mon Dec 14 19:42:53 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607992973932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607992973932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607992973932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607992973932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1607992976472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607992976472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:42:55 2020 " "Processing started: Mon Dec 14 19:42:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607992976472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1607992976472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Neo_Ligth -c Neo_Ligth " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Neo_Ligth -c Neo_Ligth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1607992976472 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1607992977022 ""}
{ "Info" "0" "" "Project  = Neo_Ligth" {  } {  } 0 0 "Project  = Neo_Ligth" 0 0 "Fitter" 0 0 1607992977022 ""}
{ "Info" "0" "" "Revision = Neo_Ligth" {  } {  } 0 0 "Revision = Neo_Ligth" 0 0 "Fitter" 0 0 1607992977022 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1607992977182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1607992977182 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Neo_Ligth EP4CE10E22C8 " "Selected device EP4CE10E22C8 for design \"Neo_Ligth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1607992977212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607992977272 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1607992977272 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1607992977472 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1607992977502 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C8 " "Device EP4CE6E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607992978262 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607992978262 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1607992978262 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1607992978262 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607992978272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607992978272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607992978272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607992978272 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2961 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1607992978272 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1607992978272 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1607992978272 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 32 " "No exact pin location assignment(s) for 5 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1607992978552 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Neo_Ligth.sdc " "Synopsys Design Constraints File file not found: 'Neo_Ligth.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1607992978872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1607992978872 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1607992978902 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1607992978902 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1607992978902 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "Neo_Ligth.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/Neo_Ligth.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "Automatically promoted node Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "obtener_ha.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_ha.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Time:comb_44\|Obtener_H:ob\|clk1kHz  " "Automatically promoted node Time:comb_44\|Obtener_H:ob\|clk1kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "obtener_h.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/obtener_h.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Time:comb_44\|Reloj:se\|clk_s  " "Automatically promoted node Time:comb_44\|Reloj:se\|clk_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time:comb_44\|Reloj:se\|clk_s~4 " "Destination node Time:comb_44\|Reloj:se\|clk_s~4" {  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "reloj.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/reloj.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "Automatically promoted node Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus~2 " "Destination node Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus~2" {  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2004 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "sensor_ultrasonico.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/sensor_ultrasonico.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "Automatically promoted node Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "alarma_fsm.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/alarma_fsm.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarma:comb_48\|Uart_rx:comb_3\|tick  " "Automatically promoted node Alarma:comb_48\|Uart_rx:comb_3\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Alarma:comb_48\|Uart_rx:comb_3\|tick~0 " "Destination node Alarma:comb_48\|Uart_rx:comb_3\|tick~0" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2909 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Control:comb_45\|Uart_rx:dat_con\|tick  " "Automatically promoted node Control:comb_45\|Uart_rx:dat_con\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Control:comb_45\|Uart_rx:dat_con\|tick~0 " "Destination node Control:comb_45\|Uart_rx:dat_con\|tick~0" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2907 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 1016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Time:comb_44\|Uart_rx:comb_3\|tick  " "Automatically promoted node Time:comb_44\|Uart_rx:comb_3\|tick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time:comb_44\|Uart_rx:comb_3\|tick~0 " "Destination node Time:comb_44\|Uart_rx:comb_3\|tick~0" {  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 2913 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "uart_rx.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/uart_rx.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 858 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "Automatically promoted node Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1607992979022 ""}  } { { "div_fre.v" "" { Text "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/div_fre.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 0 { 0 ""} 0 880 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1607992979022 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1607992979382 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607992979382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1607992979382 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607992979392 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1607992979392 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1607992979402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1607992979402 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1607992979402 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1607992979502 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1607992979502 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1607992979502 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 0 5 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 0 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1607992979502 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1607992979502 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1607992979502 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 4 4 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 2 9 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 12 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 3 10 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 6 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 8 4 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  4 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1607992979502 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1607992979502 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1607992979502 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607992979562 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1607992979582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1607992980352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607992980952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1607992980972 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1607992985292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607992985292 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1607992985796 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1607992988203 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1607992988203 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1607992991511 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1607992991511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607992991511 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.70 " "Total time spent on timing analysis during the Fitter is 2.70 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1607992991700 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607992991726 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607992992238 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1607992992238 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1607992993142 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1607992994388 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/output_files/Neo_Ligth.fit.smsg " "Generated suppressed messages file C:/Users/lenovo/Desktop/digital/Verilog/Proyecto/2.1/Neo ligth/output_files/Neo_Ligth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1607992995020 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5261 " "Peak virtual memory: 5261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607992996403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:43:16 2020 " "Processing ended: Mon Dec 14 19:43:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607992996403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607992996403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607992996403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1607992996403 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1607992998980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607992998980 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:43:18 2020 " "Processing started: Mon Dec 14 19:43:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607992998980 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1607992998980 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Neo_Ligth -c Neo_Ligth " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Neo_Ligth -c Neo_Ligth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1607992998980 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1607993000826 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1607993001268 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1607993001324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607993001697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:43:21 2020 " "Processing ended: Mon Dec 14 19:43:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607993001697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607993001697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607993001697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1607993001697 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1607993002431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1607993005012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607993005020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 14 19:43:23 2020 " "Processing started: Mon Dec 14 19:43:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607993005020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1607993005020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Neo_Ligth -c Neo_Ligth " "Command: quartus_sta Neo_Ligth -c Neo_Ligth" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1607993005020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1607993005877 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1607993006802 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1607993006802 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993006872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993006872 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Neo_Ligth.sdc " "Synopsys Design Constraints File file not found: 'Neo_Ligth.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1607993007404 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993007404 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " "create_clock -period 1.000 -name Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Time:comb_44\|Reloj:se\|clk_s Time:comb_44\|Reloj:se\|clk_s " "create_clock -period 1.000 -name Time:comb_44\|Reloj:se\|clk_s Time:comb_44\|Reloj:se\|clk_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_s clk_s " "create_clock -period 1.000 -name clk_s clk_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Time:comb_44\|Obtener_H:ob\|clk1kHz Time:comb_44\|Obtener_H:ob\|clk1kHz " "create_clock -period 1.000 -name Time:comb_44\|Obtener_H:ob\|clk1kHz Time:comb_44\|Obtener_H:ob\|clk1kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Time:comb_44\|Uart_rx:comb_3\|tick Time:comb_44\|Uart_rx:comb_3\|tick " "create_clock -period 1.000 -name Time:comb_44\|Uart_rx:comb_3\|tick Time:comb_44\|Uart_rx:comb_3\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " "create_clock -period 1.000 -name Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarma:comb_48\|Uart_rx:comb_3\|tick Alarma:comb_48\|Uart_rx:comb_3\|tick " "create_clock -period 1.000 -name Alarma:comb_48\|Uart_rx:comb_3\|tick Alarma:comb_48\|Uart_rx:comb_3\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarma:comb_48\|clk_s Alarma:comb_48\|clk_s " "create_clock -period 1.000 -name Alarma:comb_48\|clk_s Alarma:comb_48\|clk_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador_aforo:comb_49\|clk_s Contador_aforo:comb_49\|clk_s " "create_clock -period 1.000 -name Contador_aforo:comb_49\|clk_s Contador_aforo:comb_49\|clk_s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " "create_clock -period 1.000 -name Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Control:comb_45\|Uart_rx:dat_con\|tick Control:comb_45\|Uart_rx:dat_con\|tick " "create_clock -period 1.000 -name Control:comb_45\|Uart_rx:dat_con\|tick Control:comb_45\|Uart_rx:dat_con\|tick" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " "create_clock -period 1.000 -name Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " "create_clock -period 1.000 -name Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1607993007420 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607993007420 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1607993007444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607993007444 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1607993007444 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1607993007489 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607993007706 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607993007706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.128 " "Worst-case setup slack is -8.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.128            -228.631 Time:comb_44\|Reloj:se\|clk_s  " "   -8.128            -228.631 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.288           -1177.147 clk  " "   -7.288           -1177.147 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.094            -486.544 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "   -6.094            -486.544 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.851            -538.526 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "   -5.851            -538.526 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.624            -106.120 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "   -5.624            -106.120 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.378            -114.191 Control:comb_45\|Uart_rx:dat_con\|tick  " "   -5.378            -114.191 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.473             -97.414 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "   -4.473             -97.414 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.298             -98.168 Time:comb_44\|Uart_rx:comb_3\|tick  " "   -4.298             -98.168 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.489             -23.776 Contador_aforo:comb_49\|clk_s  " "   -3.489             -23.776 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.091             -14.900 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "   -3.091             -14.900 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.798             -47.202 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "   -2.798             -47.202 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.618             -12.466 Alarma:comb_48\|clk_s  " "   -2.618             -12.466 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660             -14.832 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "   -1.660             -14.832 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.588              -1.588 clk_s  " "   -1.588              -1.588 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993007714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "    0.452               0.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "    0.452               0.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "    0.452               0.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 Time:comb_44\|Reloj:se\|clk_s  " "    0.452               0.000 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "    0.453               0.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "    0.453               0.000 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "    0.453               0.000 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Time:comb_44\|Uart_rx:comb_3\|tick  " "    0.453               0.000 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 Control:comb_45\|Uart_rx:dat_con\|tick  " "    0.454               0.000 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Contador_aforo:comb_49\|clk_s  " "    0.485               0.000 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "    0.485               0.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.710               0.000 Alarma:comb_48\|clk_s  " "    0.710               0.000 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.820               0.000 clk_s  " "    1.820               0.000 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993007754 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607993007770 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607993007786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -468.431 clk  " "   -3.000            -468.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -153.161 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "   -1.487            -153.161 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -153.161 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "   -1.487            -153.161 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 Time:comb_44\|Reloj:se\|clk_s  " "   -1.487             -71.376 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -43.123 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "   -1.487             -43.123 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "   -1.487             -40.149 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "   -1.487             -40.149 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Control:comb_45\|Uart_rx:dat_con\|tick  " "   -1.487             -40.149 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Time:comb_44\|Uart_rx:comb_3\|tick  " "   -1.487             -40.149 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "   -1.487             -22.305 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "   -1.487             -19.331 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 Contador_aforo:comb_49\|clk_s  " "   -1.487             -16.357 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 Alarma:comb_48\|clk_s  " "   -1.487             -11.896 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 clk_s  " "   -1.487              -1.487 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993007810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993007810 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993008515 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607993008515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607993008535 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1607993008565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1607993009352 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607993009672 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607993009752 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607993009752 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.445 " "Worst-case setup slack is -7.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.445            -209.814 Time:comb_44\|Reloj:se\|clk_s  " "   -7.445            -209.814 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.525           -1064.159 clk  " "   -6.525           -1064.159 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.627            -448.878 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "   -5.627            -448.878 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.411            -499.645 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "   -5.411            -499.645 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.076            -106.823 Control:comb_45\|Uart_rx:dat_con\|tick  " "   -5.076            -106.823 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.030             -95.636 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "   -5.030             -95.636 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.102             -89.860 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "   -4.102             -89.860 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.002             -90.969 Time:comb_44\|Uart_rx:comb_3\|tick  " "   -4.002             -90.969 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.033             -20.431 Contador_aforo:comb_49\|clk_s  " "   -3.033             -20.431 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.704             -12.344 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "   -2.704             -12.344 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435             -41.271 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "   -2.435             -41.271 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.286             -10.500 Alarma:comb_48\|clk_s  " "   -2.286             -10.500 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.488             -12.951 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "   -1.488             -12.951 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.373              -1.373 clk_s  " "   -1.373              -1.373 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009782 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993009782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "    0.401               0.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "    0.401               0.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 Time:comb_44\|Reloj:se\|clk_s  " "    0.401               0.000 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk  " "    0.401               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "    0.402               0.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "    0.402               0.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "    0.402               0.000 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "    0.402               0.000 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Time:comb_44\|Uart_rx:comb_3\|tick  " "    0.402               0.000 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 Control:comb_45\|Uart_rx:dat_con\|tick  " "    0.403               0.000 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Contador_aforo:comb_49\|clk_s  " "    0.430               0.000 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "    0.430               0.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.641               0.000 Alarma:comb_48\|clk_s  " "    0.641               0.000 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 clk_s  " "    1.640               0.000 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009832 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993009832 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607993009857 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607993009881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -468.431 clk  " "   -3.000            -468.431 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -153.161 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "   -1.487            -153.161 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -153.161 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "   -1.487            -153.161 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -71.376 Time:comb_44\|Reloj:se\|clk_s  " "   -1.487             -71.376 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -43.123 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "   -1.487             -43.123 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "   -1.487             -40.149 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "   -1.487             -40.149 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Control:comb_45\|Uart_rx:dat_con\|tick  " "   -1.487             -40.149 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -40.149 Time:comb_44\|Uart_rx:comb_3\|tick  " "   -1.487             -40.149 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -22.305 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "   -1.487             -22.305 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -19.331 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "   -1.487             -19.331 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -16.357 Contador_aforo:comb_49\|clk_s  " "   -1.487             -16.357 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -11.896 Alarma:comb_48\|clk_s  " "   -1.487             -11.896 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 clk_s  " "   -1.487              -1.487 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993009899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993009899 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993011064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607993011064 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1607993011104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607993011350 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1607993011360 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1607993011360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.890 " "Worst-case setup slack is -2.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.890             -71.636 Time:comb_44\|Reloj:se\|clk_s  " "   -2.890             -71.636 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.608            -341.569 clk  " "   -2.608            -341.569 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.095            -153.222 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "   -2.095            -153.222 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927            -174.098 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "   -1.927            -174.098 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.795             -30.368 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "   -1.795             -30.368 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.774             -34.118 Control:comb_45\|Uart_rx:dat_con\|tick  " "   -1.774             -34.118 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.372             -28.920 Time:comb_44\|Uart_rx:comb_3\|tick  " "   -1.372             -28.920 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.316             -26.230 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "   -1.316             -26.230 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.002              -5.575 Contador_aforo:comb_49\|clk_s  " "   -1.002              -5.575 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -3.248 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "   -0.871              -3.248 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -6.983 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "   -0.618              -6.983 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573              -1.615 Alarma:comb_48\|clk_s  " "   -0.573              -1.615 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -0.615 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "   -0.216              -0.615 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193              -0.193 clk_s  " "   -0.193              -0.193 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993011398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "    0.179               0.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "    0.186               0.000 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "    0.186               0.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Time:comb_44\|Reloj:se\|clk_s  " "    0.186               0.000 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 Time:comb_44\|Uart_rx:comb_3\|tick  " "    0.186               0.000 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "    0.187               0.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "    0.187               0.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Control:comb_45\|Uart_rx:dat_con\|tick  " "    0.187               0.000 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "    0.187               0.000 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Contador_aforo:comb_49\|clk_s  " "    0.201               0.000 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "    0.201               0.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.276               0.000 Alarma:comb_48\|clk_s  " "    0.276               0.000 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.692               0.000 clk_s  " "    0.692               0.000 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011436 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993011436 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607993011491 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1607993011523 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -336.347 clk  " "   -3.000            -336.347 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -103.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz  " "   -1.000            -103.000 Alarma:comb_48\|Obtener_Ha:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -103.000 Time:comb_44\|Obtener_H:ob\|clk1kHz  " "   -1.000            -103.000 Time:comb_44\|Obtener_H:ob\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -48.000 Time:comb_44\|Reloj:se\|clk_s  " "   -1.000             -48.000 Time:comb_44\|Reloj:se\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -29.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus  " "   -1.000             -29.000 Contador_aforo:comb_49\|Sensor_ultrasonico:comb_3\|clkus " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s  " "   -1.000             -27.000 Alarma:comb_48\|Alarma_FSM:comb_4\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 Alarma:comb_48\|Uart_rx:comb_3\|tick  " "   -1.000             -27.000 Alarma:comb_48\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 Control:comb_45\|Uart_rx:dat_con\|tick  " "   -1.000             -27.000 Control:comb_45\|Uart_rx:dat_con\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 Time:comb_44\|Uart_rx:comb_3\|tick  " "   -1.000             -27.000 Time:comb_44\|Uart_rx:comb_3\|tick " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz  " "   -1.000             -15.000 Alarma:comb_48\|Display_a:comb_5\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -13.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz  " "   -1.000             -13.000 Time:comb_44\|Display:comb_4\|Div_fre:div\|clk1kHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 Contador_aforo:comb_49\|clk_s  " "   -1.000             -11.000 Contador_aforo:comb_49\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 Alarma:comb_48\|clk_s  " "   -1.000              -8.000 Alarma:comb_48\|clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 clk_s  " "   -1.000              -1.000 clk_s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1607993011543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1607993011543 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993012793 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993012793 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993012793 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993012793 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.705 ns " "Worst Case Available Settling Time: 0.705 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993012793 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1607993012793 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1607993012793 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607993013480 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1607993013480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4760 " "Peak virtual memory: 4760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607993013840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 14 19:43:33 2020 " "Processing ended: Mon Dec 14 19:43:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607993013840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607993013840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607993013840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607993013840 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1607993014980 ""}
