
---------- Begin Simulation Statistics ----------
final_tick                               112619879000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 376248                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662144                       # Number of bytes of host memory used
host_op_rate                                   411735                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   265.78                       # Real time elapsed on the host
host_tick_rate                              423730093                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109431833                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.112620                       # Number of seconds simulated
sim_ticks                                112619879000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109431833                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.126199                       # CPI: cycles per instruction
system.cpu.discardedOps                        720375                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3326878                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.887943                       # IPC: instructions per cycle
system.cpu.numCycles                        112619879                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72954901     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241244      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154714      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120622      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166460      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646335     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534649     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431833                       # Class of committed instruction
system.cpu.tickCycles                       109293001                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14632                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         37724                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         3650                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       122080                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            369                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20616746                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16509186                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            153939                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8833417                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8742715                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.973195                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050602                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                313                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434001                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300037                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133964                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1234                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35479710                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35479710                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35483042                       # number of overall hits
system.cpu.dcache.overall_hits::total        35483042                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        76656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          76656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        76697                       # number of overall misses
system.cpu.dcache.overall_misses::total         76697                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4555577000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4555577000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4555577000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4555577000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35556366                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35556366                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35559739                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35559739                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002156                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002156                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002157                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002157                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59428.837925                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59428.837925                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59397.068986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59397.068986                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        46718                       # number of writebacks
system.cpu.dcache.writebacks::total             46718                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16175                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16175                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16175                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60481                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3552208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3552208000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3554046000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3554046000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001702                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58732.626775                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58732.626775                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58729.030339                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58729.030339                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60007                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21263972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21263972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        37807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         37807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1361811000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1361811000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21301779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21301779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001775                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36020.075647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36020.075647                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3127                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        34680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        34680                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1181773000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1181773000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001628                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34076.499423                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34076.499423                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14215738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14215738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        38849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        38849                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3193766000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3193766000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254587                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002725                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82209.735128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82209.735128                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        13048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        13048                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        25801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        25801                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2370435000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2370435000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001810                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001810                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91873.764583                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91873.764583                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3332                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3373                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012155                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1838000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1838000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010377                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010377                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 52514.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 52514.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89079                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       135000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       135000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000034                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        45000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        45000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       129000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        43000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        43000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.622559                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35721720                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60519                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            590.256283                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.622559                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35798420                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35798420                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49918085                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17208630                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10039585                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27155609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27155609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27155609                       # number of overall hits
system.cpu.icache.overall_hits::total        27155609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          915                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            915                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          915                       # number of overall misses
system.cpu.icache.overall_misses::total           915                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52582000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52582000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52582000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52582000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27156524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27156524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27156524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27156524                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000034                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000034                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57466.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57466.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57466.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57466.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          639                       # number of writebacks
system.cpu.icache.writebacks::total               639                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          915                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          915                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          915                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     50752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     50752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     50752000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     50752000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55466.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55466.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55466.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                    639                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27155609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27155609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          915                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           915                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52582000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27156524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27156524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57466.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57466.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     50752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     50752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55466.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.800247                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27156524                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               915                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          29679.261202                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   275.800247                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.538672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.539062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27157439                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27157439                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 112619879000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431833                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                37761                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38338                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 577                       # number of overall hits
system.l2.overall_hits::.cpu.data               37761                       # number of overall hits
system.l2.overall_hits::total                   38338                       # number of overall hits
system.l2.demand_misses::.cpu.inst                338                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22758                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23096                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               338                       # number of overall misses
system.l2.overall_misses::.cpu.data             22758                       # number of overall misses
system.l2.overall_misses::total                 23096                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35611000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2510201000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2545812000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35611000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2510201000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2545812000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60519                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                61434                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60519                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               61434                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.369399                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.376047                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.375948                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.369399                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.376047                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.375948                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 105357.988166                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 110299.718780                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110227.398684                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 105357.988166                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 110299.718780                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110227.398684                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               14508                       # number of writebacks
system.l2.writebacks::total                     14508                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23092                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23092                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28851000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2054772000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2083623000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28851000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2054772000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2083623000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.369399                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.375981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.375883                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.369399                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.375981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.375883                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85357.988166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 90303.770766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90231.378832                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85357.988166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 90303.770766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90231.378832                       # average overall mshr miss latency
system.l2.replacements                          14989                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        46718                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46718                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        46718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46718                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          574                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              574                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          574                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          574                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              6388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6388                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           19413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19413                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2128831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2128831000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         25801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             25801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.752413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.752413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109660.073147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109660.073147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19413                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1740571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1740571000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.752413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.752413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 89660.073147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89660.073147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              338                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35611000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            915                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.369399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.369399                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 105357.988166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 105357.988166                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          338                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28851000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.369399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.369399                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85357.988166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85357.988166                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         31373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3345                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    381370000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    381370000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        34718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.096348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.096348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 114011.958146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114011.958146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3341                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    314201000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    314201000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.096233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.096233                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 94043.998803                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94043.998803                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7816.640613                       # Cycle average of tags in use
system.l2.tags.total_refs                      118414                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     23181                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.108235                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.431884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        32.705451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7762.503278                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.947571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1380                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6680                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    260041                       # Number of tag accesses
system.l2.tags.data_accesses                   260041                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     29016.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       676.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     45490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007678522500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1605                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1605                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              112459                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27452                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23092                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14508                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46184                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29016                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.54                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46184                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29016                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     437                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1605                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.762617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.422237                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    374.630487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1603     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14848-15359            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1605                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.067913                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.057819                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.608336                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48      2.99%      2.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1454     90.59%     93.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.06%     93.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              102      6.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1605                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2955776                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1857024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     26.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     16.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  112614806000                       # Total gap between requests
system.mem_ctrls.avgGap                    2995074.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        43264                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2911360                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1855936                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 384159.531906440738                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 25851208.737313594669                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16479648.322122596204                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          676                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        45508                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        29016                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     21008250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1655302500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2442872289500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31077.29                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36373.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  84190525.55                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        43264                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2912512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2955776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        43264                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1857024                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1857024                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          338                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        22754                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          23092                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        14508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         14508                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       384160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     25861438                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         26245597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       384160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       384160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     16489309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        16489309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     16489309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       384160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     25861438                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        42734907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                46166                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               28999                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2858                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2852                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2892                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2902                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2932                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2854                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2976                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1872                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1720                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1794                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1968                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1798                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1810                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1748                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1870                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1750                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1794                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               810698250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             230830000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1676310750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17560.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36310.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               29210                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              23266                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.27                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        22688                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   212.025388                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   168.930526                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   195.279494                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          446      1.97%      1.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16864     74.33%     76.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1823      8.04%     84.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1361      6.00%     90.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          752      3.31%     93.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          471      2.08%     95.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          213      0.94%     96.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          259      1.14%     97.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          499      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        22688                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2954624                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1855936                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               26.235368                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.479648                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.33                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        81281760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        43198485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      164162880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      75590820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8889538320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15623095230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  30089743200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   54966610695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   488.072010                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  78053293000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3760380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  30806206000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        80717700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        42902475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      165462360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      75783960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8889538320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15783567900                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29954608320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   54992581035                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   488.302612                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  77699789750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3760380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31159709250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3679                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14508                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19413                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3679                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        60816                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  60816                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4812800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4812800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             23092                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   23092    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               23092                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           153788000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          217834250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             35633                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        61226                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          639                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           13770                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            25801                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           25801                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           915                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34718                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2469                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       181045                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                183514                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       198912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     13726336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               13925248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           14989                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1857024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            76423                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.052654                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.223344                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  72399     94.73%     94.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4024      5.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              76423                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 112619879000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          311508000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4575000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         302598996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
