// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_dw_deform_M_512_1024_16_24_8_4_1_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        in_layer_dout,
        in_layer_empty_n,
        in_layer_read,
        s_conv3_din,
        s_conv3_full_n,
        s_conv3_write,
        k3s_dout,
        k3s_empty_n,
        k3s_read,
        D_V_loc_dout,
        D_V_loc_empty_n,
        D_V_loc_read,
        OC_V_loc_dout,
        OC_V_loc_empty_n,
        OC_V_loc_read,
        batch_dout,
        batch_empty_n,
        batch_read,
        STRIDE_2_dout,
        STRIDE_2_empty_n,
        STRIDE_2_read,
        skip3_dout,
        skip3_empty_n,
        skip3_read,
        OC_V_loc_out_din,
        OC_V_loc_out_full_n,
        OC_V_loc_out_write,
        skip3_out_din,
        skip3_out_full_n,
        skip3_out_write
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_state2 = 13'd2;
parameter    ap_ST_fsm_state3 = 13'd4;
parameter    ap_ST_fsm_state4 = 13'd8;
parameter    ap_ST_fsm_state5 = 13'd16;
parameter    ap_ST_fsm_state6 = 13'd32;
parameter    ap_ST_fsm_state7 = 13'd64;
parameter    ap_ST_fsm_state8 = 13'd128;
parameter    ap_ST_fsm_state9 = 13'd256;
parameter    ap_ST_fsm_state10 = 13'd512;
parameter    ap_ST_fsm_state11 = 13'd1024;
parameter    ap_ST_fsm_pp0_stage0 = 13'd2048;
parameter    ap_ST_fsm_state22 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1151:0] in_layer_dout;
input   in_layer_empty_n;
output   in_layer_read;
output  [511:0] s_conv3_din;
input   s_conv3_full_n;
output   s_conv3_write;
input  [575:0] k3s_dout;
input   k3s_empty_n;
output   k3s_read;
input  [15:0] D_V_loc_dout;
input   D_V_loc_empty_n;
output   D_V_loc_read;
input  [15:0] OC_V_loc_dout;
input   OC_V_loc_empty_n;
output   OC_V_loc_read;
input  [31:0] batch_dout;
input   batch_empty_n;
output   batch_read;
input  [0:0] STRIDE_2_dout;
input   STRIDE_2_empty_n;
output   STRIDE_2_read;
input  [0:0] skip3_dout;
input   skip3_empty_n;
output   skip3_read;
output  [15:0] OC_V_loc_out_din;
input   OC_V_loc_out_full_n;
output   OC_V_loc_out_write;
output  [0:0] skip3_out_din;
input   skip3_out_full_n;
output   skip3_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_layer_read;
reg[511:0] s_conv3_din;
reg s_conv3_write;
reg k3s_read;
reg D_V_loc_read;
reg OC_V_loc_read;
reg batch_read;
reg STRIDE_2_read;
reg skip3_read;
reg OC_V_loc_out_write;
reg skip3_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    in_layer_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg    s_conv3_blk_n;
reg   [0:0] skip3_1_reg_7002;
reg    ap_enable_reg_pp0_iter9;
reg    k3s_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    D_V_loc_blk_n;
reg    OC_V_loc_blk_n;
reg    batch_blk_n;
reg    STRIDE_2_blk_n;
reg    skip3_blk_n;
reg    OC_V_loc_out_blk_n;
reg    skip3_out_blk_n;
reg   [6:0] cpa_V_reg_882;
reg   [31:0] batch_1_reg_6992;
reg   [0:0] STRIDE_2_1_reg_6997;
reg   [15:0] D_V_loc_read_reg_7006;
reg   [11:0] trunc_ln_reg_7012;
wire   [31:0] cast_fu_1053_p1;
wire   [31:0] grp_fu_6132_p2;
reg   [31:0] bound_reg_7023;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire   [63:0] grp_fu_1063_p2;
reg   [63:0] bound4_reg_7039;
wire    ap_CS_fsm_state9;
wire   [0:0] icmp_ln211_fu_1069_p2;
reg   [0:0] icmp_ln211_reg_7044;
wire   [63:0] add_ln210_fu_1074_p2;
reg   [63:0] add_ln210_reg_7049;
wire    ap_CS_fsm_state10;
wire   [0:0] icmp_ln211_1_fu_1085_p2;
reg   [0:0] icmp_ln211_1_reg_7057;
wire   [0:0] icmp_ln210_fu_1080_p2;
wire   [0:0] select_ln210_1_fu_1095_p3;
reg   [0:0] select_ln210_1_reg_7065;
wire   [15:0] col_V_mid2_fu_1134_p3;
reg   [15:0] col_V_mid2_reg_7072;
wire    ap_CS_fsm_state11;
wire   [15:0] select_ln211_fu_1153_p3;
reg   [15:0] select_ln211_reg_7077;
wire   [0:0] and_ln214_fu_1170_p2;
wire   [0:0] icmp_ln878_fu_1175_p2;
wire    ap_block_state12_pp0_stage0_iter0;
reg    ap_block_state13_pp0_stage0_iter1;
reg    ap_block_state14_pp0_stage0_iter2;
wire    ap_block_state15_pp0_stage0_iter3;
wire    ap_block_state16_pp0_stage0_iter4;
wire    ap_block_state17_pp0_stage0_iter5;
wire    ap_block_state18_pp0_stage0_iter6;
wire    ap_block_state19_pp0_stage0_iter7;
wire    ap_block_state20_pp0_stage0_iter8;
reg    ap_block_state21_pp0_stage0_iter9;
reg    ap_block_pp0_stage0_11001;
wire   [6:0] add_ln691_64_fu_1181_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln882_fu_1191_p2;
wire  signed [7:0] lhs_V_fu_1325_p1;
reg  signed [7:0] lhs_V_reg_7099;
wire   [3:0] rhs_fu_1356_p1;
reg  signed [3:0] rhs_reg_7104;
reg  signed [7:0] lhs_V_1_reg_7109;
wire   [3:0] rhs_1_fu_1370_p1;
reg  signed [3:0] rhs_1_reg_7114;
reg   [7:0] lhs_V_3_reg_7129;
reg  signed [7:0] lhs_V_3_reg_7129_pp0_iter3_reg;
wire   [3:0] rhs_3_fu_1406_p1;
reg   [3:0] rhs_3_reg_7134;
reg  signed [3:0] rhs_3_reg_7134_pp0_iter3_reg;
reg  signed [7:0] lhs_V_4_reg_7139;
wire   [3:0] rhs_4_fu_1420_p1;
reg  signed [3:0] rhs_4_reg_7144;
reg  signed [7:0] lhs_V_5_reg_7149;
wire   [3:0] rhs_5_fu_1434_p1;
reg  signed [3:0] rhs_5_reg_7154;
reg  signed [7:0] lhs_V_7_reg_7169;
wire   [3:0] rhs_7_fu_1470_p1;
reg  signed [3:0] rhs_7_reg_7174;
wire   [7:0] grp_fu_893_p4;
reg  signed [7:0] lhs_V_9_reg_7189;
reg  signed [3:0] rhs_9_reg_7194;
reg  signed [7:0] lhs_V_10_reg_7199;
reg  signed [3:0] rhs_10_reg_7204;
reg   [7:0] lhs_V_12_reg_7219;
reg  signed [7:0] lhs_V_12_reg_7219_pp0_iter3_reg;
reg   [3:0] rhs_12_reg_7224;
reg  signed [3:0] rhs_12_reg_7224_pp0_iter3_reg;
reg  signed [7:0] lhs_V_13_reg_7229;
reg  signed [3:0] rhs_13_reg_7234;
reg  signed [7:0] lhs_V_14_reg_7239;
reg  signed [3:0] rhs_14_reg_7244;
reg  signed [7:0] lhs_V_16_reg_7259;
reg  signed [3:0] rhs_16_reg_7264;
wire   [7:0] grp_fu_903_p4;
reg  signed [7:0] lhs_V_18_reg_7279;
reg  signed [3:0] rhs_18_reg_7284;
reg  signed [7:0] lhs_V_19_reg_7289;
reg  signed [3:0] rhs_19_reg_7294;
reg   [7:0] lhs_V_21_reg_7309;
reg  signed [7:0] lhs_V_21_reg_7309_pp0_iter3_reg;
reg   [3:0] rhs_21_reg_7314;
reg  signed [3:0] rhs_21_reg_7314_pp0_iter3_reg;
reg  signed [7:0] lhs_V_22_reg_7319;
reg  signed [3:0] rhs_22_reg_7324;
reg  signed [7:0] lhs_V_23_reg_7329;
reg  signed [3:0] rhs_23_reg_7334;
reg  signed [7:0] lhs_V_25_reg_7349;
reg  signed [3:0] rhs_25_reg_7354;
wire   [7:0] grp_fu_913_p4;
reg  signed [7:0] lhs_V_27_reg_7369;
reg  signed [3:0] rhs_27_reg_7374;
reg  signed [7:0] lhs_V_28_reg_7379;
reg  signed [3:0] rhs_28_reg_7384;
reg   [7:0] lhs_V_30_reg_7399;
reg  signed [7:0] lhs_V_30_reg_7399_pp0_iter3_reg;
reg   [3:0] rhs_30_reg_7404;
reg  signed [3:0] rhs_30_reg_7404_pp0_iter3_reg;
reg  signed [7:0] lhs_V_31_reg_7409;
reg  signed [3:0] rhs_31_reg_7414;
reg  signed [7:0] lhs_V_32_reg_7419;
reg  signed [3:0] rhs_32_reg_7424;
reg  signed [7:0] lhs_V_34_reg_7439;
reg  signed [3:0] rhs_34_reg_7444;
wire   [7:0] grp_fu_923_p4;
reg  signed [7:0] lhs_V_36_reg_7459;
reg  signed [3:0] rhs_36_reg_7464;
reg  signed [7:0] lhs_V_37_reg_7469;
reg  signed [3:0] rhs_37_reg_7474;
reg   [7:0] lhs_V_39_reg_7489;
reg  signed [7:0] lhs_V_39_reg_7489_pp0_iter3_reg;
reg   [3:0] rhs_39_reg_7494;
reg  signed [3:0] rhs_39_reg_7494_pp0_iter3_reg;
reg  signed [7:0] lhs_V_40_reg_7499;
reg  signed [3:0] rhs_40_reg_7504;
reg  signed [7:0] lhs_V_41_reg_7509;
reg  signed [3:0] rhs_41_reg_7514;
reg  signed [7:0] lhs_V_43_reg_7529;
reg  signed [3:0] rhs_43_reg_7534;
wire   [7:0] grp_fu_933_p4;
reg  signed [7:0] lhs_V_45_reg_7549;
reg  signed [3:0] rhs_45_reg_7554;
reg  signed [7:0] lhs_V_46_reg_7559;
reg  signed [3:0] rhs_46_reg_7564;
reg   [7:0] lhs_V_48_reg_7579;
reg  signed [7:0] lhs_V_48_reg_7579_pp0_iter3_reg;
reg   [3:0] rhs_48_reg_7584;
reg  signed [3:0] rhs_48_reg_7584_pp0_iter3_reg;
reg  signed [7:0] lhs_V_49_reg_7589;
reg  signed [3:0] rhs_49_reg_7594;
reg  signed [7:0] lhs_V_50_reg_7599;
reg  signed [3:0] rhs_50_reg_7604;
reg  signed [7:0] lhs_V_52_reg_7619;
reg  signed [3:0] rhs_52_reg_7624;
wire   [7:0] grp_fu_943_p4;
reg  signed [7:0] lhs_V_54_reg_7639;
reg  signed [3:0] rhs_54_reg_7644;
reg  signed [7:0] lhs_V_55_reg_7649;
reg  signed [3:0] rhs_55_reg_7654;
reg   [7:0] lhs_V_57_reg_7669;
reg  signed [7:0] lhs_V_57_reg_7669_pp0_iter3_reg;
reg   [3:0] rhs_57_reg_7674;
reg  signed [3:0] rhs_57_reg_7674_pp0_iter3_reg;
reg  signed [7:0] lhs_V_58_reg_7679;
reg  signed [3:0] rhs_58_reg_7684;
reg  signed [7:0] lhs_V_59_reg_7689;
reg  signed [3:0] rhs_59_reg_7694;
reg  signed [7:0] lhs_V_61_reg_7709;
reg  signed [3:0] rhs_61_reg_7714;
wire   [7:0] grp_fu_953_p4;
reg  signed [7:0] lhs_V_63_reg_7729;
reg  signed [3:0] rhs_63_reg_7734;
reg  signed [7:0] lhs_V_64_reg_7739;
reg  signed [3:0] rhs_64_reg_7744;
reg   [7:0] lhs_V_66_reg_7759;
reg  signed [7:0] lhs_V_66_reg_7759_pp0_iter3_reg;
reg   [3:0] rhs_66_reg_7764;
reg  signed [3:0] rhs_66_reg_7764_pp0_iter3_reg;
reg  signed [7:0] lhs_V_67_reg_7769;
reg  signed [3:0] rhs_67_reg_7774;
reg  signed [7:0] lhs_V_68_reg_7779;
reg  signed [3:0] rhs_68_reg_7784;
reg  signed [7:0] lhs_V_70_reg_7799;
reg  signed [3:0] rhs_70_reg_7804;
wire   [7:0] grp_fu_963_p4;
reg  signed [7:0] lhs_V_72_reg_7819;
reg  signed [3:0] rhs_72_reg_7824;
reg  signed [7:0] lhs_V_73_reg_7829;
reg  signed [3:0] rhs_73_reg_7834;
reg   [7:0] lhs_V_75_reg_7849;
reg  signed [7:0] lhs_V_75_reg_7849_pp0_iter3_reg;
reg   [3:0] rhs_75_reg_7854;
reg  signed [3:0] rhs_75_reg_7854_pp0_iter3_reg;
reg  signed [7:0] lhs_V_76_reg_7859;
reg  signed [3:0] rhs_76_reg_7864;
reg  signed [7:0] lhs_V_77_reg_7869;
reg  signed [3:0] rhs_77_reg_7874;
reg  signed [7:0] lhs_V_79_reg_7889;
reg  signed [3:0] rhs_79_reg_7894;
wire   [7:0] grp_fu_973_p4;
reg  signed [7:0] lhs_V_81_reg_7909;
reg  signed [3:0] rhs_81_reg_7914;
reg  signed [7:0] lhs_V_82_reg_7919;
reg  signed [3:0] rhs_82_reg_7924;
reg   [7:0] lhs_V_84_reg_7939;
reg  signed [7:0] lhs_V_84_reg_7939_pp0_iter3_reg;
reg   [3:0] rhs_84_reg_7944;
reg  signed [3:0] rhs_84_reg_7944_pp0_iter3_reg;
reg  signed [7:0] lhs_V_85_reg_7949;
reg  signed [3:0] rhs_85_reg_7954;
reg  signed [7:0] lhs_V_86_reg_7959;
reg  signed [3:0] rhs_86_reg_7964;
reg  signed [7:0] lhs_V_88_reg_7979;
reg  signed [3:0] rhs_88_reg_7984;
wire   [7:0] grp_fu_983_p4;
reg  signed [7:0] lhs_V_90_reg_7999;
reg  signed [3:0] rhs_90_reg_8004;
reg  signed [7:0] lhs_V_91_reg_8009;
reg  signed [3:0] rhs_91_reg_8014;
reg   [7:0] lhs_V_93_reg_8029;
reg  signed [7:0] lhs_V_93_reg_8029_pp0_iter3_reg;
reg   [3:0] rhs_93_reg_8034;
reg  signed [3:0] rhs_93_reg_8034_pp0_iter3_reg;
reg  signed [7:0] lhs_V_94_reg_8039;
reg  signed [3:0] rhs_94_reg_8044;
reg  signed [7:0] lhs_V_95_reg_8049;
reg  signed [3:0] rhs_95_reg_8054;
reg  signed [7:0] lhs_V_97_reg_8069;
reg  signed [3:0] rhs_97_reg_8074;
wire   [7:0] grp_fu_993_p4;
reg  signed [7:0] lhs_V_99_reg_8089;
reg  signed [3:0] rhs_99_reg_8094;
reg  signed [7:0] lhs_V_100_reg_8099;
reg  signed [3:0] rhs_100_reg_8104;
reg   [7:0] lhs_V_102_reg_8119;
reg  signed [7:0] lhs_V_102_reg_8119_pp0_iter3_reg;
reg   [3:0] rhs_102_reg_8124;
reg  signed [3:0] rhs_102_reg_8124_pp0_iter3_reg;
reg  signed [7:0] lhs_V_103_reg_8129;
reg  signed [3:0] rhs_103_reg_8134;
reg  signed [7:0] lhs_V_104_reg_8139;
reg  signed [3:0] rhs_104_reg_8144;
reg  signed [7:0] lhs_V_106_reg_8159;
reg  signed [3:0] rhs_106_reg_8164;
wire   [7:0] grp_fu_1003_p4;
reg  signed [7:0] lhs_V_108_reg_8179;
reg  signed [3:0] rhs_108_reg_8184;
reg  signed [7:0] lhs_V_109_reg_8189;
reg  signed [3:0] rhs_109_reg_8194;
reg   [7:0] lhs_V_111_reg_8209;
reg  signed [7:0] lhs_V_111_reg_8209_pp0_iter3_reg;
reg   [3:0] rhs_111_reg_8214;
reg  signed [3:0] rhs_111_reg_8214_pp0_iter3_reg;
reg  signed [7:0] lhs_V_112_reg_8219;
reg  signed [3:0] rhs_112_reg_8224;
reg  signed [7:0] lhs_V_113_reg_8229;
reg  signed [3:0] rhs_113_reg_8234;
reg  signed [7:0] lhs_V_115_reg_8249;
reg  signed [3:0] rhs_115_reg_8254;
wire   [7:0] grp_fu_1013_p4;
reg  signed [7:0] lhs_V_117_reg_8269;
reg  signed [3:0] rhs_117_reg_8274;
reg  signed [7:0] lhs_V_118_reg_8279;
reg  signed [3:0] rhs_118_reg_8284;
reg   [7:0] lhs_V_120_reg_8299;
reg  signed [7:0] lhs_V_120_reg_8299_pp0_iter3_reg;
reg   [3:0] rhs_120_reg_8304;
reg  signed [3:0] rhs_120_reg_8304_pp0_iter3_reg;
reg  signed [7:0] lhs_V_121_reg_8309;
reg  signed [3:0] rhs_121_reg_8314;
reg  signed [7:0] lhs_V_122_reg_8319;
reg  signed [3:0] rhs_122_reg_8324;
reg  signed [7:0] lhs_V_124_reg_8339;
reg  signed [3:0] rhs_124_reg_8344;
wire   [7:0] grp_fu_1023_p4;
reg  signed [7:0] lhs_V_126_reg_8359;
reg  signed [3:0] rhs_126_reg_8364;
reg  signed [7:0] lhs_V_127_reg_8369;
reg  signed [3:0] rhs_127_reg_8374;
reg   [7:0] lhs_V_129_reg_8389;
reg  signed [7:0] lhs_V_129_reg_8389_pp0_iter3_reg;
reg   [3:0] rhs_129_reg_8394;
reg  signed [3:0] rhs_129_reg_8394_pp0_iter3_reg;
reg  signed [7:0] lhs_V_130_reg_8399;
reg  signed [3:0] rhs_130_reg_8404;
reg  signed [7:0] lhs_V_131_reg_8409;
reg  signed [3:0] rhs_131_reg_8414;
reg  signed [7:0] lhs_V_133_reg_8429;
reg  signed [3:0] rhs_133_reg_8434;
wire   [7:0] grp_fu_1033_p4;
reg  signed [7:0] lhs_V_135_reg_8449;
reg  signed [3:0] rhs_135_reg_8454;
reg  signed [7:0] lhs_V_136_reg_8459;
reg  signed [3:0] rhs_136_reg_8464;
reg   [7:0] lhs_V_138_reg_8479;
reg  signed [7:0] lhs_V_138_reg_8479_pp0_iter3_reg;
reg   [3:0] rhs_138_reg_8484;
reg  signed [3:0] rhs_138_reg_8484_pp0_iter3_reg;
reg  signed [7:0] lhs_V_139_reg_8489;
reg  signed [3:0] rhs_139_reg_8494;
reg  signed [7:0] lhs_V_140_reg_8499;
reg  signed [3:0] rhs_140_reg_8504;
reg  signed [7:0] lhs_V_142_reg_8519;
reg  signed [3:0] rhs_142_reg_8524;
wire   [11:0] ret_144_fu_4543_p2;
reg  signed [11:0] ret_144_reg_8539;
wire   [11:0] ret_5_fu_4567_p2;
reg  signed [11:0] ret_5_reg_8564;
wire   [11:0] ret_7_fu_4579_p2;
reg  signed [11:0] ret_7_reg_8569;
wire   [11:0] ret_145_fu_4591_p2;
reg  signed [11:0] ret_145_reg_8574;
wire   [11:0] ret_14_fu_4615_p2;
reg  signed [11:0] ret_14_reg_8599;
wire   [11:0] ret_16_fu_4627_p2;
reg  signed [11:0] ret_16_reg_8604;
wire   [11:0] ret_146_fu_4639_p2;
reg  signed [11:0] ret_146_reg_8609;
wire   [11:0] ret_23_fu_4663_p2;
reg  signed [11:0] ret_23_reg_8634;
wire   [11:0] ret_25_fu_4675_p2;
reg  signed [11:0] ret_25_reg_8639;
wire   [11:0] ret_147_fu_4687_p2;
reg  signed [11:0] ret_147_reg_8644;
wire   [11:0] ret_32_fu_4711_p2;
reg  signed [11:0] ret_32_reg_8669;
wire   [11:0] ret_34_fu_4723_p2;
reg  signed [11:0] ret_34_reg_8674;
wire   [11:0] ret_148_fu_4735_p2;
reg  signed [11:0] ret_148_reg_8679;
wire   [11:0] ret_41_fu_4759_p2;
reg  signed [11:0] ret_41_reg_8704;
wire   [11:0] ret_43_fu_4771_p2;
reg  signed [11:0] ret_43_reg_8709;
wire   [11:0] ret_149_fu_4783_p2;
reg  signed [11:0] ret_149_reg_8714;
wire   [11:0] ret_50_fu_4807_p2;
reg  signed [11:0] ret_50_reg_8739;
wire   [11:0] ret_52_fu_4819_p2;
reg  signed [11:0] ret_52_reg_8744;
wire   [11:0] ret_150_fu_4831_p2;
reg  signed [11:0] ret_150_reg_8749;
wire   [11:0] ret_59_fu_4855_p2;
reg  signed [11:0] ret_59_reg_8774;
wire   [11:0] ret_61_fu_4867_p2;
reg  signed [11:0] ret_61_reg_8779;
wire   [11:0] ret_151_fu_4879_p2;
reg  signed [11:0] ret_151_reg_8784;
wire   [11:0] ret_68_fu_4903_p2;
reg  signed [11:0] ret_68_reg_8809;
wire   [11:0] ret_70_fu_4915_p2;
reg  signed [11:0] ret_70_reg_8814;
wire   [11:0] ret_152_fu_4927_p2;
reg  signed [11:0] ret_152_reg_8819;
wire   [11:0] ret_77_fu_4951_p2;
reg  signed [11:0] ret_77_reg_8844;
wire   [11:0] ret_79_fu_4963_p2;
reg  signed [11:0] ret_79_reg_8849;
wire   [11:0] ret_153_fu_4975_p2;
reg  signed [11:0] ret_153_reg_8854;
wire   [11:0] ret_86_fu_4999_p2;
reg  signed [11:0] ret_86_reg_8879;
wire   [11:0] ret_88_fu_5011_p2;
reg  signed [11:0] ret_88_reg_8884;
wire   [11:0] ret_154_fu_5023_p2;
reg  signed [11:0] ret_154_reg_8889;
wire   [11:0] ret_95_fu_5047_p2;
reg  signed [11:0] ret_95_reg_8914;
wire   [11:0] ret_97_fu_5059_p2;
reg  signed [11:0] ret_97_reg_8919;
wire   [11:0] ret_155_fu_5071_p2;
reg  signed [11:0] ret_155_reg_8924;
wire   [11:0] ret_104_fu_5095_p2;
reg  signed [11:0] ret_104_reg_8949;
wire   [11:0] ret_106_fu_5107_p2;
reg  signed [11:0] ret_106_reg_8954;
wire   [11:0] ret_156_fu_5119_p2;
reg  signed [11:0] ret_156_reg_8959;
wire   [11:0] ret_113_fu_5143_p2;
reg  signed [11:0] ret_113_reg_8984;
wire   [11:0] ret_115_fu_5155_p2;
reg  signed [11:0] ret_115_reg_8989;
wire   [11:0] ret_157_fu_5167_p2;
reg  signed [11:0] ret_157_reg_8994;
wire   [11:0] ret_122_fu_5191_p2;
reg  signed [11:0] ret_122_reg_9019;
wire   [11:0] ret_124_fu_5203_p2;
reg  signed [11:0] ret_124_reg_9024;
wire   [11:0] ret_158_fu_5215_p2;
reg  signed [11:0] ret_158_reg_9029;
wire   [11:0] ret_131_fu_5239_p2;
reg  signed [11:0] ret_131_reg_9054;
wire   [11:0] ret_133_fu_5251_p2;
reg  signed [11:0] ret_133_reg_9059;
wire   [11:0] ret_159_fu_5263_p2;
reg  signed [11:0] ret_159_reg_9064;
wire   [11:0] ret_140_fu_5287_p2;
reg  signed [11:0] ret_140_reg_9089;
wire   [11:0] ret_142_fu_5299_p2;
reg  signed [11:0] ret_142_reg_9094;
wire  signed [12:0] grp_fu_6138_p3;
reg    ap_enable_reg_pp0_iter5;
wire  signed [12:0] grp_fu_6146_p3;
wire  signed [12:0] grp_fu_6154_p3;
reg  signed [12:0] add_ln691_70_reg_9509;
reg  signed [12:0] add_ln691_70_reg_9509_pp0_iter6_reg;
reg  signed [12:0] add_ln691_70_reg_9509_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6162_p3;
wire  signed [12:0] grp_fu_6170_p3;
wire  signed [12:0] grp_fu_6178_p3;
reg  signed [12:0] add_ln691_78_reg_9524;
reg  signed [12:0] add_ln691_78_reg_9524_pp0_iter6_reg;
reg  signed [12:0] add_ln691_78_reg_9524_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6186_p3;
wire  signed [12:0] grp_fu_6194_p3;
wire  signed [12:0] grp_fu_6202_p3;
reg  signed [12:0] add_ln691_86_reg_9539;
reg  signed [12:0] add_ln691_86_reg_9539_pp0_iter6_reg;
reg  signed [12:0] add_ln691_86_reg_9539_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6210_p3;
wire  signed [12:0] grp_fu_6218_p3;
wire  signed [12:0] grp_fu_6226_p3;
reg  signed [12:0] add_ln691_94_reg_9554;
reg  signed [12:0] add_ln691_94_reg_9554_pp0_iter6_reg;
reg  signed [12:0] add_ln691_94_reg_9554_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6234_p3;
wire  signed [12:0] grp_fu_6242_p3;
wire  signed [12:0] grp_fu_6250_p3;
reg  signed [12:0] add_ln691_102_reg_9569;
reg  signed [12:0] add_ln691_102_reg_9569_pp0_iter6_reg;
reg  signed [12:0] add_ln691_102_reg_9569_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6258_p3;
wire  signed [12:0] grp_fu_6266_p3;
wire  signed [12:0] grp_fu_6274_p3;
reg  signed [12:0] add_ln691_110_reg_9584;
reg  signed [12:0] add_ln691_110_reg_9584_pp0_iter6_reg;
reg  signed [12:0] add_ln691_110_reg_9584_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6282_p3;
wire  signed [12:0] grp_fu_6290_p3;
wire  signed [12:0] grp_fu_6298_p3;
reg  signed [12:0] add_ln691_118_reg_9599;
reg  signed [12:0] add_ln691_118_reg_9599_pp0_iter6_reg;
reg  signed [12:0] add_ln691_118_reg_9599_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6306_p3;
wire  signed [12:0] grp_fu_6314_p3;
wire  signed [12:0] grp_fu_6322_p3;
reg  signed [12:0] add_ln691_126_reg_9614;
reg  signed [12:0] add_ln691_126_reg_9614_pp0_iter6_reg;
reg  signed [12:0] add_ln691_126_reg_9614_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6330_p3;
wire  signed [12:0] grp_fu_6338_p3;
wire  signed [12:0] grp_fu_6346_p3;
reg  signed [12:0] add_ln691_134_reg_9629;
reg  signed [12:0] add_ln691_134_reg_9629_pp0_iter6_reg;
reg  signed [12:0] add_ln691_134_reg_9629_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6354_p3;
wire  signed [12:0] grp_fu_6362_p3;
wire  signed [12:0] grp_fu_6370_p3;
reg  signed [12:0] add_ln691_142_reg_9644;
reg  signed [12:0] add_ln691_142_reg_9644_pp0_iter6_reg;
reg  signed [12:0] add_ln691_142_reg_9644_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6378_p3;
wire  signed [12:0] grp_fu_6386_p3;
wire  signed [12:0] grp_fu_6394_p3;
reg  signed [12:0] add_ln691_150_reg_9659;
reg  signed [12:0] add_ln691_150_reg_9659_pp0_iter6_reg;
reg  signed [12:0] add_ln691_150_reg_9659_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6402_p3;
wire  signed [12:0] grp_fu_6410_p3;
wire  signed [12:0] grp_fu_6418_p3;
reg  signed [12:0] add_ln691_158_reg_9674;
reg  signed [12:0] add_ln691_158_reg_9674_pp0_iter6_reg;
reg  signed [12:0] add_ln691_158_reg_9674_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6426_p3;
wire  signed [12:0] grp_fu_6434_p3;
wire  signed [12:0] grp_fu_6442_p3;
reg  signed [12:0] add_ln691_166_reg_9689;
reg  signed [12:0] add_ln691_166_reg_9689_pp0_iter6_reg;
reg  signed [12:0] add_ln691_166_reg_9689_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6450_p3;
wire  signed [12:0] grp_fu_6458_p3;
wire  signed [12:0] grp_fu_6466_p3;
reg  signed [12:0] add_ln691_174_reg_9704;
reg  signed [12:0] add_ln691_174_reg_9704_pp0_iter6_reg;
reg  signed [12:0] add_ln691_174_reg_9704_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6474_p3;
wire  signed [12:0] grp_fu_6482_p3;
wire  signed [12:0] grp_fu_6490_p3;
reg  signed [12:0] add_ln691_182_reg_9719;
reg  signed [12:0] add_ln691_182_reg_9719_pp0_iter6_reg;
reg  signed [12:0] add_ln691_182_reg_9719_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6498_p3;
wire  signed [12:0] grp_fu_6506_p3;
wire  signed [12:0] grp_fu_6514_p3;
reg  signed [12:0] add_ln691_190_reg_9734;
reg  signed [12:0] add_ln691_190_reg_9734_pp0_iter6_reg;
reg  signed [12:0] add_ln691_190_reg_9734_pp0_iter7_reg;
wire  signed [12:0] grp_fu_6531_p3;
reg  signed [12:0] add_ln691_68_reg_9744;
reg    ap_enable_reg_pp0_iter6;
wire  signed [12:0] grp_fu_6548_p3;
reg  signed [12:0] add_ln691_76_reg_9754;
wire  signed [12:0] grp_fu_6565_p3;
reg  signed [12:0] add_ln691_84_reg_9764;
wire  signed [12:0] grp_fu_6582_p3;
reg  signed [12:0] add_ln691_92_reg_9774;
wire  signed [12:0] grp_fu_6599_p3;
reg  signed [12:0] add_ln691_100_reg_9784;
wire  signed [12:0] grp_fu_6616_p3;
reg  signed [12:0] add_ln691_108_reg_9794;
wire  signed [12:0] grp_fu_6633_p3;
reg  signed [12:0] add_ln691_116_reg_9804;
wire  signed [12:0] grp_fu_6650_p3;
reg  signed [12:0] add_ln691_124_reg_9814;
wire  signed [12:0] grp_fu_6667_p3;
reg  signed [12:0] add_ln691_132_reg_9824;
wire  signed [12:0] grp_fu_6684_p3;
reg  signed [12:0] add_ln691_140_reg_9834;
wire  signed [12:0] grp_fu_6701_p3;
reg  signed [12:0] add_ln691_148_reg_9844;
wire  signed [12:0] grp_fu_6718_p3;
reg  signed [12:0] add_ln691_156_reg_9854;
wire  signed [12:0] grp_fu_6735_p3;
reg  signed [12:0] add_ln691_164_reg_9864;
wire  signed [12:0] grp_fu_6752_p3;
reg  signed [12:0] add_ln691_172_reg_9874;
wire  signed [12:0] grp_fu_6769_p3;
reg  signed [12:0] add_ln691_180_reg_9884;
wire  signed [12:0] grp_fu_6786_p3;
reg  signed [12:0] add_ln691_188_reg_9894;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_69_fu_5596_p2;
reg   [13:0] add_ln691_69_reg_9899;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_77_fu_5604_p2;
reg   [13:0] add_ln691_77_reg_9904;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_85_fu_5612_p2;
reg   [13:0] add_ln691_85_reg_9909;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_93_fu_5620_p2;
reg   [13:0] add_ln691_93_reg_9914;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_101_fu_5628_p2;
reg   [13:0] add_ln691_101_reg_9919;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_109_fu_5636_p2;
reg   [13:0] add_ln691_109_reg_9924;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_117_fu_5644_p2;
reg   [13:0] add_ln691_117_reg_9929;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_125_fu_5652_p2;
reg   [13:0] add_ln691_125_reg_9934;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_133_fu_5660_p2;
reg   [13:0] add_ln691_133_reg_9939;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_141_fu_5668_p2;
reg   [13:0] add_ln691_141_reg_9944;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_149_fu_5676_p2;
reg   [13:0] add_ln691_149_reg_9949;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_157_fu_5684_p2;
reg   [13:0] add_ln691_157_reg_9954;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_165_fu_5692_p2;
reg   [13:0] add_ln691_165_reg_9959;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_173_fu_5700_p2;
reg   [13:0] add_ln691_173_reg_9964;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_181_fu_5708_p2;
reg   [13:0] add_ln691_181_reg_9969;
(* use_dsp48 = "no" *) wire   [13:0] add_ln691_189_fu_5716_p2;
reg   [13:0] add_ln691_189_reg_9974;
wire   [14:0] partial_sum_V_1_fu_5727_p2;
reg   [14:0] partial_sum_V_1_reg_9979;
wire   [14:0] partial_sum_V_3_fu_5739_p2;
reg   [14:0] partial_sum_V_3_reg_9984;
wire   [14:0] partial_sum_V_5_fu_5751_p2;
reg   [14:0] partial_sum_V_5_reg_9989;
wire   [14:0] partial_sum_V_7_fu_5763_p2;
reg   [14:0] partial_sum_V_7_reg_9994;
wire   [14:0] partial_sum_V_9_fu_5775_p2;
reg   [14:0] partial_sum_V_9_reg_9999;
wire   [14:0] partial_sum_V_11_fu_5787_p2;
reg   [14:0] partial_sum_V_11_reg_10004;
wire   [14:0] partial_sum_V_13_fu_5799_p2;
reg   [14:0] partial_sum_V_13_reg_10009;
wire   [14:0] partial_sum_V_15_fu_5811_p2;
reg   [14:0] partial_sum_V_15_reg_10014;
wire   [14:0] partial_sum_V_17_fu_5823_p2;
reg   [14:0] partial_sum_V_17_reg_10019;
wire   [14:0] partial_sum_V_19_fu_5835_p2;
reg   [14:0] partial_sum_V_19_reg_10024;
wire   [14:0] partial_sum_V_21_fu_5847_p2;
reg   [14:0] partial_sum_V_21_reg_10029;
wire   [14:0] partial_sum_V_23_fu_5859_p2;
reg   [14:0] partial_sum_V_23_reg_10034;
wire   [14:0] partial_sum_V_25_fu_5871_p2;
reg   [14:0] partial_sum_V_25_reg_10039;
wire   [14:0] partial_sum_V_27_fu_5883_p2;
reg   [14:0] partial_sum_V_27_reg_10044;
wire   [14:0] partial_sum_V_29_fu_5895_p2;
reg   [14:0] partial_sum_V_29_reg_10049;
wire   [14:0] partial_sum_V_31_fu_5907_p2;
reg   [14:0] partial_sum_V_31_reg_10054;
wire   [15:0] col_V_1_fu_6114_p2;
wire    ap_CS_fsm_state22;
wire   [31:0] select_ln211_1_fu_6125_p3;
reg    ap_block_pp0_stage0_subdone;
reg    ap_predicate_tran12to22_state12;
reg    ap_condition_pp0_exit_iter0_state12;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg   [63:0] indvar_flatten31_reg_835;
reg   [31:0] indvar_flatten_reg_846;
reg   [15:0] row_V_reg_858;
reg   [15:0] col_V_reg_870;
reg   [63:0] p_Val2_s_fu_734;
wire   [63:0] w_vec_data_V_0_fu_1196_p1;
reg   [63:0] p_Val2_3_fu_738;
reg   [63:0] p_Val2_4_fu_742;
reg   [63:0] p_Val2_5_fu_746;
reg   [63:0] p_Val2_6_fu_750;
reg   [63:0] p_Val2_7_fu_754;
reg   [63:0] p_Val2_8_fu_758;
reg   [63:0] p_Val2_9_fu_762;
reg   [63:0] p_Val2_10_fu_766;
reg    ap_block_state1;
wire   [511:0] zext_ln174_fu_4532_p1;
reg    ap_block_pp0_stage0_01001;
wire   [511:0] or_ln174_s_fu_6101_p5;
wire   [31:0] grp_fu_1063_p0;
wire   [31:0] grp_fu_1063_p1;
wire   [0:0] icmp_ln212_fu_1090_p2;
wire   [0:0] empty_184_fu_1114_p1;
wire   [0:0] xor_ln210_fu_1109_p2;
wire   [15:0] select_ln210_fu_1102_p3;
wire   [0:0] empty_185_fu_1130_p2;
wire   [15:0] row_V_2_fu_1124_p2;
wire   [0:0] empty_186_fu_1142_p1;
wire   [0:0] and_ln210_fu_1118_p2;
wire   [0:0] conv_i474295_i_i_mid2_fu_1146_p3;
wire   [0:0] trunc_ln1365_fu_1160_p1;
wire   [0:0] or_ln214_fu_1164_p2;
wire   [11:0] zext_ln878_fu_1187_p1;
wire  signed [7:0] lhs_V_2_fu_1374_p4;
wire  signed [3:0] rhs_2_fu_1384_p1;
wire  signed [7:0] lhs_V_6_fu_1438_p4;
wire  signed [3:0] rhs_6_fu_1448_p1;
wire  signed [7:0] lhs_V_8_fu_1474_p4;
wire  signed [3:0] rhs_8_fu_1484_p1;
wire  signed [7:0] lhs_V_11_fu_1526_p4;
wire  signed [3:0] rhs_11_fu_1536_p4;
wire  signed [7:0] lhs_V_15_fu_1614_p4;
wire  signed [3:0] rhs_15_fu_1624_p4;
wire  signed [7:0] lhs_V_17_fu_1662_p4;
wire  signed [3:0] rhs_17_fu_1672_p4;
wire  signed [7:0] lhs_V_20_fu_1720_p4;
wire  signed [3:0] rhs_20_fu_1730_p4;
wire  signed [7:0] lhs_V_24_fu_1808_p4;
wire  signed [3:0] rhs_24_fu_1818_p4;
wire  signed [7:0] lhs_V_26_fu_1856_p4;
wire  signed [3:0] rhs_26_fu_1866_p4;
wire  signed [7:0] lhs_V_29_fu_1914_p4;
wire  signed [3:0] rhs_29_fu_1924_p4;
wire  signed [7:0] lhs_V_33_fu_2002_p4;
wire  signed [3:0] rhs_33_fu_2012_p4;
wire  signed [7:0] lhs_V_35_fu_2050_p4;
wire  signed [3:0] rhs_35_fu_2060_p4;
wire  signed [7:0] lhs_V_38_fu_2108_p4;
wire  signed [3:0] rhs_38_fu_2118_p4;
wire  signed [7:0] lhs_V_42_fu_2196_p4;
wire  signed [3:0] rhs_42_fu_2206_p4;
wire  signed [7:0] lhs_V_44_fu_2244_p4;
wire  signed [3:0] rhs_44_fu_2254_p4;
wire  signed [7:0] lhs_V_47_fu_2302_p4;
wire  signed [3:0] rhs_47_fu_2312_p4;
wire  signed [7:0] lhs_V_51_fu_2390_p4;
wire  signed [3:0] rhs_51_fu_2400_p4;
wire  signed [7:0] lhs_V_53_fu_2438_p4;
wire  signed [3:0] rhs_53_fu_2448_p4;
wire  signed [7:0] lhs_V_56_fu_2496_p4;
wire  signed [3:0] rhs_56_fu_2506_p4;
wire  signed [7:0] lhs_V_60_fu_2584_p4;
wire  signed [3:0] rhs_60_fu_2594_p4;
wire  signed [7:0] lhs_V_62_fu_2632_p4;
wire  signed [3:0] rhs_62_fu_2642_p4;
wire  signed [7:0] lhs_V_65_fu_2690_p4;
wire  signed [3:0] rhs_65_fu_2700_p4;
wire  signed [7:0] lhs_V_69_fu_2778_p4;
wire  signed [3:0] rhs_69_fu_2788_p4;
wire  signed [7:0] lhs_V_71_fu_2826_p4;
wire  signed [3:0] rhs_71_fu_2836_p4;
wire  signed [7:0] lhs_V_74_fu_2884_p4;
wire  signed [3:0] rhs_74_fu_2894_p4;
wire  signed [7:0] lhs_V_78_fu_2972_p4;
wire  signed [3:0] rhs_78_fu_2982_p4;
wire  signed [7:0] lhs_V_80_fu_3020_p4;
wire  signed [3:0] rhs_80_fu_3030_p4;
wire  signed [7:0] lhs_V_83_fu_3078_p4;
wire  signed [3:0] rhs_83_fu_3088_p4;
wire  signed [7:0] lhs_V_87_fu_3166_p4;
wire  signed [3:0] rhs_87_fu_3176_p4;
wire  signed [7:0] lhs_V_89_fu_3214_p4;
wire  signed [3:0] rhs_89_fu_3224_p4;
wire  signed [7:0] lhs_V_92_fu_3272_p4;
wire  signed [3:0] rhs_92_fu_3282_p4;
wire  signed [7:0] lhs_V_96_fu_3360_p4;
wire  signed [3:0] rhs_96_fu_3370_p4;
wire  signed [7:0] lhs_V_98_fu_3408_p4;
wire  signed [3:0] rhs_98_fu_3418_p4;
wire  signed [7:0] lhs_V_101_fu_3466_p4;
wire  signed [3:0] rhs_101_fu_3476_p4;
wire  signed [7:0] lhs_V_105_fu_3554_p4;
wire  signed [3:0] rhs_105_fu_3564_p4;
wire  signed [7:0] lhs_V_107_fu_3602_p4;
wire  signed [3:0] rhs_107_fu_3612_p4;
wire  signed [7:0] lhs_V_110_fu_3660_p4;
wire  signed [3:0] rhs_110_fu_3670_p4;
wire  signed [7:0] lhs_V_114_fu_3748_p4;
wire  signed [3:0] rhs_114_fu_3758_p4;
wire  signed [7:0] lhs_V_116_fu_3796_p4;
wire  signed [3:0] rhs_116_fu_3806_p4;
wire  signed [7:0] lhs_V_119_fu_3854_p4;
wire  signed [3:0] rhs_119_fu_3864_p4;
wire  signed [7:0] lhs_V_123_fu_3942_p4;
wire  signed [3:0] rhs_123_fu_3952_p4;
wire  signed [7:0] lhs_V_125_fu_3990_p4;
wire  signed [3:0] rhs_125_fu_4000_p4;
wire  signed [7:0] lhs_V_128_fu_4048_p4;
wire  signed [3:0] rhs_128_fu_4058_p4;
wire  signed [7:0] lhs_V_132_fu_4136_p4;
wire  signed [3:0] rhs_132_fu_4146_p4;
wire  signed [7:0] lhs_V_134_fu_4184_p4;
wire  signed [3:0] rhs_134_fu_4194_p4;
wire  signed [7:0] lhs_V_137_fu_4242_p4;
wire  signed [3:0] rhs_137_fu_4252_p4;
wire  signed [7:0] lhs_V_141_fu_4330_p4;
wire  signed [3:0] rhs_141_fu_4340_p4;
wire  signed [7:0] lhs_V_143_fu_4378_p4;
wire  signed [3:0] rhs_143_fu_4388_p4;
wire   [23:0] zext_ln358_14_fu_4462_p1;
wire   [23:0] zext_ln358_13_fu_4458_p1;
wire   [23:0] zext_ln358_12_fu_4454_p1;
wire   [23:0] zext_ln358_11_fu_4450_p1;
wire   [23:0] zext_ln358_10_fu_4446_p1;
wire   [23:0] zext_ln358_9_fu_4442_p1;
wire   [23:0] zext_ln358_8_fu_4438_p1;
wire   [23:0] zext_ln358_7_fu_4434_p1;
wire   [23:0] zext_ln358_6_fu_4430_p1;
wire   [23:0] zext_ln358_5_fu_4426_p1;
wire   [23:0] zext_ln358_4_fu_4422_p1;
wire   [23:0] zext_ln358_3_fu_4418_p1;
wire   [23:0] zext_ln358_2_fu_4414_p1;
wire   [23:0] zext_ln358_1_fu_4410_p1;
wire   [23:0] zext_ln358_fu_4406_p1;
wire   [487:0] tmp_2_fu_4466_p32;
wire  signed [12:0] grp_fu_6522_p3;
wire  signed [12:0] grp_fu_6539_p3;
wire  signed [12:0] grp_fu_6556_p3;
wire  signed [12:0] grp_fu_6573_p3;
wire  signed [12:0] grp_fu_6590_p3;
wire  signed [12:0] grp_fu_6607_p3;
wire  signed [12:0] grp_fu_6624_p3;
wire  signed [12:0] grp_fu_6641_p3;
wire  signed [12:0] grp_fu_6658_p3;
wire  signed [12:0] grp_fu_6675_p3;
wire  signed [12:0] grp_fu_6692_p3;
wire  signed [12:0] grp_fu_6709_p3;
wire  signed [12:0] grp_fu_6726_p3;
wire  signed [12:0] grp_fu_6743_p3;
wire  signed [12:0] grp_fu_6760_p3;
wire  signed [12:0] grp_fu_6777_p3;
wire  signed [13:0] sext_ln691_48_fu_5593_p1;
wire  signed [13:0] grp_fu_6794_p3;
wire  signed [13:0] sext_ln691_57_fu_5601_p1;
wire  signed [13:0] grp_fu_6803_p3;
wire  signed [13:0] sext_ln691_66_fu_5609_p1;
wire  signed [13:0] grp_fu_6812_p3;
wire  signed [13:0] sext_ln691_75_fu_5617_p1;
wire  signed [13:0] grp_fu_6821_p3;
wire  signed [13:0] sext_ln691_80_fu_5625_p1;
wire  signed [13:0] grp_fu_6830_p3;
wire  signed [13:0] sext_ln691_83_fu_5633_p1;
wire  signed [13:0] grp_fu_6839_p3;
wire  signed [13:0] sext_ln691_86_fu_5641_p1;
wire  signed [13:0] grp_fu_6848_p3;
wire  signed [13:0] sext_ln691_89_fu_5649_p1;
wire  signed [13:0] grp_fu_6857_p3;
wire  signed [13:0] sext_ln691_92_fu_5657_p1;
wire  signed [13:0] grp_fu_6866_p3;
wire  signed [13:0] sext_ln691_95_fu_5665_p1;
wire  signed [13:0] grp_fu_6875_p3;
wire  signed [13:0] sext_ln691_98_fu_5673_p1;
wire  signed [13:0] grp_fu_6884_p3;
wire  signed [13:0] sext_ln691_101_fu_5681_p1;
wire  signed [13:0] grp_fu_6893_p3;
wire  signed [13:0] sext_ln691_104_fu_5689_p1;
wire  signed [13:0] grp_fu_6902_p3;
wire  signed [13:0] sext_ln691_107_fu_5697_p1;
wire  signed [13:0] grp_fu_6911_p3;
wire  signed [13:0] sext_ln691_110_fu_5705_p1;
wire  signed [13:0] grp_fu_6920_p3;
wire  signed [13:0] sext_ln691_113_fu_5713_p1;
wire  signed [13:0] grp_fu_6929_p3;
wire  signed [14:0] sext_ln691_51_fu_5724_p1;
wire  signed [14:0] sext_ln691_32_fu_5721_p1;
wire  signed [14:0] sext_ln691_60_fu_5736_p1;
wire  signed [14:0] sext_ln691_35_fu_5733_p1;
wire  signed [14:0] sext_ln691_69_fu_5748_p1;
wire  signed [14:0] sext_ln691_38_fu_5745_p1;
wire  signed [14:0] sext_ln691_78_fu_5760_p1;
wire  signed [14:0] sext_ln691_41_fu_5757_p1;
wire  signed [14:0] sext_ln691_81_fu_5772_p1;
wire  signed [14:0] sext_ln691_44_fu_5769_p1;
wire  signed [14:0] sext_ln691_84_fu_5784_p1;
wire  signed [14:0] sext_ln691_47_fu_5781_p1;
wire  signed [14:0] sext_ln691_87_fu_5796_p1;
wire  signed [14:0] sext_ln691_50_fu_5793_p1;
wire  signed [14:0] sext_ln691_90_fu_5808_p1;
wire  signed [14:0] sext_ln691_53_fu_5805_p1;
wire  signed [14:0] sext_ln691_93_fu_5820_p1;
wire  signed [14:0] sext_ln691_56_fu_5817_p1;
wire  signed [14:0] sext_ln691_96_fu_5832_p1;
wire  signed [14:0] sext_ln691_59_fu_5829_p1;
wire  signed [14:0] sext_ln691_99_fu_5844_p1;
wire  signed [14:0] sext_ln691_62_fu_5841_p1;
wire  signed [14:0] sext_ln691_102_fu_5856_p1;
wire  signed [14:0] sext_ln691_65_fu_5853_p1;
wire  signed [14:0] sext_ln691_105_fu_5868_p1;
wire  signed [14:0] sext_ln691_68_fu_5865_p1;
wire  signed [14:0] sext_ln691_108_fu_5880_p1;
wire  signed [14:0] sext_ln691_71_fu_5877_p1;
wire  signed [14:0] sext_ln691_111_fu_5892_p1;
wire  signed [14:0] sext_ln691_74_fu_5889_p1;
wire  signed [14:0] sext_ln691_114_fu_5904_p1;
wire  signed [14:0] sext_ln691_77_fu_5901_p1;
wire   [46:0] tmp_3_fu_5916_p3;
wire  signed [23:0] sext_ln226_4_fu_5913_p1;
wire   [55:0] tmp_s_fu_5936_p3;
wire  signed [55:0] sext_ln174_fu_5923_p1;
wire  signed [23:0] sext_ln174_2_fu_5930_p1;
wire   [54:0] tmp_29_fu_5950_p5;
wire  signed [63:0] sext_ln174_4_fu_5961_p1;
wire   [86:0] tmp_30_fu_5965_p4;
wire  signed [95:0] sext_ln174_5_fu_5974_p1;
wire   [118:0] tmp_31_fu_5978_p4;
wire  signed [127:0] sext_ln174_6_fu_5987_p1;
wire   [150:0] tmp_32_fu_5991_p4;
wire  signed [159:0] sext_ln174_7_fu_6000_p1;
wire   [182:0] tmp_33_fu_6004_p4;
wire  signed [191:0] sext_ln174_8_fu_6013_p1;
wire   [214:0] tmp_34_fu_6017_p4;
wire  signed [223:0] sext_ln174_9_fu_6026_p1;
wire   [246:0] tmp_35_fu_6030_p4;
wire  signed [255:0] sext_ln174_10_fu_6039_p1;
wire   [278:0] tmp_36_fu_6043_p4;
wire  signed [287:0] sext_ln174_11_fu_6052_p1;
wire   [310:0] tmp_37_fu_6056_p4;
wire  signed [319:0] sext_ln174_12_fu_6065_p1;
wire   [342:0] tmp_38_fu_6069_p4;
wire  signed [351:0] sext_ln174_13_fu_6078_p1;
wire  signed [23:0] sext_ln174_1_fu_5927_p1;
wire   [55:0] or_ln174_fu_5944_p2;
wire   [462:0] tmp_39_fu_6082_p7;
wire  signed [23:0] sext_ln174_3_fu_5933_p1;
wire  signed [471:0] sext_ln174_14_fu_6097_p1;
wire   [31:0] add_ln211_fu_6119_p2;
wire   [15:0] grp_fu_6132_p0;
wire   [15:0] grp_fu_6132_p1;
reg    grp_fu_6132_ce;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_fu_6138_ce;
reg    grp_fu_6146_ce;
reg    grp_fu_6154_ce;
reg    grp_fu_6162_ce;
reg    grp_fu_6170_ce;
reg    grp_fu_6178_ce;
reg    grp_fu_6186_ce;
reg    grp_fu_6194_ce;
reg    grp_fu_6202_ce;
reg    grp_fu_6210_ce;
reg    grp_fu_6218_ce;
reg    grp_fu_6226_ce;
reg    grp_fu_6234_ce;
reg    grp_fu_6242_ce;
reg    grp_fu_6250_ce;
reg    grp_fu_6258_ce;
reg    grp_fu_6266_ce;
reg    grp_fu_6274_ce;
reg    grp_fu_6282_ce;
reg    grp_fu_6290_ce;
reg    grp_fu_6298_ce;
reg    grp_fu_6306_ce;
reg    grp_fu_6314_ce;
reg    grp_fu_6322_ce;
reg    grp_fu_6330_ce;
reg    grp_fu_6338_ce;
reg    grp_fu_6346_ce;
reg    grp_fu_6354_ce;
reg    grp_fu_6362_ce;
reg    grp_fu_6370_ce;
reg    grp_fu_6378_ce;
reg    grp_fu_6386_ce;
reg    grp_fu_6394_ce;
reg    grp_fu_6402_ce;
reg    grp_fu_6410_ce;
reg    grp_fu_6418_ce;
reg    grp_fu_6426_ce;
reg    grp_fu_6434_ce;
reg    grp_fu_6442_ce;
reg    grp_fu_6450_ce;
reg    grp_fu_6458_ce;
reg    grp_fu_6466_ce;
reg    grp_fu_6474_ce;
reg    grp_fu_6482_ce;
reg    grp_fu_6490_ce;
reg    grp_fu_6498_ce;
reg    grp_fu_6506_ce;
reg    grp_fu_6514_ce;
reg    grp_fu_6522_ce;
reg    grp_fu_6531_ce;
reg    grp_fu_6539_ce;
reg    grp_fu_6548_ce;
reg    grp_fu_6556_ce;
reg    grp_fu_6565_ce;
reg    grp_fu_6573_ce;
reg    grp_fu_6582_ce;
reg    grp_fu_6590_ce;
reg    grp_fu_6599_ce;
reg    grp_fu_6607_ce;
reg    grp_fu_6616_ce;
reg    grp_fu_6624_ce;
reg    grp_fu_6633_ce;
reg    grp_fu_6641_ce;
reg    grp_fu_6650_ce;
reg    grp_fu_6658_ce;
reg    grp_fu_6667_ce;
reg    grp_fu_6675_ce;
reg    grp_fu_6684_ce;
reg    grp_fu_6692_ce;
reg    grp_fu_6701_ce;
reg    grp_fu_6709_ce;
reg    grp_fu_6718_ce;
reg    grp_fu_6726_ce;
reg    grp_fu_6735_ce;
reg    grp_fu_6743_ce;
reg    grp_fu_6752_ce;
reg    grp_fu_6760_ce;
reg    grp_fu_6769_ce;
reg    grp_fu_6777_ce;
reg    grp_fu_6786_ce;
reg    grp_fu_6794_ce;
reg    grp_fu_6803_ce;
reg    grp_fu_6812_ce;
reg    grp_fu_6821_ce;
reg    grp_fu_6830_ce;
reg    grp_fu_6839_ce;
reg    grp_fu_6848_ce;
reg    grp_fu_6857_ce;
reg    grp_fu_6866_ce;
reg    grp_fu_6875_ce;
reg    grp_fu_6884_ce;
reg    grp_fu_6893_ce;
reg    grp_fu_6902_ce;
reg    grp_fu_6911_ce;
reg    grp_fu_6920_ce;
reg    grp_fu_6929_ce;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [63:0] grp_fu_1063_p00;
wire   [63:0] grp_fu_1063_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

top_mul_32ns_32ns_64_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_5_1_U713(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1063_p0),
    .din1(grp_fu_1063_p1),
    .ce(1'b1),
    .dout(grp_fu_1063_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U714(
    .din0(lhs_V_reg_7099),
    .din1(rhs_reg_7104),
    .dout(ret_144_fu_4543_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U715(
    .din0(lhs_V_5_reg_7149),
    .din1(rhs_5_reg_7154),
    .dout(ret_5_fu_4567_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U716(
    .din0(lhs_V_7_reg_7169),
    .din1(rhs_7_reg_7174),
    .dout(ret_7_fu_4579_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U717(
    .din0(lhs_V_9_reg_7189),
    .din1(rhs_9_reg_7194),
    .dout(ret_145_fu_4591_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U718(
    .din0(lhs_V_14_reg_7239),
    .din1(rhs_14_reg_7244),
    .dout(ret_14_fu_4615_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U719(
    .din0(lhs_V_16_reg_7259),
    .din1(rhs_16_reg_7264),
    .dout(ret_16_fu_4627_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U720(
    .din0(lhs_V_18_reg_7279),
    .din1(rhs_18_reg_7284),
    .dout(ret_146_fu_4639_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U721(
    .din0(lhs_V_23_reg_7329),
    .din1(rhs_23_reg_7334),
    .dout(ret_23_fu_4663_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U722(
    .din0(lhs_V_25_reg_7349),
    .din1(rhs_25_reg_7354),
    .dout(ret_25_fu_4675_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U723(
    .din0(lhs_V_27_reg_7369),
    .din1(rhs_27_reg_7374),
    .dout(ret_147_fu_4687_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U724(
    .din0(lhs_V_32_reg_7419),
    .din1(rhs_32_reg_7424),
    .dout(ret_32_fu_4711_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U725(
    .din0(lhs_V_34_reg_7439),
    .din1(rhs_34_reg_7444),
    .dout(ret_34_fu_4723_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U726(
    .din0(lhs_V_36_reg_7459),
    .din1(rhs_36_reg_7464),
    .dout(ret_148_fu_4735_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U727(
    .din0(lhs_V_41_reg_7509),
    .din1(rhs_41_reg_7514),
    .dout(ret_41_fu_4759_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U728(
    .din0(lhs_V_43_reg_7529),
    .din1(rhs_43_reg_7534),
    .dout(ret_43_fu_4771_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U729(
    .din0(lhs_V_45_reg_7549),
    .din1(rhs_45_reg_7554),
    .dout(ret_149_fu_4783_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U730(
    .din0(lhs_V_50_reg_7599),
    .din1(rhs_50_reg_7604),
    .dout(ret_50_fu_4807_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U731(
    .din0(lhs_V_52_reg_7619),
    .din1(rhs_52_reg_7624),
    .dout(ret_52_fu_4819_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U732(
    .din0(lhs_V_54_reg_7639),
    .din1(rhs_54_reg_7644),
    .dout(ret_150_fu_4831_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U733(
    .din0(lhs_V_59_reg_7689),
    .din1(rhs_59_reg_7694),
    .dout(ret_59_fu_4855_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U734(
    .din0(lhs_V_61_reg_7709),
    .din1(rhs_61_reg_7714),
    .dout(ret_61_fu_4867_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U735(
    .din0(lhs_V_63_reg_7729),
    .din1(rhs_63_reg_7734),
    .dout(ret_151_fu_4879_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U736(
    .din0(lhs_V_68_reg_7779),
    .din1(rhs_68_reg_7784),
    .dout(ret_68_fu_4903_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U737(
    .din0(lhs_V_70_reg_7799),
    .din1(rhs_70_reg_7804),
    .dout(ret_70_fu_4915_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U738(
    .din0(lhs_V_72_reg_7819),
    .din1(rhs_72_reg_7824),
    .dout(ret_152_fu_4927_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U739(
    .din0(lhs_V_77_reg_7869),
    .din1(rhs_77_reg_7874),
    .dout(ret_77_fu_4951_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U740(
    .din0(lhs_V_79_reg_7889),
    .din1(rhs_79_reg_7894),
    .dout(ret_79_fu_4963_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U741(
    .din0(lhs_V_81_reg_7909),
    .din1(rhs_81_reg_7914),
    .dout(ret_153_fu_4975_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U742(
    .din0(lhs_V_86_reg_7959),
    .din1(rhs_86_reg_7964),
    .dout(ret_86_fu_4999_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U743(
    .din0(lhs_V_88_reg_7979),
    .din1(rhs_88_reg_7984),
    .dout(ret_88_fu_5011_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U744(
    .din0(lhs_V_90_reg_7999),
    .din1(rhs_90_reg_8004),
    .dout(ret_154_fu_5023_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U745(
    .din0(lhs_V_95_reg_8049),
    .din1(rhs_95_reg_8054),
    .dout(ret_95_fu_5047_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U746(
    .din0(lhs_V_97_reg_8069),
    .din1(rhs_97_reg_8074),
    .dout(ret_97_fu_5059_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U747(
    .din0(lhs_V_99_reg_8089),
    .din1(rhs_99_reg_8094),
    .dout(ret_155_fu_5071_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U748(
    .din0(lhs_V_104_reg_8139),
    .din1(rhs_104_reg_8144),
    .dout(ret_104_fu_5095_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U749(
    .din0(lhs_V_106_reg_8159),
    .din1(rhs_106_reg_8164),
    .dout(ret_106_fu_5107_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U750(
    .din0(lhs_V_108_reg_8179),
    .din1(rhs_108_reg_8184),
    .dout(ret_156_fu_5119_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U751(
    .din0(lhs_V_113_reg_8229),
    .din1(rhs_113_reg_8234),
    .dout(ret_113_fu_5143_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U752(
    .din0(lhs_V_115_reg_8249),
    .din1(rhs_115_reg_8254),
    .dout(ret_115_fu_5155_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U753(
    .din0(lhs_V_117_reg_8269),
    .din1(rhs_117_reg_8274),
    .dout(ret_157_fu_5167_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U754(
    .din0(lhs_V_122_reg_8319),
    .din1(rhs_122_reg_8324),
    .dout(ret_122_fu_5191_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U755(
    .din0(lhs_V_124_reg_8339),
    .din1(rhs_124_reg_8344),
    .dout(ret_124_fu_5203_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U756(
    .din0(lhs_V_126_reg_8359),
    .din1(rhs_126_reg_8364),
    .dout(ret_158_fu_5215_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U757(
    .din0(lhs_V_131_reg_8409),
    .din1(rhs_131_reg_8414),
    .dout(ret_131_fu_5239_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U758(
    .din0(lhs_V_133_reg_8429),
    .din1(rhs_133_reg_8434),
    .dout(ret_133_fu_5251_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U759(
    .din0(lhs_V_135_reg_8449),
    .din1(rhs_135_reg_8454),
    .dout(ret_159_fu_5263_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U760(
    .din0(lhs_V_140_reg_8499),
    .din1(rhs_140_reg_8504),
    .dout(ret_140_fu_5287_p2)
);

top_mul_8s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_8s_4s_12_1_1_U761(
    .din0(lhs_V_142_reg_8519),
    .din1(rhs_142_reg_8524),
    .dout(ret_142_fu_5299_p2)
);

top_mul_mul_16ns_16ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_mul_16ns_16ns_32_4_1_U762(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_6132_p0),
    .din1(grp_fu_6132_p1),
    .ce(grp_fu_6132_ce),
    .dout(grp_fu_6132_p2)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U763(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_2_fu_1374_p4),
    .din1(rhs_2_fu_1384_p1),
    .din2(ret_144_reg_8539),
    .ce(grp_fu_6138_ce),
    .dout(grp_fu_6138_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U764(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_6_fu_1438_p4),
    .din1(rhs_6_fu_1448_p1),
    .din2(ret_5_reg_8564),
    .ce(grp_fu_6146_ce),
    .dout(grp_fu_6146_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U765(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_8_fu_1474_p4),
    .din1(rhs_8_fu_1484_p1),
    .din2(ret_7_reg_8569),
    .ce(grp_fu_6154_ce),
    .dout(grp_fu_6154_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U766(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_11_fu_1526_p4),
    .din1(rhs_11_fu_1536_p4),
    .din2(ret_145_reg_8574),
    .ce(grp_fu_6162_ce),
    .dout(grp_fu_6162_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U767(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_15_fu_1614_p4),
    .din1(rhs_15_fu_1624_p4),
    .din2(ret_14_reg_8599),
    .ce(grp_fu_6170_ce),
    .dout(grp_fu_6170_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U768(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_17_fu_1662_p4),
    .din1(rhs_17_fu_1672_p4),
    .din2(ret_16_reg_8604),
    .ce(grp_fu_6178_ce),
    .dout(grp_fu_6178_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U769(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_20_fu_1720_p4),
    .din1(rhs_20_fu_1730_p4),
    .din2(ret_146_reg_8609),
    .ce(grp_fu_6186_ce),
    .dout(grp_fu_6186_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U770(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_24_fu_1808_p4),
    .din1(rhs_24_fu_1818_p4),
    .din2(ret_23_reg_8634),
    .ce(grp_fu_6194_ce),
    .dout(grp_fu_6194_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U771(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_26_fu_1856_p4),
    .din1(rhs_26_fu_1866_p4),
    .din2(ret_25_reg_8639),
    .ce(grp_fu_6202_ce),
    .dout(grp_fu_6202_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U772(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_29_fu_1914_p4),
    .din1(rhs_29_fu_1924_p4),
    .din2(ret_147_reg_8644),
    .ce(grp_fu_6210_ce),
    .dout(grp_fu_6210_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U773(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_33_fu_2002_p4),
    .din1(rhs_33_fu_2012_p4),
    .din2(ret_32_reg_8669),
    .ce(grp_fu_6218_ce),
    .dout(grp_fu_6218_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U774(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_35_fu_2050_p4),
    .din1(rhs_35_fu_2060_p4),
    .din2(ret_34_reg_8674),
    .ce(grp_fu_6226_ce),
    .dout(grp_fu_6226_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U775(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_38_fu_2108_p4),
    .din1(rhs_38_fu_2118_p4),
    .din2(ret_148_reg_8679),
    .ce(grp_fu_6234_ce),
    .dout(grp_fu_6234_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U776(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_42_fu_2196_p4),
    .din1(rhs_42_fu_2206_p4),
    .din2(ret_41_reg_8704),
    .ce(grp_fu_6242_ce),
    .dout(grp_fu_6242_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U777(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_44_fu_2244_p4),
    .din1(rhs_44_fu_2254_p4),
    .din2(ret_43_reg_8709),
    .ce(grp_fu_6250_ce),
    .dout(grp_fu_6250_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U778(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_47_fu_2302_p4),
    .din1(rhs_47_fu_2312_p4),
    .din2(ret_149_reg_8714),
    .ce(grp_fu_6258_ce),
    .dout(grp_fu_6258_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U779(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_51_fu_2390_p4),
    .din1(rhs_51_fu_2400_p4),
    .din2(ret_50_reg_8739),
    .ce(grp_fu_6266_ce),
    .dout(grp_fu_6266_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U780(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_53_fu_2438_p4),
    .din1(rhs_53_fu_2448_p4),
    .din2(ret_52_reg_8744),
    .ce(grp_fu_6274_ce),
    .dout(grp_fu_6274_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U781(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_56_fu_2496_p4),
    .din1(rhs_56_fu_2506_p4),
    .din2(ret_150_reg_8749),
    .ce(grp_fu_6282_ce),
    .dout(grp_fu_6282_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U782(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_60_fu_2584_p4),
    .din1(rhs_60_fu_2594_p4),
    .din2(ret_59_reg_8774),
    .ce(grp_fu_6290_ce),
    .dout(grp_fu_6290_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U783(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_62_fu_2632_p4),
    .din1(rhs_62_fu_2642_p4),
    .din2(ret_61_reg_8779),
    .ce(grp_fu_6298_ce),
    .dout(grp_fu_6298_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U784(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_65_fu_2690_p4),
    .din1(rhs_65_fu_2700_p4),
    .din2(ret_151_reg_8784),
    .ce(grp_fu_6306_ce),
    .dout(grp_fu_6306_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U785(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_69_fu_2778_p4),
    .din1(rhs_69_fu_2788_p4),
    .din2(ret_68_reg_8809),
    .ce(grp_fu_6314_ce),
    .dout(grp_fu_6314_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U786(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_71_fu_2826_p4),
    .din1(rhs_71_fu_2836_p4),
    .din2(ret_70_reg_8814),
    .ce(grp_fu_6322_ce),
    .dout(grp_fu_6322_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U787(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_74_fu_2884_p4),
    .din1(rhs_74_fu_2894_p4),
    .din2(ret_152_reg_8819),
    .ce(grp_fu_6330_ce),
    .dout(grp_fu_6330_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U788(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_78_fu_2972_p4),
    .din1(rhs_78_fu_2982_p4),
    .din2(ret_77_reg_8844),
    .ce(grp_fu_6338_ce),
    .dout(grp_fu_6338_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U789(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_80_fu_3020_p4),
    .din1(rhs_80_fu_3030_p4),
    .din2(ret_79_reg_8849),
    .ce(grp_fu_6346_ce),
    .dout(grp_fu_6346_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U790(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_83_fu_3078_p4),
    .din1(rhs_83_fu_3088_p4),
    .din2(ret_153_reg_8854),
    .ce(grp_fu_6354_ce),
    .dout(grp_fu_6354_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U791(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_87_fu_3166_p4),
    .din1(rhs_87_fu_3176_p4),
    .din2(ret_86_reg_8879),
    .ce(grp_fu_6362_ce),
    .dout(grp_fu_6362_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U792(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_89_fu_3214_p4),
    .din1(rhs_89_fu_3224_p4),
    .din2(ret_88_reg_8884),
    .ce(grp_fu_6370_ce),
    .dout(grp_fu_6370_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U793(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_92_fu_3272_p4),
    .din1(rhs_92_fu_3282_p4),
    .din2(ret_154_reg_8889),
    .ce(grp_fu_6378_ce),
    .dout(grp_fu_6378_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U794(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_96_fu_3360_p4),
    .din1(rhs_96_fu_3370_p4),
    .din2(ret_95_reg_8914),
    .ce(grp_fu_6386_ce),
    .dout(grp_fu_6386_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U795(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_98_fu_3408_p4),
    .din1(rhs_98_fu_3418_p4),
    .din2(ret_97_reg_8919),
    .ce(grp_fu_6394_ce),
    .dout(grp_fu_6394_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U796(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_101_fu_3466_p4),
    .din1(rhs_101_fu_3476_p4),
    .din2(ret_155_reg_8924),
    .ce(grp_fu_6402_ce),
    .dout(grp_fu_6402_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U797(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_105_fu_3554_p4),
    .din1(rhs_105_fu_3564_p4),
    .din2(ret_104_reg_8949),
    .ce(grp_fu_6410_ce),
    .dout(grp_fu_6410_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U798(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_107_fu_3602_p4),
    .din1(rhs_107_fu_3612_p4),
    .din2(ret_106_reg_8954),
    .ce(grp_fu_6418_ce),
    .dout(grp_fu_6418_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U799(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_110_fu_3660_p4),
    .din1(rhs_110_fu_3670_p4),
    .din2(ret_156_reg_8959),
    .ce(grp_fu_6426_ce),
    .dout(grp_fu_6426_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U800(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_114_fu_3748_p4),
    .din1(rhs_114_fu_3758_p4),
    .din2(ret_113_reg_8984),
    .ce(grp_fu_6434_ce),
    .dout(grp_fu_6434_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U801(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_116_fu_3796_p4),
    .din1(rhs_116_fu_3806_p4),
    .din2(ret_115_reg_8989),
    .ce(grp_fu_6442_ce),
    .dout(grp_fu_6442_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U802(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_119_fu_3854_p4),
    .din1(rhs_119_fu_3864_p4),
    .din2(ret_157_reg_8994),
    .ce(grp_fu_6450_ce),
    .dout(grp_fu_6450_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U803(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_123_fu_3942_p4),
    .din1(rhs_123_fu_3952_p4),
    .din2(ret_122_reg_9019),
    .ce(grp_fu_6458_ce),
    .dout(grp_fu_6458_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U804(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_125_fu_3990_p4),
    .din1(rhs_125_fu_4000_p4),
    .din2(ret_124_reg_9024),
    .ce(grp_fu_6466_ce),
    .dout(grp_fu_6466_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U805(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_128_fu_4048_p4),
    .din1(rhs_128_fu_4058_p4),
    .din2(ret_158_reg_9029),
    .ce(grp_fu_6474_ce),
    .dout(grp_fu_6474_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U806(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_132_fu_4136_p4),
    .din1(rhs_132_fu_4146_p4),
    .din2(ret_131_reg_9054),
    .ce(grp_fu_6482_ce),
    .dout(grp_fu_6482_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U807(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_134_fu_4184_p4),
    .din1(rhs_134_fu_4194_p4),
    .din2(ret_133_reg_9059),
    .ce(grp_fu_6490_ce),
    .dout(grp_fu_6490_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U808(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_137_fu_4242_p4),
    .din1(rhs_137_fu_4252_p4),
    .din2(ret_159_reg_9064),
    .ce(grp_fu_6498_ce),
    .dout(grp_fu_6498_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U809(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_141_fu_4330_p4),
    .din1(rhs_141_fu_4340_p4),
    .din2(ret_140_reg_9089),
    .ce(grp_fu_6506_ce),
    .dout(grp_fu_6506_p3)
);

top_mac_muladd_8s_4s_12s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_12s_13_4_1_U810(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_143_fu_4378_p4),
    .din1(rhs_143_fu_4388_p4),
    .din2(ret_142_reg_9094),
    .ce(grp_fu_6514_ce),
    .dout(grp_fu_6514_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U811(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_1_reg_7109),
    .din1(rhs_1_reg_7114),
    .din2(grp_fu_6138_p3),
    .ce(grp_fu_6522_ce),
    .dout(grp_fu_6522_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U812(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_4_reg_7139),
    .din1(rhs_4_reg_7144),
    .din2(grp_fu_6146_p3),
    .ce(grp_fu_6531_ce),
    .dout(grp_fu_6531_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U813(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_10_reg_7199),
    .din1(rhs_10_reg_7204),
    .din2(grp_fu_6162_p3),
    .ce(grp_fu_6539_ce),
    .dout(grp_fu_6539_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U814(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_13_reg_7229),
    .din1(rhs_13_reg_7234),
    .din2(grp_fu_6170_p3),
    .ce(grp_fu_6548_ce),
    .dout(grp_fu_6548_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U815(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_19_reg_7289),
    .din1(rhs_19_reg_7294),
    .din2(grp_fu_6186_p3),
    .ce(grp_fu_6556_ce),
    .dout(grp_fu_6556_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U816(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_22_reg_7319),
    .din1(rhs_22_reg_7324),
    .din2(grp_fu_6194_p3),
    .ce(grp_fu_6565_ce),
    .dout(grp_fu_6565_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U817(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_28_reg_7379),
    .din1(rhs_28_reg_7384),
    .din2(grp_fu_6210_p3),
    .ce(grp_fu_6573_ce),
    .dout(grp_fu_6573_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U818(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_31_reg_7409),
    .din1(rhs_31_reg_7414),
    .din2(grp_fu_6218_p3),
    .ce(grp_fu_6582_ce),
    .dout(grp_fu_6582_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U819(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_37_reg_7469),
    .din1(rhs_37_reg_7474),
    .din2(grp_fu_6234_p3),
    .ce(grp_fu_6590_ce),
    .dout(grp_fu_6590_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U820(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_40_reg_7499),
    .din1(rhs_40_reg_7504),
    .din2(grp_fu_6242_p3),
    .ce(grp_fu_6599_ce),
    .dout(grp_fu_6599_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U821(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_46_reg_7559),
    .din1(rhs_46_reg_7564),
    .din2(grp_fu_6258_p3),
    .ce(grp_fu_6607_ce),
    .dout(grp_fu_6607_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U822(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_49_reg_7589),
    .din1(rhs_49_reg_7594),
    .din2(grp_fu_6266_p3),
    .ce(grp_fu_6616_ce),
    .dout(grp_fu_6616_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U823(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_55_reg_7649),
    .din1(rhs_55_reg_7654),
    .din2(grp_fu_6282_p3),
    .ce(grp_fu_6624_ce),
    .dout(grp_fu_6624_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U824(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_58_reg_7679),
    .din1(rhs_58_reg_7684),
    .din2(grp_fu_6290_p3),
    .ce(grp_fu_6633_ce),
    .dout(grp_fu_6633_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U825(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_64_reg_7739),
    .din1(rhs_64_reg_7744),
    .din2(grp_fu_6306_p3),
    .ce(grp_fu_6641_ce),
    .dout(grp_fu_6641_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U826(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_67_reg_7769),
    .din1(rhs_67_reg_7774),
    .din2(grp_fu_6314_p3),
    .ce(grp_fu_6650_ce),
    .dout(grp_fu_6650_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U827(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_73_reg_7829),
    .din1(rhs_73_reg_7834),
    .din2(grp_fu_6330_p3),
    .ce(grp_fu_6658_ce),
    .dout(grp_fu_6658_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U828(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_76_reg_7859),
    .din1(rhs_76_reg_7864),
    .din2(grp_fu_6338_p3),
    .ce(grp_fu_6667_ce),
    .dout(grp_fu_6667_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U829(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_82_reg_7919),
    .din1(rhs_82_reg_7924),
    .din2(grp_fu_6354_p3),
    .ce(grp_fu_6675_ce),
    .dout(grp_fu_6675_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U830(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_85_reg_7949),
    .din1(rhs_85_reg_7954),
    .din2(grp_fu_6362_p3),
    .ce(grp_fu_6684_ce),
    .dout(grp_fu_6684_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U831(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_91_reg_8009),
    .din1(rhs_91_reg_8014),
    .din2(grp_fu_6378_p3),
    .ce(grp_fu_6692_ce),
    .dout(grp_fu_6692_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U832(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_94_reg_8039),
    .din1(rhs_94_reg_8044),
    .din2(grp_fu_6386_p3),
    .ce(grp_fu_6701_ce),
    .dout(grp_fu_6701_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U833(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_100_reg_8099),
    .din1(rhs_100_reg_8104),
    .din2(grp_fu_6402_p3),
    .ce(grp_fu_6709_ce),
    .dout(grp_fu_6709_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U834(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_103_reg_8129),
    .din1(rhs_103_reg_8134),
    .din2(grp_fu_6410_p3),
    .ce(grp_fu_6718_ce),
    .dout(grp_fu_6718_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U835(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_109_reg_8189),
    .din1(rhs_109_reg_8194),
    .din2(grp_fu_6426_p3),
    .ce(grp_fu_6726_ce),
    .dout(grp_fu_6726_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U836(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_112_reg_8219),
    .din1(rhs_112_reg_8224),
    .din2(grp_fu_6434_p3),
    .ce(grp_fu_6735_ce),
    .dout(grp_fu_6735_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U837(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_118_reg_8279),
    .din1(rhs_118_reg_8284),
    .din2(grp_fu_6450_p3),
    .ce(grp_fu_6743_ce),
    .dout(grp_fu_6743_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U838(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_121_reg_8309),
    .din1(rhs_121_reg_8314),
    .din2(grp_fu_6458_p3),
    .ce(grp_fu_6752_ce),
    .dout(grp_fu_6752_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U839(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_127_reg_8369),
    .din1(rhs_127_reg_8374),
    .din2(grp_fu_6474_p3),
    .ce(grp_fu_6760_ce),
    .dout(grp_fu_6760_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U840(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_130_reg_8399),
    .din1(rhs_130_reg_8404),
    .din2(grp_fu_6482_p3),
    .ce(grp_fu_6769_ce),
    .dout(grp_fu_6769_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U841(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_136_reg_8459),
    .din1(rhs_136_reg_8464),
    .din2(grp_fu_6498_p3),
    .ce(grp_fu_6777_ce),
    .dout(grp_fu_6777_p3)
);

top_mac_muladd_8s_4s_13s_13_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mac_muladd_8s_4s_13s_13_4_1_U842(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_139_reg_8489),
    .din1(rhs_139_reg_8494),
    .din2(grp_fu_6506_p3),
    .ce(grp_fu_6786_ce),
    .dout(grp_fu_6786_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U843(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_3_reg_7129_pp0_iter3_reg),
    .din1(rhs_3_reg_7134_pp0_iter3_reg),
    .din2(grp_fu_6522_p3),
    .ce(grp_fu_6794_ce),
    .dout(grp_fu_6794_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U844(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_12_reg_7219_pp0_iter3_reg),
    .din1(rhs_12_reg_7224_pp0_iter3_reg),
    .din2(grp_fu_6539_p3),
    .ce(grp_fu_6803_ce),
    .dout(grp_fu_6803_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U845(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_21_reg_7309_pp0_iter3_reg),
    .din1(rhs_21_reg_7314_pp0_iter3_reg),
    .din2(grp_fu_6556_p3),
    .ce(grp_fu_6812_ce),
    .dout(grp_fu_6812_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U846(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_30_reg_7399_pp0_iter3_reg),
    .din1(rhs_30_reg_7404_pp0_iter3_reg),
    .din2(grp_fu_6573_p3),
    .ce(grp_fu_6821_ce),
    .dout(grp_fu_6821_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U847(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_39_reg_7489_pp0_iter3_reg),
    .din1(rhs_39_reg_7494_pp0_iter3_reg),
    .din2(grp_fu_6590_p3),
    .ce(grp_fu_6830_ce),
    .dout(grp_fu_6830_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U848(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_48_reg_7579_pp0_iter3_reg),
    .din1(rhs_48_reg_7584_pp0_iter3_reg),
    .din2(grp_fu_6607_p3),
    .ce(grp_fu_6839_ce),
    .dout(grp_fu_6839_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U849(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_57_reg_7669_pp0_iter3_reg),
    .din1(rhs_57_reg_7674_pp0_iter3_reg),
    .din2(grp_fu_6624_p3),
    .ce(grp_fu_6848_ce),
    .dout(grp_fu_6848_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U850(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_66_reg_7759_pp0_iter3_reg),
    .din1(rhs_66_reg_7764_pp0_iter3_reg),
    .din2(grp_fu_6641_p3),
    .ce(grp_fu_6857_ce),
    .dout(grp_fu_6857_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U851(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_75_reg_7849_pp0_iter3_reg),
    .din1(rhs_75_reg_7854_pp0_iter3_reg),
    .din2(grp_fu_6658_p3),
    .ce(grp_fu_6866_ce),
    .dout(grp_fu_6866_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U852(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_84_reg_7939_pp0_iter3_reg),
    .din1(rhs_84_reg_7944_pp0_iter3_reg),
    .din2(grp_fu_6675_p3),
    .ce(grp_fu_6875_ce),
    .dout(grp_fu_6875_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U853(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_93_reg_8029_pp0_iter3_reg),
    .din1(rhs_93_reg_8034_pp0_iter3_reg),
    .din2(grp_fu_6692_p3),
    .ce(grp_fu_6884_ce),
    .dout(grp_fu_6884_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U854(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_102_reg_8119_pp0_iter3_reg),
    .din1(rhs_102_reg_8124_pp0_iter3_reg),
    .din2(grp_fu_6709_p3),
    .ce(grp_fu_6893_ce),
    .dout(grp_fu_6893_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U855(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_111_reg_8209_pp0_iter3_reg),
    .din1(rhs_111_reg_8214_pp0_iter3_reg),
    .din2(grp_fu_6726_p3),
    .ce(grp_fu_6902_ce),
    .dout(grp_fu_6902_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U856(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_120_reg_8299_pp0_iter3_reg),
    .din1(rhs_120_reg_8304_pp0_iter3_reg),
    .din2(grp_fu_6743_p3),
    .ce(grp_fu_6911_ce),
    .dout(grp_fu_6911_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U857(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_129_reg_8389_pp0_iter3_reg),
    .din1(rhs_129_reg_8394_pp0_iter3_reg),
    .din2(grp_fu_6760_p3),
    .ce(grp_fu_6920_ce),
    .dout(grp_fu_6920_p3)
);

top_mac_muladd_8s_4s_13s_14_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 14 ))
mac_muladd_8s_4s_13s_14_4_1_U858(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(lhs_V_138_reg_8479_pp0_iter3_reg),
    .din1(rhs_138_reg_8484_pp0_iter3_reg),
    .din2(grp_fu_6777_p3),
    .ce(grp_fu_6929_ce),
    .dout(grp_fu_6929_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln210_fu_1080_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state12))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd0 == and_ln214_fu_1170_p2) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state12)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state12);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((1'd0 == and_ln214_fu_1170_p2) & (1'b1 == ap_CS_fsm_state11))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        col_V_reg_870 <= col_V_1_fu_6114_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        col_V_reg_870 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln214_fu_1170_p2) & (1'b1 == ap_CS_fsm_state11))) begin
        cpa_V_reg_882 <= 7'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln882_fu_1191_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln878_fu_1175_p2 == 1'd0))) begin
        cpa_V_reg_882 <= add_ln691_64_fu_1181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        indvar_flatten31_reg_835 <= add_ln210_reg_7049;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten31_reg_835 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        indvar_flatten_reg_846 <= select_ln211_1_fu_6125_p3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        indvar_flatten_reg_846 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        row_V_reg_858 <= select_ln211_reg_7077;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        row_V_reg_858 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        D_V_loc_read_reg_7006 <= D_V_loc_dout;
        STRIDE_2_1_reg_6997 <= STRIDE_2_dout;
        batch_1_reg_6992 <= batch_dout;
        skip3_1_reg_7002 <= skip3_dout;
        trunc_ln_reg_7012 <= {{OC_V_loc_dout[15:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        add_ln210_reg_7049 <= add_ln210_fu_1074_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        add_ln691_100_reg_9784 <= grp_fu_6599_p3;
        add_ln691_108_reg_9794 <= grp_fu_6616_p3;
        add_ln691_116_reg_9804 <= grp_fu_6633_p3;
        add_ln691_124_reg_9814 <= grp_fu_6650_p3;
        add_ln691_132_reg_9824 <= grp_fu_6667_p3;
        add_ln691_140_reg_9834 <= grp_fu_6684_p3;
        add_ln691_148_reg_9844 <= grp_fu_6701_p3;
        add_ln691_156_reg_9854 <= grp_fu_6718_p3;
        add_ln691_164_reg_9864 <= grp_fu_6735_p3;
        add_ln691_172_reg_9874 <= grp_fu_6752_p3;
        add_ln691_180_reg_9884 <= grp_fu_6769_p3;
        add_ln691_188_reg_9894 <= grp_fu_6786_p3;
        add_ln691_68_reg_9744 <= grp_fu_6531_p3;
        add_ln691_76_reg_9754 <= grp_fu_6548_p3;
        add_ln691_84_reg_9764 <= grp_fu_6565_p3;
        add_ln691_92_reg_9774 <= grp_fu_6582_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln691_101_reg_9919 <= add_ln691_101_fu_5628_p2;
        add_ln691_109_reg_9924 <= add_ln691_109_fu_5636_p2;
        add_ln691_117_reg_9929 <= add_ln691_117_fu_5644_p2;
        add_ln691_125_reg_9934 <= add_ln691_125_fu_5652_p2;
        add_ln691_133_reg_9939 <= add_ln691_133_fu_5660_p2;
        add_ln691_141_reg_9944 <= add_ln691_141_fu_5668_p2;
        add_ln691_149_reg_9949 <= add_ln691_149_fu_5676_p2;
        add_ln691_157_reg_9954 <= add_ln691_157_fu_5684_p2;
        add_ln691_165_reg_9959 <= add_ln691_165_fu_5692_p2;
        add_ln691_173_reg_9964 <= add_ln691_173_fu_5700_p2;
        add_ln691_181_reg_9969 <= add_ln691_181_fu_5708_p2;
        add_ln691_189_reg_9974 <= add_ln691_189_fu_5716_p2;
        add_ln691_69_reg_9899 <= add_ln691_69_fu_5596_p2;
        add_ln691_77_reg_9904 <= add_ln691_77_fu_5604_p2;
        add_ln691_85_reg_9909 <= add_ln691_85_fu_5612_p2;
        add_ln691_93_reg_9914 <= add_ln691_93_fu_5620_p2;
        lhs_V_100_reg_8099 <= {{in_layer_dout[223:216]}};
        lhs_V_102_reg_8119 <= {{in_layer_dout[479:472]}};
        lhs_V_103_reg_8129 <= {{in_layer_dout[607:600]}};
        lhs_V_104_reg_8139 <= {{in_layer_dout[735:728]}};
        lhs_V_106_reg_8159 <= {{in_layer_dout[991:984]}};
        lhs_V_109_reg_8189 <= {{in_layer_dout[231:224]}};
        lhs_V_10_reg_7199 <= {{in_layer_dout[143:136]}};
        lhs_V_111_reg_8209 <= {{in_layer_dout[487:480]}};
        lhs_V_112_reg_8219 <= {{in_layer_dout[615:608]}};
        lhs_V_113_reg_8229 <= {{in_layer_dout[743:736]}};
        lhs_V_115_reg_8249 <= {{in_layer_dout[999:992]}};
        lhs_V_118_reg_8279 <= {{in_layer_dout[239:232]}};
        lhs_V_120_reg_8299 <= {{in_layer_dout[495:488]}};
        lhs_V_121_reg_8309 <= {{in_layer_dout[623:616]}};
        lhs_V_122_reg_8319 <= {{in_layer_dout[751:744]}};
        lhs_V_124_reg_8339 <= {{in_layer_dout[1007:1000]}};
        lhs_V_127_reg_8369 <= {{in_layer_dout[247:240]}};
        lhs_V_129_reg_8389 <= {{in_layer_dout[503:496]}};
        lhs_V_12_reg_7219 <= {{in_layer_dout[399:392]}};
        lhs_V_130_reg_8399 <= {{in_layer_dout[631:624]}};
        lhs_V_131_reg_8409 <= {{in_layer_dout[759:752]}};
        lhs_V_133_reg_8429 <= {{in_layer_dout[1015:1008]}};
        lhs_V_136_reg_8459 <= {{in_layer_dout[255:248]}};
        lhs_V_138_reg_8479 <= {{in_layer_dout[511:504]}};
        lhs_V_139_reg_8489 <= {{in_layer_dout[639:632]}};
        lhs_V_13_reg_7229 <= {{in_layer_dout[527:520]}};
        lhs_V_140_reg_8499 <= {{in_layer_dout[767:760]}};
        lhs_V_142_reg_8519 <= {{in_layer_dout[1023:1016]}};
        lhs_V_14_reg_7239 <= {{in_layer_dout[655:648]}};
        lhs_V_16_reg_7259 <= {{in_layer_dout[911:904]}};
        lhs_V_19_reg_7289 <= {{in_layer_dout[151:144]}};
        lhs_V_1_reg_7109 <= {{in_layer_dout[135:128]}};
        lhs_V_21_reg_7309 <= {{in_layer_dout[407:400]}};
        lhs_V_22_reg_7319 <= {{in_layer_dout[535:528]}};
        lhs_V_23_reg_7329 <= {{in_layer_dout[663:656]}};
        lhs_V_25_reg_7349 <= {{in_layer_dout[919:912]}};
        lhs_V_28_reg_7379 <= {{in_layer_dout[159:152]}};
        lhs_V_30_reg_7399 <= {{in_layer_dout[415:408]}};
        lhs_V_31_reg_7409 <= {{in_layer_dout[543:536]}};
        lhs_V_32_reg_7419 <= {{in_layer_dout[671:664]}};
        lhs_V_34_reg_7439 <= {{in_layer_dout[927:920]}};
        lhs_V_37_reg_7469 <= {{in_layer_dout[167:160]}};
        lhs_V_39_reg_7489 <= {{in_layer_dout[423:416]}};
        lhs_V_3_reg_7129 <= {{in_layer_dout[391:384]}};
        lhs_V_40_reg_7499 <= {{in_layer_dout[551:544]}};
        lhs_V_41_reg_7509 <= {{in_layer_dout[679:672]}};
        lhs_V_43_reg_7529 <= {{in_layer_dout[935:928]}};
        lhs_V_46_reg_7559 <= {{in_layer_dout[175:168]}};
        lhs_V_48_reg_7579 <= {{in_layer_dout[431:424]}};
        lhs_V_49_reg_7589 <= {{in_layer_dout[559:552]}};
        lhs_V_4_reg_7139 <= {{in_layer_dout[519:512]}};
        lhs_V_50_reg_7599 <= {{in_layer_dout[687:680]}};
        lhs_V_52_reg_7619 <= {{in_layer_dout[943:936]}};
        lhs_V_55_reg_7649 <= {{in_layer_dout[183:176]}};
        lhs_V_57_reg_7669 <= {{in_layer_dout[439:432]}};
        lhs_V_58_reg_7679 <= {{in_layer_dout[567:560]}};
        lhs_V_59_reg_7689 <= {{in_layer_dout[695:688]}};
        lhs_V_5_reg_7149 <= {{in_layer_dout[647:640]}};
        lhs_V_61_reg_7709 <= {{in_layer_dout[951:944]}};
        lhs_V_64_reg_7739 <= {{in_layer_dout[191:184]}};
        lhs_V_66_reg_7759 <= {{in_layer_dout[447:440]}};
        lhs_V_67_reg_7769 <= {{in_layer_dout[575:568]}};
        lhs_V_68_reg_7779 <= {{in_layer_dout[703:696]}};
        lhs_V_70_reg_7799 <= {{in_layer_dout[959:952]}};
        lhs_V_73_reg_7829 <= {{in_layer_dout[199:192]}};
        lhs_V_75_reg_7849 <= {{in_layer_dout[455:448]}};
        lhs_V_76_reg_7859 <= {{in_layer_dout[583:576]}};
        lhs_V_77_reg_7869 <= {{in_layer_dout[711:704]}};
        lhs_V_79_reg_7889 <= {{in_layer_dout[967:960]}};
        lhs_V_7_reg_7169 <= {{in_layer_dout[903:896]}};
        lhs_V_82_reg_7919 <= {{in_layer_dout[207:200]}};
        lhs_V_84_reg_7939 <= {{in_layer_dout[463:456]}};
        lhs_V_85_reg_7949 <= {{in_layer_dout[591:584]}};
        lhs_V_86_reg_7959 <= {{in_layer_dout[719:712]}};
        lhs_V_88_reg_7979 <= {{in_layer_dout[975:968]}};
        lhs_V_91_reg_8009 <= {{in_layer_dout[215:208]}};
        lhs_V_93_reg_8029 <= {{in_layer_dout[471:464]}};
        lhs_V_94_reg_8039 <= {{in_layer_dout[599:592]}};
        lhs_V_95_reg_8049 <= {{in_layer_dout[727:720]}};
        lhs_V_97_reg_8069 <= {{in_layer_dout[983:976]}};
        partial_sum_V_11_reg_10004 <= partial_sum_V_11_fu_5787_p2;
        partial_sum_V_13_reg_10009 <= partial_sum_V_13_fu_5799_p2;
        partial_sum_V_15_reg_10014 <= partial_sum_V_15_fu_5811_p2;
        partial_sum_V_17_reg_10019 <= partial_sum_V_17_fu_5823_p2;
        partial_sum_V_19_reg_10024 <= partial_sum_V_19_fu_5835_p2;
        partial_sum_V_1_reg_9979 <= partial_sum_V_1_fu_5727_p2;
        partial_sum_V_21_reg_10029 <= partial_sum_V_21_fu_5847_p2;
        partial_sum_V_23_reg_10034 <= partial_sum_V_23_fu_5859_p2;
        partial_sum_V_25_reg_10039 <= partial_sum_V_25_fu_5871_p2;
        partial_sum_V_27_reg_10044 <= partial_sum_V_27_fu_5883_p2;
        partial_sum_V_29_reg_10049 <= partial_sum_V_29_fu_5895_p2;
        partial_sum_V_31_reg_10054 <= partial_sum_V_31_fu_5907_p2;
        partial_sum_V_3_reg_9984 <= partial_sum_V_3_fu_5739_p2;
        partial_sum_V_5_reg_9989 <= partial_sum_V_5_fu_5751_p2;
        partial_sum_V_7_reg_9994 <= partial_sum_V_7_fu_5763_p2;
        partial_sum_V_9_reg_9999 <= partial_sum_V_9_fu_5775_p2;
        ret_104_reg_8949 <= ret_104_fu_5095_p2;
        ret_106_reg_8954 <= ret_106_fu_5107_p2;
        ret_113_reg_8984 <= ret_113_fu_5143_p2;
        ret_115_reg_8989 <= ret_115_fu_5155_p2;
        ret_122_reg_9019 <= ret_122_fu_5191_p2;
        ret_124_reg_9024 <= ret_124_fu_5203_p2;
        ret_131_reg_9054 <= ret_131_fu_5239_p2;
        ret_133_reg_9059 <= ret_133_fu_5251_p2;
        ret_140_reg_9089 <= ret_140_fu_5287_p2;
        ret_142_reg_9094 <= ret_142_fu_5299_p2;
        ret_144_reg_8539 <= ret_144_fu_4543_p2;
        ret_145_reg_8574 <= ret_145_fu_4591_p2;
        ret_146_reg_8609 <= ret_146_fu_4639_p2;
        ret_147_reg_8644 <= ret_147_fu_4687_p2;
        ret_148_reg_8679 <= ret_148_fu_4735_p2;
        ret_149_reg_8714 <= ret_149_fu_4783_p2;
        ret_14_reg_8599 <= ret_14_fu_4615_p2;
        ret_150_reg_8749 <= ret_150_fu_4831_p2;
        ret_151_reg_8784 <= ret_151_fu_4879_p2;
        ret_152_reg_8819 <= ret_152_fu_4927_p2;
        ret_153_reg_8854 <= ret_153_fu_4975_p2;
        ret_154_reg_8889 <= ret_154_fu_5023_p2;
        ret_155_reg_8924 <= ret_155_fu_5071_p2;
        ret_156_reg_8959 <= ret_156_fu_5119_p2;
        ret_157_reg_8994 <= ret_157_fu_5167_p2;
        ret_158_reg_9029 <= ret_158_fu_5215_p2;
        ret_159_reg_9064 <= ret_159_fu_5263_p2;
        ret_16_reg_8604 <= ret_16_fu_4627_p2;
        ret_23_reg_8634 <= ret_23_fu_4663_p2;
        ret_25_reg_8639 <= ret_25_fu_4675_p2;
        ret_32_reg_8669 <= ret_32_fu_4711_p2;
        ret_34_reg_8674 <= ret_34_fu_4723_p2;
        ret_41_reg_8704 <= ret_41_fu_4759_p2;
        ret_43_reg_8709 <= ret_43_fu_4771_p2;
        ret_50_reg_8739 <= ret_50_fu_4807_p2;
        ret_52_reg_8744 <= ret_52_fu_4819_p2;
        ret_59_reg_8774 <= ret_59_fu_4855_p2;
        ret_5_reg_8564 <= ret_5_fu_4567_p2;
        ret_61_reg_8779 <= ret_61_fu_4867_p2;
        ret_68_reg_8809 <= ret_68_fu_4903_p2;
        ret_70_reg_8814 <= ret_70_fu_4915_p2;
        ret_77_reg_8844 <= ret_77_fu_4951_p2;
        ret_79_reg_8849 <= ret_79_fu_4963_p2;
        ret_7_reg_8569 <= ret_7_fu_4579_p2;
        ret_86_reg_8879 <= ret_86_fu_4999_p2;
        ret_88_reg_8884 <= ret_88_fu_5011_p2;
        ret_95_reg_8914 <= ret_95_fu_5047_p2;
        ret_97_reg_8919 <= ret_97_fu_5059_p2;
        rhs_100_reg_8104 <= {{p_Val2_3_fu_738[47:44]}};
        rhs_102_reg_8124 <= {{p_Val2_5_fu_746[47:44]}};
        rhs_103_reg_8134 <= {{p_Val2_6_fu_750[47:44]}};
        rhs_104_reg_8144 <= {{p_Val2_7_fu_754[47:44]}};
        rhs_106_reg_8164 <= {{p_Val2_9_fu_762[47:44]}};
        rhs_108_reg_8184 <= {{p_Val2_s_fu_734[51:48]}};
        rhs_109_reg_8194 <= {{p_Val2_3_fu_738[51:48]}};
        rhs_10_reg_7204 <= {{p_Val2_3_fu_738[7:4]}};
        rhs_111_reg_8214 <= {{p_Val2_5_fu_746[51:48]}};
        rhs_112_reg_8224 <= {{p_Val2_6_fu_750[51:48]}};
        rhs_113_reg_8234 <= {{p_Val2_7_fu_754[51:48]}};
        rhs_115_reg_8254 <= {{p_Val2_9_fu_762[51:48]}};
        rhs_117_reg_8274 <= {{p_Val2_s_fu_734[55:52]}};
        rhs_118_reg_8284 <= {{p_Val2_3_fu_738[55:52]}};
        rhs_120_reg_8304 <= {{p_Val2_5_fu_746[55:52]}};
        rhs_121_reg_8314 <= {{p_Val2_6_fu_750[55:52]}};
        rhs_122_reg_8324 <= {{p_Val2_7_fu_754[55:52]}};
        rhs_124_reg_8344 <= {{p_Val2_9_fu_762[55:52]}};
        rhs_126_reg_8364 <= {{p_Val2_s_fu_734[59:56]}};
        rhs_127_reg_8374 <= {{p_Val2_3_fu_738[59:56]}};
        rhs_129_reg_8394 <= {{p_Val2_5_fu_746[59:56]}};
        rhs_12_reg_7224 <= {{p_Val2_5_fu_746[7:4]}};
        rhs_130_reg_8404 <= {{p_Val2_6_fu_750[59:56]}};
        rhs_131_reg_8414 <= {{p_Val2_7_fu_754[59:56]}};
        rhs_133_reg_8434 <= {{p_Val2_9_fu_762[59:56]}};
        rhs_135_reg_8454 <= {{p_Val2_s_fu_734[63:60]}};
        rhs_136_reg_8464 <= {{p_Val2_3_fu_738[63:60]}};
        rhs_138_reg_8484 <= {{p_Val2_5_fu_746[63:60]}};
        rhs_139_reg_8494 <= {{p_Val2_6_fu_750[63:60]}};
        rhs_13_reg_7234 <= {{p_Val2_6_fu_750[7:4]}};
        rhs_140_reg_8504 <= {{p_Val2_7_fu_754[63:60]}};
        rhs_142_reg_8524 <= {{p_Val2_9_fu_762[63:60]}};
        rhs_14_reg_7244 <= {{p_Val2_7_fu_754[7:4]}};
        rhs_16_reg_7264 <= {{p_Val2_9_fu_762[7:4]}};
        rhs_18_reg_7284 <= {{p_Val2_s_fu_734[11:8]}};
        rhs_19_reg_7294 <= {{p_Val2_3_fu_738[11:8]}};
        rhs_1_reg_7114 <= rhs_1_fu_1370_p1;
        rhs_21_reg_7314 <= {{p_Val2_5_fu_746[11:8]}};
        rhs_22_reg_7324 <= {{p_Val2_6_fu_750[11:8]}};
        rhs_23_reg_7334 <= {{p_Val2_7_fu_754[11:8]}};
        rhs_25_reg_7354 <= {{p_Val2_9_fu_762[11:8]}};
        rhs_27_reg_7374 <= {{p_Val2_s_fu_734[15:12]}};
        rhs_28_reg_7384 <= {{p_Val2_3_fu_738[15:12]}};
        rhs_30_reg_7404 <= {{p_Val2_5_fu_746[15:12]}};
        rhs_31_reg_7414 <= {{p_Val2_6_fu_750[15:12]}};
        rhs_32_reg_7424 <= {{p_Val2_7_fu_754[15:12]}};
        rhs_34_reg_7444 <= {{p_Val2_9_fu_762[15:12]}};
        rhs_36_reg_7464 <= {{p_Val2_s_fu_734[19:16]}};
        rhs_37_reg_7474 <= {{p_Val2_3_fu_738[19:16]}};
        rhs_39_reg_7494 <= {{p_Val2_5_fu_746[19:16]}};
        rhs_3_reg_7134 <= rhs_3_fu_1406_p1;
        rhs_40_reg_7504 <= {{p_Val2_6_fu_750[19:16]}};
        rhs_41_reg_7514 <= {{p_Val2_7_fu_754[19:16]}};
        rhs_43_reg_7534 <= {{p_Val2_9_fu_762[19:16]}};
        rhs_45_reg_7554 <= {{p_Val2_s_fu_734[23:20]}};
        rhs_46_reg_7564 <= {{p_Val2_3_fu_738[23:20]}};
        rhs_48_reg_7584 <= {{p_Val2_5_fu_746[23:20]}};
        rhs_49_reg_7594 <= {{p_Val2_6_fu_750[23:20]}};
        rhs_4_reg_7144 <= rhs_4_fu_1420_p1;
        rhs_50_reg_7604 <= {{p_Val2_7_fu_754[23:20]}};
        rhs_52_reg_7624 <= {{p_Val2_9_fu_762[23:20]}};
        rhs_54_reg_7644 <= {{p_Val2_s_fu_734[27:24]}};
        rhs_55_reg_7654 <= {{p_Val2_3_fu_738[27:24]}};
        rhs_57_reg_7674 <= {{p_Val2_5_fu_746[27:24]}};
        rhs_58_reg_7684 <= {{p_Val2_6_fu_750[27:24]}};
        rhs_59_reg_7694 <= {{p_Val2_7_fu_754[27:24]}};
        rhs_5_reg_7154 <= rhs_5_fu_1434_p1;
        rhs_61_reg_7714 <= {{p_Val2_9_fu_762[27:24]}};
        rhs_63_reg_7734 <= {{p_Val2_s_fu_734[31:28]}};
        rhs_64_reg_7744 <= {{p_Val2_3_fu_738[31:28]}};
        rhs_66_reg_7764 <= {{p_Val2_5_fu_746[31:28]}};
        rhs_67_reg_7774 <= {{p_Val2_6_fu_750[31:28]}};
        rhs_68_reg_7784 <= {{p_Val2_7_fu_754[31:28]}};
        rhs_70_reg_7804 <= {{p_Val2_9_fu_762[31:28]}};
        rhs_72_reg_7824 <= {{p_Val2_s_fu_734[35:32]}};
        rhs_73_reg_7834 <= {{p_Val2_3_fu_738[35:32]}};
        rhs_75_reg_7854 <= {{p_Val2_5_fu_746[35:32]}};
        rhs_76_reg_7864 <= {{p_Val2_6_fu_750[35:32]}};
        rhs_77_reg_7874 <= {{p_Val2_7_fu_754[35:32]}};
        rhs_79_reg_7894 <= {{p_Val2_9_fu_762[35:32]}};
        rhs_7_reg_7174 <= rhs_7_fu_1470_p1;
        rhs_81_reg_7914 <= {{p_Val2_s_fu_734[39:36]}};
        rhs_82_reg_7924 <= {{p_Val2_3_fu_738[39:36]}};
        rhs_84_reg_7944 <= {{p_Val2_5_fu_746[39:36]}};
        rhs_85_reg_7954 <= {{p_Val2_6_fu_750[39:36]}};
        rhs_86_reg_7964 <= {{p_Val2_7_fu_754[39:36]}};
        rhs_88_reg_7984 <= {{p_Val2_9_fu_762[39:36]}};
        rhs_90_reg_8004 <= {{p_Val2_s_fu_734[43:40]}};
        rhs_91_reg_8014 <= {{p_Val2_3_fu_738[43:40]}};
        rhs_93_reg_8034 <= {{p_Val2_5_fu_746[43:40]}};
        rhs_94_reg_8044 <= {{p_Val2_6_fu_750[43:40]}};
        rhs_95_reg_8054 <= {{p_Val2_7_fu_754[43:40]}};
        rhs_97_reg_8074 <= {{p_Val2_9_fu_762[43:40]}};
        rhs_99_reg_8094 <= {{p_Val2_s_fu_734[47:44]}};
        rhs_9_reg_7194 <= {{p_Val2_s_fu_734[7:4]}};
        rhs_reg_7104 <= rhs_fu_1356_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln691_102_reg_9569 <= grp_fu_6250_p3;
        add_ln691_110_reg_9584 <= grp_fu_6274_p3;
        add_ln691_118_reg_9599 <= grp_fu_6298_p3;
        add_ln691_126_reg_9614 <= grp_fu_6322_p3;
        add_ln691_134_reg_9629 <= grp_fu_6346_p3;
        add_ln691_142_reg_9644 <= grp_fu_6370_p3;
        add_ln691_150_reg_9659 <= grp_fu_6394_p3;
        add_ln691_158_reg_9674 <= grp_fu_6418_p3;
        add_ln691_166_reg_9689 <= grp_fu_6442_p3;
        add_ln691_174_reg_9704 <= grp_fu_6466_p3;
        add_ln691_182_reg_9719 <= grp_fu_6490_p3;
        add_ln691_190_reg_9734 <= grp_fu_6514_p3;
        add_ln691_70_reg_9509 <= grp_fu_6154_p3;
        add_ln691_78_reg_9524 <= grp_fu_6178_p3;
        add_ln691_86_reg_9539 <= grp_fu_6202_p3;
        add_ln691_94_reg_9554 <= grp_fu_6226_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln691_102_reg_9569_pp0_iter6_reg <= add_ln691_102_reg_9569;
        add_ln691_102_reg_9569_pp0_iter7_reg <= add_ln691_102_reg_9569_pp0_iter6_reg;
        add_ln691_110_reg_9584_pp0_iter6_reg <= add_ln691_110_reg_9584;
        add_ln691_110_reg_9584_pp0_iter7_reg <= add_ln691_110_reg_9584_pp0_iter6_reg;
        add_ln691_118_reg_9599_pp0_iter6_reg <= add_ln691_118_reg_9599;
        add_ln691_118_reg_9599_pp0_iter7_reg <= add_ln691_118_reg_9599_pp0_iter6_reg;
        add_ln691_126_reg_9614_pp0_iter6_reg <= add_ln691_126_reg_9614;
        add_ln691_126_reg_9614_pp0_iter7_reg <= add_ln691_126_reg_9614_pp0_iter6_reg;
        add_ln691_134_reg_9629_pp0_iter6_reg <= add_ln691_134_reg_9629;
        add_ln691_134_reg_9629_pp0_iter7_reg <= add_ln691_134_reg_9629_pp0_iter6_reg;
        add_ln691_142_reg_9644_pp0_iter6_reg <= add_ln691_142_reg_9644;
        add_ln691_142_reg_9644_pp0_iter7_reg <= add_ln691_142_reg_9644_pp0_iter6_reg;
        add_ln691_150_reg_9659_pp0_iter6_reg <= add_ln691_150_reg_9659;
        add_ln691_150_reg_9659_pp0_iter7_reg <= add_ln691_150_reg_9659_pp0_iter6_reg;
        add_ln691_158_reg_9674_pp0_iter6_reg <= add_ln691_158_reg_9674;
        add_ln691_158_reg_9674_pp0_iter7_reg <= add_ln691_158_reg_9674_pp0_iter6_reg;
        add_ln691_166_reg_9689_pp0_iter6_reg <= add_ln691_166_reg_9689;
        add_ln691_166_reg_9689_pp0_iter7_reg <= add_ln691_166_reg_9689_pp0_iter6_reg;
        add_ln691_174_reg_9704_pp0_iter6_reg <= add_ln691_174_reg_9704;
        add_ln691_174_reg_9704_pp0_iter7_reg <= add_ln691_174_reg_9704_pp0_iter6_reg;
        add_ln691_182_reg_9719_pp0_iter6_reg <= add_ln691_182_reg_9719;
        add_ln691_182_reg_9719_pp0_iter7_reg <= add_ln691_182_reg_9719_pp0_iter6_reg;
        add_ln691_190_reg_9734_pp0_iter6_reg <= add_ln691_190_reg_9734;
        add_ln691_190_reg_9734_pp0_iter7_reg <= add_ln691_190_reg_9734_pp0_iter6_reg;
        add_ln691_70_reg_9509_pp0_iter6_reg <= add_ln691_70_reg_9509;
        add_ln691_70_reg_9509_pp0_iter7_reg <= add_ln691_70_reg_9509_pp0_iter6_reg;
        add_ln691_78_reg_9524_pp0_iter6_reg <= add_ln691_78_reg_9524;
        add_ln691_78_reg_9524_pp0_iter7_reg <= add_ln691_78_reg_9524_pp0_iter6_reg;
        add_ln691_86_reg_9539_pp0_iter6_reg <= add_ln691_86_reg_9539;
        add_ln691_86_reg_9539_pp0_iter7_reg <= add_ln691_86_reg_9539_pp0_iter6_reg;
        add_ln691_94_reg_9554_pp0_iter6_reg <= add_ln691_94_reg_9554;
        add_ln691_94_reg_9554_pp0_iter7_reg <= add_ln691_94_reg_9554_pp0_iter6_reg;
        lhs_V_102_reg_8119_pp0_iter3_reg <= lhs_V_102_reg_8119;
        lhs_V_111_reg_8209_pp0_iter3_reg <= lhs_V_111_reg_8209;
        lhs_V_120_reg_8299_pp0_iter3_reg <= lhs_V_120_reg_8299;
        lhs_V_129_reg_8389_pp0_iter3_reg <= lhs_V_129_reg_8389;
        lhs_V_12_reg_7219_pp0_iter3_reg <= lhs_V_12_reg_7219;
        lhs_V_138_reg_8479_pp0_iter3_reg <= lhs_V_138_reg_8479;
        lhs_V_21_reg_7309_pp0_iter3_reg <= lhs_V_21_reg_7309;
        lhs_V_30_reg_7399_pp0_iter3_reg <= lhs_V_30_reg_7399;
        lhs_V_39_reg_7489_pp0_iter3_reg <= lhs_V_39_reg_7489;
        lhs_V_3_reg_7129_pp0_iter3_reg <= lhs_V_3_reg_7129;
        lhs_V_48_reg_7579_pp0_iter3_reg <= lhs_V_48_reg_7579;
        lhs_V_57_reg_7669_pp0_iter3_reg <= lhs_V_57_reg_7669;
        lhs_V_66_reg_7759_pp0_iter3_reg <= lhs_V_66_reg_7759;
        lhs_V_75_reg_7849_pp0_iter3_reg <= lhs_V_75_reg_7849;
        lhs_V_84_reg_7939_pp0_iter3_reg <= lhs_V_84_reg_7939;
        lhs_V_93_reg_8029_pp0_iter3_reg <= lhs_V_93_reg_8029;
        lhs_V_reg_7099 <= lhs_V_fu_1325_p1;
        rhs_102_reg_8124_pp0_iter3_reg <= rhs_102_reg_8124;
        rhs_111_reg_8214_pp0_iter3_reg <= rhs_111_reg_8214;
        rhs_120_reg_8304_pp0_iter3_reg <= rhs_120_reg_8304;
        rhs_129_reg_8394_pp0_iter3_reg <= rhs_129_reg_8394;
        rhs_12_reg_7224_pp0_iter3_reg <= rhs_12_reg_7224;
        rhs_138_reg_8484_pp0_iter3_reg <= rhs_138_reg_8484;
        rhs_21_reg_7314_pp0_iter3_reg <= rhs_21_reg_7314;
        rhs_30_reg_7404_pp0_iter3_reg <= rhs_30_reg_7404;
        rhs_39_reg_7494_pp0_iter3_reg <= rhs_39_reg_7494;
        rhs_3_reg_7134_pp0_iter3_reg <= rhs_3_reg_7134;
        rhs_48_reg_7584_pp0_iter3_reg <= rhs_48_reg_7584;
        rhs_57_reg_7674_pp0_iter3_reg <= rhs_57_reg_7674;
        rhs_66_reg_7764_pp0_iter3_reg <= rhs_66_reg_7764;
        rhs_75_reg_7854_pp0_iter3_reg <= rhs_75_reg_7854;
        rhs_84_reg_7944_pp0_iter3_reg <= rhs_84_reg_7944;
        rhs_93_reg_8034_pp0_iter3_reg <= rhs_93_reg_8034;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        bound4_reg_7039 <= grp_fu_1063_p2;
        icmp_ln211_reg_7044 <= icmp_ln211_fu_1069_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        bound_reg_7023 <= grp_fu_6132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        col_V_mid2_reg_7072 <= col_V_mid2_fu_1134_p3;
        select_ln211_reg_7077 <= select_ln211_fu_1153_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln210_fu_1080_p2 == 1'd0))) begin
        icmp_ln211_1_reg_7057 <= icmp_ln211_1_fu_1085_p2;
        select_ln210_1_reg_7065 <= select_ln210_1_fu_1095_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lhs_V_108_reg_8179 <= {{in_layer_dout[103:96]}};
        lhs_V_117_reg_8269 <= {{in_layer_dout[111:104]}};
        lhs_V_126_reg_8359 <= {{in_layer_dout[119:112]}};
        lhs_V_135_reg_8449 <= {{in_layer_dout[127:120]}};
        lhs_V_18_reg_7279 <= {{in_layer_dout[23:16]}};
        lhs_V_27_reg_7369 <= {{in_layer_dout[31:24]}};
        lhs_V_36_reg_7459 <= {{in_layer_dout[39:32]}};
        lhs_V_45_reg_7549 <= {{in_layer_dout[47:40]}};
        lhs_V_54_reg_7639 <= {{in_layer_dout[55:48]}};
        lhs_V_63_reg_7729 <= {{in_layer_dout[63:56]}};
        lhs_V_72_reg_7819 <= {{in_layer_dout[71:64]}};
        lhs_V_81_reg_7909 <= {{in_layer_dout[79:72]}};
        lhs_V_90_reg_7999 <= {{in_layer_dout[87:80]}};
        lhs_V_99_reg_8089 <= {{in_layer_dout[95:88]}};
        lhs_V_9_reg_7189 <= {{in_layer_dout[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        p_Val2_10_fu_766 <= {{k3s_dout[575:512]}};
        p_Val2_3_fu_738 <= {{k3s_dout[127:64]}};
        p_Val2_4_fu_742 <= {{k3s_dout[191:128]}};
        p_Val2_5_fu_746 <= {{k3s_dout[255:192]}};
        p_Val2_6_fu_750 <= {{k3s_dout[319:256]}};
        p_Val2_7_fu_754 <= {{k3s_dout[383:320]}};
        p_Val2_8_fu_758 <= {{k3s_dout[447:384]}};
        p_Val2_9_fu_762 <= {{k3s_dout[511:448]}};
        p_Val2_s_fu_734 <= w_vec_data_V_0_fu_1196_p1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        D_V_loc_blk_n = D_V_loc_empty_n;
    end else begin
        D_V_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        D_V_loc_read = 1'b1;
    end else begin
        D_V_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        OC_V_loc_blk_n = OC_V_loc_empty_n;
    end else begin
        OC_V_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        OC_V_loc_out_blk_n = OC_V_loc_out_full_n;
    end else begin
        OC_V_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        OC_V_loc_out_write = 1'b1;
    end else begin
        OC_V_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        OC_V_loc_read = 1'b1;
    end else begin
        OC_V_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        STRIDE_2_blk_n = STRIDE_2_empty_n;
    end else begin
        STRIDE_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        STRIDE_2_read = 1'b1;
    end else begin
        STRIDE_2_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_predicate_tran12to22_state12 == 1'b1)) begin
        ap_condition_pp0_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln210_fu_1080_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln210_fu_1080_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        batch_blk_n = batch_empty_n;
    end else begin
        batch_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        batch_read = 1'b1;
    end else begin
        batch_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state4) | (~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1)))) begin
        grp_fu_6132_ce = 1'b1;
    end else begin
        grp_fu_6132_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6138_ce = 1'b1;
    end else begin
        grp_fu_6138_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6146_ce = 1'b1;
    end else begin
        grp_fu_6146_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6154_ce = 1'b1;
    end else begin
        grp_fu_6154_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6162_ce = 1'b1;
    end else begin
        grp_fu_6162_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6170_ce = 1'b1;
    end else begin
        grp_fu_6170_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6178_ce = 1'b1;
    end else begin
        grp_fu_6178_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6186_ce = 1'b1;
    end else begin
        grp_fu_6186_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6194_ce = 1'b1;
    end else begin
        grp_fu_6194_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6202_ce = 1'b1;
    end else begin
        grp_fu_6202_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6210_ce = 1'b1;
    end else begin
        grp_fu_6210_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6218_ce = 1'b1;
    end else begin
        grp_fu_6218_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6226_ce = 1'b1;
    end else begin
        grp_fu_6226_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6234_ce = 1'b1;
    end else begin
        grp_fu_6234_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6242_ce = 1'b1;
    end else begin
        grp_fu_6242_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6250_ce = 1'b1;
    end else begin
        grp_fu_6250_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6258_ce = 1'b1;
    end else begin
        grp_fu_6258_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6266_ce = 1'b1;
    end else begin
        grp_fu_6266_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6274_ce = 1'b1;
    end else begin
        grp_fu_6274_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6282_ce = 1'b1;
    end else begin
        grp_fu_6282_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6290_ce = 1'b1;
    end else begin
        grp_fu_6290_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6298_ce = 1'b1;
    end else begin
        grp_fu_6298_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6306_ce = 1'b1;
    end else begin
        grp_fu_6306_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6314_ce = 1'b1;
    end else begin
        grp_fu_6314_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6322_ce = 1'b1;
    end else begin
        grp_fu_6322_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6330_ce = 1'b1;
    end else begin
        grp_fu_6330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6338_ce = 1'b1;
    end else begin
        grp_fu_6338_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6346_ce = 1'b1;
    end else begin
        grp_fu_6346_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6354_ce = 1'b1;
    end else begin
        grp_fu_6354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6362_ce = 1'b1;
    end else begin
        grp_fu_6362_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6370_ce = 1'b1;
    end else begin
        grp_fu_6370_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6378_ce = 1'b1;
    end else begin
        grp_fu_6378_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6386_ce = 1'b1;
    end else begin
        grp_fu_6386_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6394_ce = 1'b1;
    end else begin
        grp_fu_6394_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6402_ce = 1'b1;
    end else begin
        grp_fu_6402_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6410_ce = 1'b1;
    end else begin
        grp_fu_6410_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6418_ce = 1'b1;
    end else begin
        grp_fu_6418_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6426_ce = 1'b1;
    end else begin
        grp_fu_6426_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6434_ce = 1'b1;
    end else begin
        grp_fu_6434_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6442_ce = 1'b1;
    end else begin
        grp_fu_6442_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6450_ce = 1'b1;
    end else begin
        grp_fu_6450_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6458_ce = 1'b1;
    end else begin
        grp_fu_6458_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6466_ce = 1'b1;
    end else begin
        grp_fu_6466_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6474_ce = 1'b1;
    end else begin
        grp_fu_6474_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6482_ce = 1'b1;
    end else begin
        grp_fu_6482_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6490_ce = 1'b1;
    end else begin
        grp_fu_6490_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6498_ce = 1'b1;
    end else begin
        grp_fu_6498_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6506_ce = 1'b1;
    end else begin
        grp_fu_6506_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6514_ce = 1'b1;
    end else begin
        grp_fu_6514_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6522_ce = 1'b1;
    end else begin
        grp_fu_6522_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6531_ce = 1'b1;
    end else begin
        grp_fu_6531_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6539_ce = 1'b1;
    end else begin
        grp_fu_6539_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6548_ce = 1'b1;
    end else begin
        grp_fu_6548_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6556_ce = 1'b1;
    end else begin
        grp_fu_6556_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6565_ce = 1'b1;
    end else begin
        grp_fu_6565_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6573_ce = 1'b1;
    end else begin
        grp_fu_6573_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6582_ce = 1'b1;
    end else begin
        grp_fu_6582_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6590_ce = 1'b1;
    end else begin
        grp_fu_6590_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6599_ce = 1'b1;
    end else begin
        grp_fu_6599_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6607_ce = 1'b1;
    end else begin
        grp_fu_6607_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6616_ce = 1'b1;
    end else begin
        grp_fu_6616_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6624_ce = 1'b1;
    end else begin
        grp_fu_6624_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6633_ce = 1'b1;
    end else begin
        grp_fu_6633_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6641_ce = 1'b1;
    end else begin
        grp_fu_6641_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6650_ce = 1'b1;
    end else begin
        grp_fu_6650_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6658_ce = 1'b1;
    end else begin
        grp_fu_6658_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6667_ce = 1'b1;
    end else begin
        grp_fu_6667_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6675_ce = 1'b1;
    end else begin
        grp_fu_6675_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6684_ce = 1'b1;
    end else begin
        grp_fu_6684_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6692_ce = 1'b1;
    end else begin
        grp_fu_6692_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6701_ce = 1'b1;
    end else begin
        grp_fu_6701_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6709_ce = 1'b1;
    end else begin
        grp_fu_6709_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6718_ce = 1'b1;
    end else begin
        grp_fu_6718_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6726_ce = 1'b1;
    end else begin
        grp_fu_6726_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6735_ce = 1'b1;
    end else begin
        grp_fu_6735_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6743_ce = 1'b1;
    end else begin
        grp_fu_6743_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6752_ce = 1'b1;
    end else begin
        grp_fu_6752_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6760_ce = 1'b1;
    end else begin
        grp_fu_6760_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6769_ce = 1'b1;
    end else begin
        grp_fu_6769_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6777_ce = 1'b1;
    end else begin
        grp_fu_6777_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6786_ce = 1'b1;
    end else begin
        grp_fu_6786_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6794_ce = 1'b1;
    end else begin
        grp_fu_6794_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6803_ce = 1'b1;
    end else begin
        grp_fu_6803_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6812_ce = 1'b1;
    end else begin
        grp_fu_6812_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6821_ce = 1'b1;
    end else begin
        grp_fu_6821_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6830_ce = 1'b1;
    end else begin
        grp_fu_6830_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6839_ce = 1'b1;
    end else begin
        grp_fu_6839_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6848_ce = 1'b1;
    end else begin
        grp_fu_6848_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6857_ce = 1'b1;
    end else begin
        grp_fu_6857_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6866_ce = 1'b1;
    end else begin
        grp_fu_6866_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6875_ce = 1'b1;
    end else begin
        grp_fu_6875_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6884_ce = 1'b1;
    end else begin
        grp_fu_6884_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6893_ce = 1'b1;
    end else begin
        grp_fu_6893_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6902_ce = 1'b1;
    end else begin
        grp_fu_6902_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6911_ce = 1'b1;
    end else begin
        grp_fu_6911_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6920_ce = 1'b1;
    end else begin
        grp_fu_6920_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_6929_ce = 1'b1;
    end else begin
        grp_fu_6929_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_layer_blk_n = in_layer_empty_n;
    end else begin
        in_layer_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        in_layer_read = 1'b1;
    end else begin
        in_layer_read = 1'b0;
    end
end

always @ (*) begin
    if (((skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        k3s_blk_n = k3s_empty_n;
    end else begin
        k3s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        k3s_read = 1'b1;
    end else begin
        k3s_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0)) | ((skip3_1_reg_7002 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        s_conv3_blk_n = s_conv3_full_n;
    end else begin
        s_conv3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_01001)) begin
        if (((ap_enable_reg_pp0_iter9 == 1'b1) & (skip3_1_reg_7002 == 1'd0))) begin
            s_conv3_din = or_ln174_s_fu_6101_p5;
        end else if (((skip3_1_reg_7002 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            s_conv3_din = zext_ln174_fu_4532_p1;
        end else begin
            s_conv3_din = 'bx;
        end
    end else begin
        s_conv3_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (skip3_1_reg_7002 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((skip3_1_reg_7002 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1)))) begin
        s_conv3_write = 1'b1;
    end else begin
        s_conv3_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        skip3_blk_n = skip3_empty_n;
    end else begin
        skip3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        skip3_out_blk_n = skip3_out_full_n;
    end else begin
        skip3_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        skip3_out_write = 1'b1;
    end else begin
        skip3_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        skip3_read = 1'b1;
    end else begin
        skip3_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (icmp_ln210_fu_1080_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'd0 == and_ln214_fu_1170_p2) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_tran12to22_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b0)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_tran12to22_state12 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OC_V_loc_out_din = OC_V_loc_dout;

assign add_ln210_fu_1074_p2 = (indvar_flatten31_reg_835 + 64'd1);

assign add_ln211_fu_6119_p2 = (indvar_flatten_reg_846 + 32'd1);

assign add_ln691_101_fu_5628_p2 = ($signed(sext_ln691_80_fu_5625_p1) + $signed(grp_fu_6830_p3));

assign add_ln691_109_fu_5636_p2 = ($signed(sext_ln691_83_fu_5633_p1) + $signed(grp_fu_6839_p3));

assign add_ln691_117_fu_5644_p2 = ($signed(sext_ln691_86_fu_5641_p1) + $signed(grp_fu_6848_p3));

assign add_ln691_125_fu_5652_p2 = ($signed(sext_ln691_89_fu_5649_p1) + $signed(grp_fu_6857_p3));

assign add_ln691_133_fu_5660_p2 = ($signed(sext_ln691_92_fu_5657_p1) + $signed(grp_fu_6866_p3));

assign add_ln691_141_fu_5668_p2 = ($signed(sext_ln691_95_fu_5665_p1) + $signed(grp_fu_6875_p3));

assign add_ln691_149_fu_5676_p2 = ($signed(sext_ln691_98_fu_5673_p1) + $signed(grp_fu_6884_p3));

assign add_ln691_157_fu_5684_p2 = ($signed(sext_ln691_101_fu_5681_p1) + $signed(grp_fu_6893_p3));

assign add_ln691_165_fu_5692_p2 = ($signed(sext_ln691_104_fu_5689_p1) + $signed(grp_fu_6902_p3));

assign add_ln691_173_fu_5700_p2 = ($signed(sext_ln691_107_fu_5697_p1) + $signed(grp_fu_6911_p3));

assign add_ln691_181_fu_5708_p2 = ($signed(sext_ln691_110_fu_5705_p1) + $signed(grp_fu_6920_p3));

assign add_ln691_189_fu_5716_p2 = ($signed(sext_ln691_113_fu_5713_p1) + $signed(grp_fu_6929_p3));

assign add_ln691_64_fu_1181_p2 = (cpa_V_reg_882 + 7'd1);

assign add_ln691_69_fu_5596_p2 = ($signed(sext_ln691_48_fu_5593_p1) + $signed(grp_fu_6794_p3));

assign add_ln691_77_fu_5604_p2 = ($signed(sext_ln691_57_fu_5601_p1) + $signed(grp_fu_6803_p3));

assign add_ln691_85_fu_5612_p2 = ($signed(sext_ln691_66_fu_5609_p1) + $signed(grp_fu_6812_p3));

assign add_ln691_93_fu_5620_p2 = ($signed(sext_ln691_75_fu_5617_p1) + $signed(grp_fu_6821_p3));

assign and_ln210_fu_1118_p2 = (xor_ln210_fu_1109_p2 & empty_184_fu_1114_p1);

assign and_ln214_fu_1170_p2 = (or_ln214_fu_1164_p2 & STRIDE_2_1_reg_6997);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((skip3_1_reg_7002 == 1'd0) & (k3s_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (skip3_1_reg_7002 == 1'd0) & (s_conv3_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((in_layer_empty_n == 1'b0) | ((skip3_1_reg_7002 == 1'd1) & (s_conv3_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((skip3_1_reg_7002 == 1'd0) & (k3s_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (skip3_1_reg_7002 == 1'd0) & (s_conv3_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((in_layer_empty_n == 1'b0) | ((skip3_1_reg_7002 == 1'd1) & (s_conv3_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((skip3_1_reg_7002 == 1'd0) & (k3s_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_enable_reg_pp0_iter9 == 1'b1) & (skip3_1_reg_7002 == 1'd0) & (s_conv3_full_n == 1'b0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((in_layer_empty_n == 1'b0) | ((skip3_1_reg_7002 == 1'd1) & (s_conv3_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1 = ((skip3_out_full_n == 1'b0) | (skip3_empty_n == 1'b0) | (batch_empty_n == 1'b0) | (1'b0 == OC_V_loc_out_full_n) | (1'b0 == STRIDE_2_empty_n) | (1'b0 == OC_V_loc_empty_n) | (1'b0 == D_V_loc_empty_n) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state12_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp0_stage0_iter1 = ((skip3_1_reg_7002 == 1'd0) & (k3s_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state14_pp0_stage0_iter2 = ((in_layer_empty_n == 1'b0) | ((skip3_1_reg_7002 == 1'd1) & (s_conv3_full_n == 1'b0)));
end

assign ap_block_state15_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state21_pp0_stage0_iter9 = ((skip3_1_reg_7002 == 1'd0) & (s_conv3_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_tran12to22_state12 = ((icmp_ln882_fu_1191_p2 == 1'd0) | (icmp_ln878_fu_1175_p2 == 1'd1));
end

assign cast_fu_1053_p1 = D_V_loc_dout;

assign col_V_1_fu_6114_p2 = (col_V_mid2_reg_7072 + 16'd1);

assign col_V_mid2_fu_1134_p3 = ((empty_185_fu_1130_p2[0:0] == 1'b1) ? 16'd0 : col_V_reg_870);

assign conv_i474295_i_i_mid2_fu_1146_p3 = ((select_ln210_1_reg_7065[0:0] == 1'b1) ? empty_186_fu_1142_p1 : and_ln210_fu_1118_p2);

assign empty_184_fu_1114_p1 = row_V_reg_858[0:0];

assign empty_185_fu_1130_p2 = (select_ln210_1_reg_7065 | icmp_ln211_1_reg_7057);

assign empty_186_fu_1142_p1 = row_V_2_fu_1124_p2[0:0];

assign grp_fu_1003_p4 = {{in_layer_dout[103:96]}};

assign grp_fu_1013_p4 = {{in_layer_dout[111:104]}};

assign grp_fu_1023_p4 = {{in_layer_dout[119:112]}};

assign grp_fu_1033_p4 = {{in_layer_dout[127:120]}};

assign grp_fu_1063_p0 = grp_fu_1063_p00;

assign grp_fu_1063_p00 = batch_1_reg_6992;

assign grp_fu_1063_p1 = grp_fu_1063_p10;

assign grp_fu_1063_p10 = bound_reg_7023;

assign grp_fu_6132_p0 = cast_fu_1053_p1;

assign grp_fu_6132_p1 = cast_fu_1053_p1;

assign grp_fu_893_p4 = {{in_layer_dout[15:8]}};

assign grp_fu_903_p4 = {{in_layer_dout[23:16]}};

assign grp_fu_913_p4 = {{in_layer_dout[31:24]}};

assign grp_fu_923_p4 = {{in_layer_dout[39:32]}};

assign grp_fu_933_p4 = {{in_layer_dout[47:40]}};

assign grp_fu_943_p4 = {{in_layer_dout[55:48]}};

assign grp_fu_953_p4 = {{in_layer_dout[63:56]}};

assign grp_fu_963_p4 = {{in_layer_dout[71:64]}};

assign grp_fu_973_p4 = {{in_layer_dout[79:72]}};

assign grp_fu_983_p4 = {{in_layer_dout[87:80]}};

assign grp_fu_993_p4 = {{in_layer_dout[95:88]}};

assign icmp_ln210_fu_1080_p2 = ((indvar_flatten31_reg_835 == bound4_reg_7039) ? 1'b1 : 1'b0);

assign icmp_ln211_1_fu_1085_p2 = ((indvar_flatten_reg_846 == bound_reg_7023) ? 1'b1 : 1'b0);

assign icmp_ln211_fu_1069_p2 = ((D_V_loc_read_reg_7006 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln212_fu_1090_p2 = ((col_V_reg_870 == D_V_loc_read_reg_7006) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1175_p2 = ((cpa_V_reg_882 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln882_fu_1191_p2 = ((zext_ln878_fu_1187_p1 < trunc_ln_reg_7012) ? 1'b1 : 1'b0);

assign lhs_V_101_fu_3466_p4 = {{in_layer_dout[351:344]}};

assign lhs_V_105_fu_3554_p4 = {{in_layer_dout[863:856]}};

assign lhs_V_107_fu_3602_p4 = {{in_layer_dout[1119:1112]}};

assign lhs_V_110_fu_3660_p4 = {{in_layer_dout[359:352]}};

assign lhs_V_114_fu_3748_p4 = {{in_layer_dout[871:864]}};

assign lhs_V_116_fu_3796_p4 = {{in_layer_dout[1127:1120]}};

assign lhs_V_119_fu_3854_p4 = {{in_layer_dout[367:360]}};

assign lhs_V_11_fu_1526_p4 = {{in_layer_dout[271:264]}};

assign lhs_V_123_fu_3942_p4 = {{in_layer_dout[879:872]}};

assign lhs_V_125_fu_3990_p4 = {{in_layer_dout[1135:1128]}};

assign lhs_V_128_fu_4048_p4 = {{in_layer_dout[375:368]}};

assign lhs_V_132_fu_4136_p4 = {{in_layer_dout[887:880]}};

assign lhs_V_134_fu_4184_p4 = {{in_layer_dout[1143:1136]}};

assign lhs_V_137_fu_4242_p4 = {{in_layer_dout[383:376]}};

assign lhs_V_141_fu_4330_p4 = {{in_layer_dout[895:888]}};

assign lhs_V_143_fu_4378_p4 = {{in_layer_dout[1151:1144]}};

assign lhs_V_15_fu_1614_p4 = {{in_layer_dout[783:776]}};

assign lhs_V_17_fu_1662_p4 = {{in_layer_dout[1039:1032]}};

assign lhs_V_20_fu_1720_p4 = {{in_layer_dout[279:272]}};

assign lhs_V_24_fu_1808_p4 = {{in_layer_dout[791:784]}};

assign lhs_V_26_fu_1856_p4 = {{in_layer_dout[1047:1040]}};

assign lhs_V_29_fu_1914_p4 = {{in_layer_dout[287:280]}};

assign lhs_V_2_fu_1374_p4 = {{in_layer_dout[263:256]}};

assign lhs_V_33_fu_2002_p4 = {{in_layer_dout[799:792]}};

assign lhs_V_35_fu_2050_p4 = {{in_layer_dout[1055:1048]}};

assign lhs_V_38_fu_2108_p4 = {{in_layer_dout[295:288]}};

assign lhs_V_42_fu_2196_p4 = {{in_layer_dout[807:800]}};

assign lhs_V_44_fu_2244_p4 = {{in_layer_dout[1063:1056]}};

assign lhs_V_47_fu_2302_p4 = {{in_layer_dout[303:296]}};

assign lhs_V_51_fu_2390_p4 = {{in_layer_dout[815:808]}};

assign lhs_V_53_fu_2438_p4 = {{in_layer_dout[1071:1064]}};

assign lhs_V_56_fu_2496_p4 = {{in_layer_dout[311:304]}};

assign lhs_V_60_fu_2584_p4 = {{in_layer_dout[823:816]}};

assign lhs_V_62_fu_2632_p4 = {{in_layer_dout[1079:1072]}};

assign lhs_V_65_fu_2690_p4 = {{in_layer_dout[319:312]}};

assign lhs_V_69_fu_2778_p4 = {{in_layer_dout[831:824]}};

assign lhs_V_6_fu_1438_p4 = {{in_layer_dout[775:768]}};

assign lhs_V_71_fu_2826_p4 = {{in_layer_dout[1087:1080]}};

assign lhs_V_74_fu_2884_p4 = {{in_layer_dout[327:320]}};

assign lhs_V_78_fu_2972_p4 = {{in_layer_dout[839:832]}};

assign lhs_V_80_fu_3020_p4 = {{in_layer_dout[1095:1088]}};

assign lhs_V_83_fu_3078_p4 = {{in_layer_dout[335:328]}};

assign lhs_V_87_fu_3166_p4 = {{in_layer_dout[847:840]}};

assign lhs_V_89_fu_3214_p4 = {{in_layer_dout[1103:1096]}};

assign lhs_V_8_fu_1474_p4 = {{in_layer_dout[1031:1024]}};

assign lhs_V_92_fu_3272_p4 = {{in_layer_dout[343:336]}};

assign lhs_V_96_fu_3360_p4 = {{in_layer_dout[855:848]}};

assign lhs_V_98_fu_3408_p4 = {{in_layer_dout[1111:1104]}};

assign lhs_V_fu_1325_p1 = in_layer_dout[7:0];

assign or_ln174_fu_5944_p2 = (tmp_s_fu_5936_p3 | sext_ln174_fu_5923_p1);

assign or_ln174_s_fu_6101_p5 = {{{{{{8'd0}, {sext_ln174_3_fu_5933_p1}}}, {8'd0}}}, {sext_ln174_14_fu_6097_p1}};

assign or_ln214_fu_1164_p2 = (trunc_ln1365_fu_1160_p1 | conv_i474295_i_i_mid2_fu_1146_p3);

assign partial_sum_V_11_fu_5787_p2 = ($signed(sext_ln691_84_fu_5784_p1) + $signed(sext_ln691_47_fu_5781_p1));

assign partial_sum_V_13_fu_5799_p2 = ($signed(sext_ln691_87_fu_5796_p1) + $signed(sext_ln691_50_fu_5793_p1));

assign partial_sum_V_15_fu_5811_p2 = ($signed(sext_ln691_90_fu_5808_p1) + $signed(sext_ln691_53_fu_5805_p1));

assign partial_sum_V_17_fu_5823_p2 = ($signed(sext_ln691_93_fu_5820_p1) + $signed(sext_ln691_56_fu_5817_p1));

assign partial_sum_V_19_fu_5835_p2 = ($signed(sext_ln691_96_fu_5832_p1) + $signed(sext_ln691_59_fu_5829_p1));

assign partial_sum_V_1_fu_5727_p2 = ($signed(sext_ln691_51_fu_5724_p1) + $signed(sext_ln691_32_fu_5721_p1));

assign partial_sum_V_21_fu_5847_p2 = ($signed(sext_ln691_99_fu_5844_p1) + $signed(sext_ln691_62_fu_5841_p1));

assign partial_sum_V_23_fu_5859_p2 = ($signed(sext_ln691_102_fu_5856_p1) + $signed(sext_ln691_65_fu_5853_p1));

assign partial_sum_V_25_fu_5871_p2 = ($signed(sext_ln691_105_fu_5868_p1) + $signed(sext_ln691_68_fu_5865_p1));

assign partial_sum_V_27_fu_5883_p2 = ($signed(sext_ln691_108_fu_5880_p1) + $signed(sext_ln691_71_fu_5877_p1));

assign partial_sum_V_29_fu_5895_p2 = ($signed(sext_ln691_111_fu_5892_p1) + $signed(sext_ln691_74_fu_5889_p1));

assign partial_sum_V_31_fu_5907_p2 = ($signed(sext_ln691_114_fu_5904_p1) + $signed(sext_ln691_77_fu_5901_p1));

assign partial_sum_V_3_fu_5739_p2 = ($signed(sext_ln691_60_fu_5736_p1) + $signed(sext_ln691_35_fu_5733_p1));

assign partial_sum_V_5_fu_5751_p2 = ($signed(sext_ln691_69_fu_5748_p1) + $signed(sext_ln691_38_fu_5745_p1));

assign partial_sum_V_7_fu_5763_p2 = ($signed(sext_ln691_78_fu_5760_p1) + $signed(sext_ln691_41_fu_5757_p1));

assign partial_sum_V_9_fu_5775_p2 = ($signed(sext_ln691_81_fu_5772_p1) + $signed(sext_ln691_44_fu_5769_p1));

assign rhs_101_fu_3476_p4 = {{p_Val2_4_fu_742[47:44]}};

assign rhs_105_fu_3564_p4 = {{p_Val2_8_fu_758[47:44]}};

assign rhs_107_fu_3612_p4 = {{p_Val2_10_fu_766[47:44]}};

assign rhs_110_fu_3670_p4 = {{p_Val2_4_fu_742[51:48]}};

assign rhs_114_fu_3758_p4 = {{p_Val2_8_fu_758[51:48]}};

assign rhs_116_fu_3806_p4 = {{p_Val2_10_fu_766[51:48]}};

assign rhs_119_fu_3864_p4 = {{p_Val2_4_fu_742[55:52]}};

assign rhs_11_fu_1536_p4 = {{p_Val2_4_fu_742[7:4]}};

assign rhs_123_fu_3952_p4 = {{p_Val2_8_fu_758[55:52]}};

assign rhs_125_fu_4000_p4 = {{p_Val2_10_fu_766[55:52]}};

assign rhs_128_fu_4058_p4 = {{p_Val2_4_fu_742[59:56]}};

assign rhs_132_fu_4146_p4 = {{p_Val2_8_fu_758[59:56]}};

assign rhs_134_fu_4194_p4 = {{p_Val2_10_fu_766[59:56]}};

assign rhs_137_fu_4252_p4 = {{p_Val2_4_fu_742[63:60]}};

assign rhs_141_fu_4340_p4 = {{p_Val2_8_fu_758[63:60]}};

assign rhs_143_fu_4388_p4 = {{p_Val2_10_fu_766[63:60]}};

assign rhs_15_fu_1624_p4 = {{p_Val2_8_fu_758[7:4]}};

assign rhs_17_fu_1672_p4 = {{p_Val2_10_fu_766[7:4]}};

assign rhs_1_fu_1370_p1 = p_Val2_3_fu_738[3:0];

assign rhs_20_fu_1730_p4 = {{p_Val2_4_fu_742[11:8]}};

assign rhs_24_fu_1818_p4 = {{p_Val2_8_fu_758[11:8]}};

assign rhs_26_fu_1866_p4 = {{p_Val2_10_fu_766[11:8]}};

assign rhs_29_fu_1924_p4 = {{p_Val2_4_fu_742[15:12]}};

assign rhs_2_fu_1384_p1 = p_Val2_4_fu_742[3:0];

assign rhs_33_fu_2012_p4 = {{p_Val2_8_fu_758[15:12]}};

assign rhs_35_fu_2060_p4 = {{p_Val2_10_fu_766[15:12]}};

assign rhs_38_fu_2118_p4 = {{p_Val2_4_fu_742[19:16]}};

assign rhs_3_fu_1406_p1 = p_Val2_5_fu_746[3:0];

assign rhs_42_fu_2206_p4 = {{p_Val2_8_fu_758[19:16]}};

assign rhs_44_fu_2254_p4 = {{p_Val2_10_fu_766[19:16]}};

assign rhs_47_fu_2312_p4 = {{p_Val2_4_fu_742[23:20]}};

assign rhs_4_fu_1420_p1 = p_Val2_6_fu_750[3:0];

assign rhs_51_fu_2400_p4 = {{p_Val2_8_fu_758[23:20]}};

assign rhs_53_fu_2448_p4 = {{p_Val2_10_fu_766[23:20]}};

assign rhs_56_fu_2506_p4 = {{p_Val2_4_fu_742[27:24]}};

assign rhs_5_fu_1434_p1 = p_Val2_7_fu_754[3:0];

assign rhs_60_fu_2594_p4 = {{p_Val2_8_fu_758[27:24]}};

assign rhs_62_fu_2642_p4 = {{p_Val2_10_fu_766[27:24]}};

assign rhs_65_fu_2700_p4 = {{p_Val2_4_fu_742[31:28]}};

assign rhs_69_fu_2788_p4 = {{p_Val2_8_fu_758[31:28]}};

assign rhs_6_fu_1448_p1 = p_Val2_8_fu_758[3:0];

assign rhs_71_fu_2836_p4 = {{p_Val2_10_fu_766[31:28]}};

assign rhs_74_fu_2894_p4 = {{p_Val2_4_fu_742[35:32]}};

assign rhs_78_fu_2982_p4 = {{p_Val2_8_fu_758[35:32]}};

assign rhs_7_fu_1470_p1 = p_Val2_9_fu_762[3:0];

assign rhs_80_fu_3030_p4 = {{p_Val2_10_fu_766[35:32]}};

assign rhs_83_fu_3088_p4 = {{p_Val2_4_fu_742[39:36]}};

assign rhs_87_fu_3176_p4 = {{p_Val2_8_fu_758[39:36]}};

assign rhs_89_fu_3224_p4 = {{p_Val2_10_fu_766[39:36]}};

assign rhs_8_fu_1484_p1 = p_Val2_10_fu_766[3:0];

assign rhs_92_fu_3282_p4 = {{p_Val2_4_fu_742[43:40]}};

assign rhs_96_fu_3370_p4 = {{p_Val2_8_fu_758[43:40]}};

assign rhs_98_fu_3418_p4 = {{p_Val2_10_fu_766[43:40]}};

assign rhs_fu_1356_p1 = p_Val2_s_fu_734[3:0];

assign row_V_2_fu_1124_p2 = (select_ln210_fu_1102_p3 + 16'd1);

assign select_ln210_1_fu_1095_p3 = ((icmp_ln211_1_fu_1085_p2[0:0] == 1'b1) ? icmp_ln211_reg_7044 : icmp_ln212_fu_1090_p2);

assign select_ln210_fu_1102_p3 = ((icmp_ln211_1_reg_7057[0:0] == 1'b1) ? 16'd0 : row_V_reg_858);

assign select_ln211_1_fu_6125_p3 = ((icmp_ln211_1_reg_7057[0:0] == 1'b1) ? 32'd1 : add_ln211_fu_6119_p2);

assign select_ln211_fu_1153_p3 = ((select_ln210_1_reg_7065[0:0] == 1'b1) ? row_V_2_fu_1124_p2 : select_ln210_fu_1102_p3);

assign sext_ln174_10_fu_6039_p1 = $signed(tmp_35_fu_6030_p4);

assign sext_ln174_11_fu_6052_p1 = $signed(tmp_36_fu_6043_p4);

assign sext_ln174_12_fu_6065_p1 = $signed(tmp_37_fu_6056_p4);

assign sext_ln174_13_fu_6078_p1 = $signed(tmp_38_fu_6069_p4);

assign sext_ln174_14_fu_6097_p1 = $signed(tmp_39_fu_6082_p7);

assign sext_ln174_1_fu_5927_p1 = $signed(partial_sum_V_5_reg_9989);

assign sext_ln174_2_fu_5930_p1 = $signed(partial_sum_V_7_reg_9994);

assign sext_ln174_3_fu_5933_p1 = $signed(partial_sum_V_31_reg_10054);

assign sext_ln174_4_fu_5961_p1 = $signed(tmp_29_fu_5950_p5);

assign sext_ln174_5_fu_5974_p1 = $signed(tmp_30_fu_5965_p4);

assign sext_ln174_6_fu_5987_p1 = $signed(tmp_31_fu_5978_p4);

assign sext_ln174_7_fu_6000_p1 = $signed(tmp_32_fu_5991_p4);

assign sext_ln174_8_fu_6013_p1 = $signed(tmp_33_fu_6004_p4);

assign sext_ln174_9_fu_6026_p1 = $signed(tmp_34_fu_6017_p4);

assign sext_ln174_fu_5923_p1 = $signed(tmp_3_fu_5916_p3);

assign sext_ln226_4_fu_5913_p1 = $signed(partial_sum_V_1_reg_9979);

assign sext_ln691_101_fu_5681_p1 = add_ln691_156_reg_9854;

assign sext_ln691_102_fu_5856_p1 = add_ln691_158_reg_9674_pp0_iter7_reg;

assign sext_ln691_104_fu_5689_p1 = add_ln691_164_reg_9864;

assign sext_ln691_105_fu_5868_p1 = add_ln691_166_reg_9689_pp0_iter7_reg;

assign sext_ln691_107_fu_5697_p1 = add_ln691_172_reg_9874;

assign sext_ln691_108_fu_5880_p1 = add_ln691_174_reg_9704_pp0_iter7_reg;

assign sext_ln691_110_fu_5705_p1 = add_ln691_180_reg_9884;

assign sext_ln691_111_fu_5892_p1 = add_ln691_182_reg_9719_pp0_iter7_reg;

assign sext_ln691_113_fu_5713_p1 = add_ln691_188_reg_9894;

assign sext_ln691_114_fu_5904_p1 = add_ln691_190_reg_9734_pp0_iter7_reg;

assign sext_ln691_32_fu_5721_p1 = $signed(add_ln691_69_reg_9899);

assign sext_ln691_35_fu_5733_p1 = $signed(add_ln691_77_reg_9904);

assign sext_ln691_38_fu_5745_p1 = $signed(add_ln691_85_reg_9909);

assign sext_ln691_41_fu_5757_p1 = $signed(add_ln691_93_reg_9914);

assign sext_ln691_44_fu_5769_p1 = $signed(add_ln691_101_reg_9919);

assign sext_ln691_47_fu_5781_p1 = $signed(add_ln691_109_reg_9924);

assign sext_ln691_48_fu_5593_p1 = add_ln691_68_reg_9744;

assign sext_ln691_50_fu_5793_p1 = $signed(add_ln691_117_reg_9929);

assign sext_ln691_51_fu_5724_p1 = add_ln691_70_reg_9509_pp0_iter7_reg;

assign sext_ln691_53_fu_5805_p1 = $signed(add_ln691_125_reg_9934);

assign sext_ln691_56_fu_5817_p1 = $signed(add_ln691_133_reg_9939);

assign sext_ln691_57_fu_5601_p1 = add_ln691_76_reg_9754;

assign sext_ln691_59_fu_5829_p1 = $signed(add_ln691_141_reg_9944);

assign sext_ln691_60_fu_5736_p1 = add_ln691_78_reg_9524_pp0_iter7_reg;

assign sext_ln691_62_fu_5841_p1 = $signed(add_ln691_149_reg_9949);

assign sext_ln691_65_fu_5853_p1 = $signed(add_ln691_157_reg_9954);

assign sext_ln691_66_fu_5609_p1 = add_ln691_84_reg_9764;

assign sext_ln691_68_fu_5865_p1 = $signed(add_ln691_165_reg_9959);

assign sext_ln691_69_fu_5748_p1 = add_ln691_86_reg_9539_pp0_iter7_reg;

assign sext_ln691_71_fu_5877_p1 = $signed(add_ln691_173_reg_9964);

assign sext_ln691_74_fu_5889_p1 = $signed(add_ln691_181_reg_9969);

assign sext_ln691_75_fu_5617_p1 = add_ln691_92_reg_9774;

assign sext_ln691_77_fu_5901_p1 = $signed(add_ln691_189_reg_9974);

assign sext_ln691_78_fu_5760_p1 = add_ln691_94_reg_9554_pp0_iter7_reg;

assign sext_ln691_80_fu_5625_p1 = add_ln691_100_reg_9784;

assign sext_ln691_81_fu_5772_p1 = add_ln691_102_reg_9569_pp0_iter7_reg;

assign sext_ln691_83_fu_5633_p1 = add_ln691_108_reg_9794;

assign sext_ln691_84_fu_5784_p1 = add_ln691_110_reg_9584_pp0_iter7_reg;

assign sext_ln691_86_fu_5641_p1 = add_ln691_116_reg_9804;

assign sext_ln691_87_fu_5796_p1 = add_ln691_118_reg_9599_pp0_iter7_reg;

assign sext_ln691_89_fu_5649_p1 = add_ln691_124_reg_9814;

assign sext_ln691_90_fu_5808_p1 = add_ln691_126_reg_9614_pp0_iter7_reg;

assign sext_ln691_92_fu_5657_p1 = add_ln691_132_reg_9824;

assign sext_ln691_93_fu_5820_p1 = add_ln691_134_reg_9629_pp0_iter7_reg;

assign sext_ln691_95_fu_5665_p1 = add_ln691_140_reg_9834;

assign sext_ln691_96_fu_5832_p1 = add_ln691_142_reg_9644_pp0_iter7_reg;

assign sext_ln691_98_fu_5673_p1 = add_ln691_148_reg_9844;

assign sext_ln691_99_fu_5844_p1 = add_ln691_150_reg_9659_pp0_iter7_reg;

assign skip3_out_din = skip3_dout;

assign tmp_29_fu_5950_p5 = {{{{partial_sum_V_9_reg_9999}, {8'd0}}, {sext_ln174_2_fu_5930_p1}}, {8'd0}};

assign tmp_2_fu_4466_p32 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{grp_fu_1033_p4}, {8'd0}}, {zext_ln358_14_fu_4462_p1}}, {8'd0}}, {zext_ln358_13_fu_4458_p1}}, {8'd0}}, {zext_ln358_12_fu_4454_p1}}, {8'd0}}, {zext_ln358_11_fu_4450_p1}}, {8'd0}}, {zext_ln358_10_fu_4446_p1}}, {8'd0}}, {zext_ln358_9_fu_4442_p1}}, {8'd0}}, {zext_ln358_8_fu_4438_p1}}, {8'd0}}, {zext_ln358_7_fu_4434_p1}}, {8'd0}}, {zext_ln358_6_fu_4430_p1}}, {8'd0}}, {zext_ln358_5_fu_4426_p1}}, {8'd0}}, {zext_ln358_4_fu_4422_p1}}, {8'd0}}, {zext_ln358_3_fu_4418_p1}}, {8'd0}}, {zext_ln358_2_fu_4414_p1}}, {8'd0}}, {zext_ln358_1_fu_4410_p1}}, {8'd0}}, {zext_ln358_fu_4406_p1}};

assign tmp_30_fu_5965_p4 = {{{partial_sum_V_11_reg_10004}, {8'd0}}, {sext_ln174_4_fu_5961_p1}};

assign tmp_31_fu_5978_p4 = {{{partial_sum_V_13_reg_10009}, {8'd0}}, {sext_ln174_5_fu_5974_p1}};

assign tmp_32_fu_5991_p4 = {{{partial_sum_V_15_reg_10014}, {8'd0}}, {sext_ln174_6_fu_5987_p1}};

assign tmp_33_fu_6004_p4 = {{{partial_sum_V_17_reg_10019}, {8'd0}}, {sext_ln174_7_fu_6000_p1}};

assign tmp_34_fu_6017_p4 = {{{partial_sum_V_19_reg_10024}, {8'd0}}, {sext_ln174_8_fu_6013_p1}};

assign tmp_35_fu_6030_p4 = {{{partial_sum_V_21_reg_10029}, {8'd0}}, {sext_ln174_9_fu_6026_p1}};

assign tmp_36_fu_6043_p4 = {{{partial_sum_V_23_reg_10034}, {8'd0}}, {sext_ln174_10_fu_6039_p1}};

assign tmp_37_fu_6056_p4 = {{{partial_sum_V_25_reg_10039}, {8'd0}}, {sext_ln174_11_fu_6052_p1}};

assign tmp_38_fu_6069_p4 = {{{partial_sum_V_27_reg_10044}, {8'd0}}, {sext_ln174_12_fu_6065_p1}};

assign tmp_39_fu_6082_p7 = {{{{{{partial_sum_V_29_reg_10049}, {8'd0}}, {sext_ln174_13_fu_6078_p1}}, {sext_ln174_1_fu_5927_p1}}, {8'd0}}, {or_ln174_fu_5944_p2}};

assign tmp_3_fu_5916_p3 = {{partial_sum_V_3_reg_9984}, {32'd0}};

assign tmp_s_fu_5936_p3 = {{32'd0}, {sext_ln226_4_fu_5913_p1}};

assign trunc_ln1365_fu_1160_p1 = col_V_mid2_fu_1134_p3[0:0];

assign w_vec_data_V_0_fu_1196_p1 = k3s_dout[63:0];

assign xor_ln210_fu_1109_p2 = (icmp_ln211_1_reg_7057 ^ 1'd1);

assign zext_ln174_fu_4532_p1 = tmp_2_fu_4466_p32;

assign zext_ln358_10_fu_4446_p1 = grp_fu_983_p4;

assign zext_ln358_11_fu_4450_p1 = grp_fu_993_p4;

assign zext_ln358_12_fu_4454_p1 = grp_fu_1003_p4;

assign zext_ln358_13_fu_4458_p1 = grp_fu_1013_p4;

assign zext_ln358_14_fu_4462_p1 = grp_fu_1023_p4;

assign zext_ln358_1_fu_4410_p1 = grp_fu_893_p4;

assign zext_ln358_2_fu_4414_p1 = grp_fu_903_p4;

assign zext_ln358_3_fu_4418_p1 = grp_fu_913_p4;

assign zext_ln358_4_fu_4422_p1 = grp_fu_923_p4;

assign zext_ln358_5_fu_4426_p1 = grp_fu_933_p4;

assign zext_ln358_6_fu_4430_p1 = grp_fu_943_p4;

assign zext_ln358_7_fu_4434_p1 = grp_fu_953_p4;

assign zext_ln358_8_fu_4438_p1 = grp_fu_963_p4;

assign zext_ln358_9_fu_4442_p1 = grp_fu_973_p4;

assign zext_ln358_fu_4406_p1 = $unsigned(lhs_V_fu_1325_p1);

assign zext_ln878_fu_1187_p1 = cpa_V_reg_882;

endmodule //top_dw_deform_M_512_1024_16_24_8_4_1_s
