# Logic_Gates
Chisel3(Scala) Logic Gates Components for RTL Design

This Features will be one Eclipse RCP Base IDE Development.

Chisel 3 wiki

https://github.com/chipsalliance/chisel3/wiki

Chisel 3 ScalaDOC

https://www.chisel-lang.org/api/latest/chisel3/index.html

[Documents]

IEEE Standard VerilogÂ® Hardware Description Language

https://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf

================================

# Builtin Operators

https://github.com/chipsalliance/chisel3/wiki/Builtin-Operators#list-of-operators

