
VCU_2025.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005948  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08005ad8  08005ad8  00006ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005b98  08005b98  00007010  2**0
                  CONTENTS
  4 .ARM          00000000  08005b98  08005b98  00007010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005b98  08005b98  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005b98  08005b98  00006b98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005b9c  08005b9c  00006b9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  20000000  08005ba0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000254c  20000010  08005bb0  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000255c  08005bb0  0000755c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015fd4  00000000  00000000  00007040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000328b  00000000  00000000  0001d014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012f0  00000000  00000000  000202a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000eb5  00000000  00000000  00021590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df21  00000000  00000000  00022445  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000170b0  00000000  00000000  00040366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0eb5  00000000  00000000  00057416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001082cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f08  00000000  00000000  00108310  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  0010d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005ac0 	.word	0x08005ac0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08005ac0 	.word	0x08005ac0

080001d0 <makeFrame>:
char msg[64];
uint32_t val;
struct CANframe temp;
struct CANframe receivedFrame;

struct CANframe makeFrame(CAN_RxHeaderTypeDef header, uint8_t data[8]) {
 80001d0:	b084      	sub	sp, #16
 80001d2:	b490      	push	{r4, r7}
 80001d4:	b086      	sub	sp, #24
 80001d6:	af00      	add	r7, sp, #0
 80001d8:	6078      	str	r0, [r7, #4]
 80001da:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80001de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	struct CANframe temp;

	temp.ID = header.StdId;
 80001e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80001e4:	60fb      	str	r3, [r7, #12]
	temp.rxData[0] = data[0];
 80001e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80001e8:	781b      	ldrb	r3, [r3, #0]
 80001ea:	743b      	strb	r3, [r7, #16]
	temp.rxData[1] = data[1];
 80001ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80001ee:	785b      	ldrb	r3, [r3, #1]
 80001f0:	747b      	strb	r3, [r7, #17]
	temp.rxData[2] = data[2];
 80001f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80001f4:	789b      	ldrb	r3, [r3, #2]
 80001f6:	74bb      	strb	r3, [r7, #18]
	temp.rxData[3] = data[3];
 80001f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80001fa:	78db      	ldrb	r3, [r3, #3]
 80001fc:	74fb      	strb	r3, [r7, #19]
	temp.rxData[4] = data[4];
 80001fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000200:	791b      	ldrb	r3, [r3, #4]
 8000202:	753b      	strb	r3, [r7, #20]
	temp.rxData[5] = data[5];
 8000204:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000206:	795b      	ldrb	r3, [r3, #5]
 8000208:	757b      	strb	r3, [r7, #21]
	temp.rxData[6] = data[6];
 800020a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800020c:	799b      	ldrb	r3, [r3, #6]
 800020e:	75bb      	strb	r3, [r7, #22]
	temp.rxData[7] = data[7];
 8000210:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000212:	79db      	ldrb	r3, [r3, #7]
 8000214:	75fb      	strb	r3, [r7, #23]

	return temp;
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	461c      	mov	r4, r3
 800021a:	f107 030c 	add.w	r3, r7, #12
 800021e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000222:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8000226:	6878      	ldr	r0, [r7, #4]
 8000228:	3718      	adds	r7, #24
 800022a:	46bd      	mov	sp, r7
 800022c:	bc90      	pop	{r4, r7}
 800022e:	b004      	add	sp, #16
 8000230:	4770      	bx	lr
	...

08000234 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000234:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000236:	b08f      	sub	sp, #60	@ 0x3c
 8000238:	af06      	add	r7, sp, #24
 800023a:	61f8      	str	r0, [r7, #28]

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK) {
 800023c:	4b18      	ldr	r3, [pc, #96]	@ (80002a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800023e:	4a19      	ldr	r2, [pc, #100]	@ (80002a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8000240:	2100      	movs	r1, #0
 8000242:	69f8      	ldr	r0, [r7, #28]
 8000244:	f000 ff21 	bl	800108a <HAL_CAN_GetRxMessage>
 8000248:	4603      	mov	r3, r0
 800024a:	2b00      	cmp	r3, #0
 800024c:	d001      	beq.n	8000252 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
		Error_Handler();
 800024e:	f000 fa63 	bl	8000718 <Error_Handler>
	}
//	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
	temp = makeFrame(RxHeader, RxData);
 8000252:	4b15      	ldr	r3, [pc, #84]	@ (80002a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8000254:	607b      	str	r3, [r7, #4]
 8000256:	f107 0608 	add.w	r6, r7, #8
 800025a:	4c12      	ldr	r4, [pc, #72]	@ (80002a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 800025c:	4b10      	ldr	r3, [pc, #64]	@ (80002a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x6c>)
 800025e:	9304      	str	r3, [sp, #16]
 8000260:	466d      	mov	r5, sp
 8000262:	f104 030c 	add.w	r3, r4, #12
 8000266:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000268:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800026c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8000270:	4630      	mov	r0, r6
 8000272:	f7ff ffad 	bl	80001d0 <makeFrame>
 8000276:	687c      	ldr	r4, [r7, #4]
 8000278:	f107 0308 	add.w	r3, r7, #8
 800027c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8000280:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	xQueueSendToBackFromISR(CANq, &temp, 1);
 8000284:	4b09      	ldr	r3, [pc, #36]	@ (80002ac <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 8000286:	6818      	ldr	r0, [r3, #0]
 8000288:	2300      	movs	r3, #0
 800028a:	2201      	movs	r2, #1
 800028c:	4906      	ldr	r1, [pc, #24]	@ (80002a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800028e:	f003 ff9b 	bl	80041c8 <xQueueGenericSendFromISR>

	datacheck = 1; // signal to your RTOS task
 8000292:	4b07      	ldr	r3, [pc, #28]	@ (80002b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 8000294:	2201      	movs	r2, #1
 8000296:	701a      	strb	r2, [r3, #0]
}
 8000298:	bf00      	nop
 800029a:	3724      	adds	r7, #36	@ 0x24
 800029c:	46bd      	mov	sp, r7
 800029e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002a0:	20000048 	.word	0x20000048
 80002a4:	2000002c 	.word	0x2000002c
 80002a8:	20000050 	.word	0x20000050
 80002ac:	20000378 	.word	0x20000378
 80002b0:	2000037c 	.word	0x2000037c

080002b4 <StartCanRxTask>:

void StartCanRxTask(void const *argument) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b084      	sub	sp, #16
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	6078      	str	r0, [r7, #4]
	int count;
	CANq = xQueueCreate(100, sizeof(struct CANframe));
 80002bc:	2200      	movs	r2, #0
 80002be:	210c      	movs	r1, #12
 80002c0:	2064      	movs	r0, #100	@ 0x64
 80002c2:	f003 ff23 	bl	800410c <xQueueGenericCreate>
 80002c6:	4603      	mov	r3, r0
 80002c8:	4a0e      	ldr	r2, [pc, #56]	@ (8000304 <StartCanRxTask+0x50>)
 80002ca:	6013      	str	r3, [r2, #0]
	vQueueAddToRegistry(CANq, "CAN queue");
 80002cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000304 <StartCanRxTask+0x50>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	490d      	ldr	r1, [pc, #52]	@ (8000308 <StartCanRxTask+0x54>)
 80002d2:	4618      	mov	r0, r3
 80002d4:	f004 f944 	bl	8004560 <vQueueAddToRegistry>

	while (1) {

		if (xQueueReceiveFromISR(CANq, &receivedFrame, pdMS_TO_TICKS(100)) == pdPASS) {
 80002d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000304 <StartCanRxTask+0x50>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	2264      	movs	r2, #100	@ 0x64
 80002de:	490b      	ldr	r1, [pc, #44]	@ (800030c <StartCanRxTask+0x58>)
 80002e0:	4618      	mov	r0, r3
 80002e2:	f004 f80c 	bl	80042fe <xQueueReceiveFromISR>
 80002e6:	4603      	mov	r3, r0
 80002e8:	2b01      	cmp	r3, #1
 80002ea:	d103      	bne.n	80002f4 <StartCanRxTask+0x40>

//			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
			osDelay(1000);
 80002ec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80002f0:	f003 fdda 	bl	8003ea8 <osDelay>
		}

		count = uxQueueMessagesWaiting(CANq);
 80002f4:	4b03      	ldr	r3, [pc, #12]	@ (8000304 <StartCanRxTask+0x50>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	4618      	mov	r0, r3
 80002fa:	f004 f882 	bl	8004402 <uxQueueMessagesWaiting>
 80002fe:	4603      	mov	r3, r0
 8000300:	60fb      	str	r3, [r7, #12]
		if (xQueueReceiveFromISR(CANq, &receivedFrame, pdMS_TO_TICKS(100)) == pdPASS) {
 8000302:	e7e9      	b.n	80002d8 <StartCanRxTask+0x24>
 8000304:	20000378 	.word	0x20000378
 8000308:	08005ad8 	.word	0x08005ad8
 800030c:	2000005c 	.word	0x2000005c

08000310 <StartCanTxTask>:
#include "CAN_Transmit.h"  // your own header

extern CAN_HandleTypeDef hcan;

void StartCanTxTask(void const *argument) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b08c      	sub	sp, #48	@ 0x30
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	CAN_TxHeaderTypeDef txHeader;
	uint8_t txData[8];
	uint32_t txMailbox;

	// Set up header
	txHeader.IDE = CAN_ID_STD;
 8000318:	2300      	movs	r3, #0
 800031a:	623b      	str	r3, [r7, #32]
	txHeader.StdId = 0x401;
 800031c:	f240 4301 	movw	r3, #1025	@ 0x401
 8000320:	61bb      	str	r3, [r7, #24]
	txHeader.RTR = CAN_RTR_DATA;
 8000322:	2300      	movs	r3, #0
 8000324:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.DLC = 8;
 8000326:	2308      	movs	r3, #8
 8000328:	62bb      	str	r3, [r7, #40]	@ 0x28

	while (1) {
		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);

		txData[0] = 0x0; // your payload
 800032a:	2300      	movs	r3, #0
 800032c:	743b      	strb	r3, [r7, #16]
		txData[1] = 0x0;
 800032e:	2300      	movs	r3, #0
 8000330:	747b      	strb	r3, [r7, #17]
		txData[2] = 0xB4;
 8000332:	23b4      	movs	r3, #180	@ 0xb4
 8000334:	74bb      	strb	r3, [r7, #18]
		txData[3] = 0x43;
 8000336:	2343      	movs	r3, #67	@ 0x43
 8000338:	74fb      	strb	r3, [r7, #19]
		txData[4] = 0xCD;
 800033a:	23cd      	movs	r3, #205	@ 0xcd
 800033c:	753b      	strb	r3, [r7, #20]
		txData[5] = 0xCC;
 800033e:	23cc      	movs	r3, #204	@ 0xcc
 8000340:	757b      	strb	r3, [r7, #21]
		txData[6] = 0x4C;
 8000342:	234c      	movs	r3, #76	@ 0x4c
 8000344:	75bb      	strb	r3, [r7, #22]
		txData[7] = 0x3D;
 8000346:	233d      	movs	r3, #61	@ 0x3d
 8000348:	75fb      	strb	r3, [r7, #23]

		//HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);

		if (HAL_CAN_AddTxMessage(&hcan, &txHeader, txData, &txMailbox)
 800034a:	f107 030c 	add.w	r3, r7, #12
 800034e:	f107 0210 	add.w	r2, r7, #16
 8000352:	f107 0118 	add.w	r1, r7, #24
 8000356:	4808      	ldr	r0, [pc, #32]	@ (8000378 <StartCanTxTask+0x68>)
 8000358:	f000 fdc7 	bl	8000eea <HAL_CAN_AddTxMessage>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <StartCanTxTask+0x56>
				!= HAL_OK) {
			Error_Handler();
 8000362:	f000 f9d9 	bl	8000718 <Error_Handler>
		}
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000366:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800036a:	4804      	ldr	r0, [pc, #16]	@ (800037c <StartCanTxTask+0x6c>)
 800036c:	f001 fc70 	bl	8001c50 <HAL_GPIO_TogglePin>


		osDelay(100); // send every 1 second
 8000370:	2064      	movs	r0, #100	@ 0x64
 8000372:	f003 fd99 	bl	8003ea8 <osDelay>
	while (1) {
 8000376:	e7d8      	b.n	800032a <StartCanTxTask+0x1a>
 8000378:	200002bc 	.word	0x200002bc
 800037c:	48000400 	.word	0x48000400

08000380 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000380:	b480      	push	{r7}
 8000382:	b085      	sub	sp, #20
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	60b9      	str	r1, [r7, #8]
 800038a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800038c:	68fb      	ldr	r3, [r7, #12]
 800038e:	4a07      	ldr	r2, [pc, #28]	@ (80003ac <vApplicationGetIdleTaskMemory+0x2c>)
 8000390:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000392:	68bb      	ldr	r3, [r7, #8]
 8000394:	4a06      	ldr	r2, [pc, #24]	@ (80003b0 <vApplicationGetIdleTaskMemory+0x30>)
 8000396:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	2280      	movs	r2, #128	@ 0x80
 800039c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800039e:	bf00      	nop
 80003a0:	3714      	adds	r7, #20
 80003a2:	46bd      	mov	sp, r7
 80003a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a8:	4770      	bx	lr
 80003aa:	bf00      	nop
 80003ac:	20000068 	.word	0x20000068
 80003b0:	200000bc 	.word	0x200000bc

080003b4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80003b4:	b5b0      	push	{r4, r5, r7, lr}
 80003b6:	b096      	sub	sp, #88	@ 0x58
 80003b8:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80003ba:	f000 fb57 	bl	8000a6c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80003be:	f000 f865 	bl	800048c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80003c2:	f000 f927 	bl	8000614 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80003c6:	f000 f8f5 	bl	80005b4 <MX_USART2_UART_Init>
	MX_CAN_Init();
 80003ca:	f000 f8a1 	bl	8000510 <MX_CAN_Init>
	/* USER CODE BEGIN 2 */
	HAL_CAN_Start(&hcan);
 80003ce:	4827      	ldr	r0, [pc, #156]	@ (800046c <main+0xb8>)
 80003d0:	f000 fd47 	bl	8000e62 <HAL_CAN_Start>

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 80003d4:	2102      	movs	r1, #2
 80003d6:	4825      	ldr	r0, [pc, #148]	@ (800046c <main+0xb8>)
 80003d8:	f000 ff79 	bl	80012ce <HAL_CAN_ActivateNotification>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d001      	beq.n	80003e6 <main+0x32>
			!= HAL_OK) {
		Error_Handler();
 80003e2:	f000 f999 	bl	8000718 <Error_Handler>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */

	CANq = xQueueCreate(100, sizeof(struct CANframe));
 80003e6:	2200      	movs	r2, #0
 80003e8:	210c      	movs	r1, #12
 80003ea:	2064      	movs	r0, #100	@ 0x64
 80003ec:	f003 fe8e 	bl	800410c <xQueueGenericCreate>
 80003f0:	4603      	mov	r3, r0
 80003f2:	4a1f      	ldr	r2, [pc, #124]	@ (8000470 <main+0xbc>)
 80003f4:	6013      	str	r3, [r2, #0]

	osThreadDef(parked, parked_init, osPriorityNormal, 0, 128);
 80003f6:	4b1f      	ldr	r3, [pc, #124]	@ (8000474 <main+0xc0>)
 80003f8:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80003fc:	461d      	mov	r5, r3
 80003fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000400:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000402:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000406:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	parkedHandle = osThreadCreate(osThread(parked), NULL);
 800040a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800040e:	2100      	movs	r1, #0
 8000410:	4618      	mov	r0, r3
 8000412:	f003 fcfd 	bl	8003e10 <osThreadCreate>
 8000416:	4603      	mov	r3, r0
 8000418:	4a17      	ldr	r2, [pc, #92]	@ (8000478 <main+0xc4>)
 800041a:	6013      	str	r3, [r2, #0]

	osThreadDef(canTxTask, StartCanTxTask, osPriorityHigh, 0, 128);
 800041c:	4b17      	ldr	r3, [pc, #92]	@ (800047c <main+0xc8>)
 800041e:	f107 0420 	add.w	r4, r7, #32
 8000422:	461d      	mov	r5, r3
 8000424:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000426:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000428:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800042c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	canTxTaskHandle = osThreadCreate(osThread(canTxTask), NULL);
 8000430:	f107 0320 	add.w	r3, r7, #32
 8000434:	2100      	movs	r1, #0
 8000436:	4618      	mov	r0, r3
 8000438:	f003 fcea 	bl	8003e10 <osThreadCreate>
 800043c:	4603      	mov	r3, r0
 800043e:	4a10      	ldr	r2, [pc, #64]	@ (8000480 <main+0xcc>)
 8000440:	6013      	str	r3, [r2, #0]

	osThreadDef(canRxTask, StartCanRxTask, osPriorityNormal, 0, 128);
 8000442:	4b10      	ldr	r3, [pc, #64]	@ (8000484 <main+0xd0>)
 8000444:	1d3c      	adds	r4, r7, #4
 8000446:	461d      	mov	r5, r3
 8000448:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800044a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800044c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000450:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	canRxTaskHandle = osThreadCreate(osThread(canRxTask), NULL);
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	2100      	movs	r1, #0
 8000458:	4618      	mov	r0, r3
 800045a:	f003 fcd9 	bl	8003e10 <osThreadCreate>
 800045e:	4603      	mov	r3, r0
 8000460:	4a09      	ldr	r2, [pc, #36]	@ (8000488 <main+0xd4>)
 8000462:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 8000464:	f003 fccd 	bl	8003e02 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000468:	bf00      	nop
 800046a:	e7fd      	b.n	8000468 <main+0xb4>
 800046c:	200002bc 	.word	0x200002bc
 8000470:	20000378 	.word	0x20000378
 8000474:	08005aec 	.word	0x08005aec
 8000478:	2000036c 	.word	0x2000036c
 800047c:	08005b14 	.word	0x08005b14
 8000480:	20000370 	.word	0x20000370
 8000484:	08005b3c 	.word	0x08005b3c
 8000488:	20000374 	.word	0x20000374

0800048c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800048c:	b580      	push	{r7, lr}
 800048e:	b090      	sub	sp, #64	@ 0x40
 8000490:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000492:	f107 0318 	add.w	r3, r7, #24
 8000496:	2228      	movs	r2, #40	@ 0x28
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f005 fad6 	bl	8005a4c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	2200      	movs	r2, #0
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	605a      	str	r2, [r3, #4]
 80004a8:	609a      	str	r2, [r3, #8]
 80004aa:	60da      	str	r2, [r3, #12]
 80004ac:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80004ae:	2302      	movs	r3, #2
 80004b0:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004b2:	2301      	movs	r3, #1
 80004b4:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004b6:	2310      	movs	r3, #16
 80004b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004ba:	2302      	movs	r3, #2
 80004bc:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004be:	2300      	movs	r3, #0
 80004c0:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80004c2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80004c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80004c8:	f107 0318 	add.w	r3, r7, #24
 80004cc:	4618      	mov	r0, r3
 80004ce:	f001 fbd9 	bl	8001c84 <HAL_RCC_OscConfig>
 80004d2:	4603      	mov	r3, r0
 80004d4:	2b00      	cmp	r3, #0
 80004d6:	d001      	beq.n	80004dc <SystemClock_Config+0x50>
		Error_Handler();
 80004d8:	f000 f91e 	bl	8000718 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80004dc:	230f      	movs	r3, #15
 80004de:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004e0:	2302      	movs	r3, #2
 80004e2:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004e4:	2300      	movs	r3, #0
 80004e6:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004ec:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004ee:	2300      	movs	r3, #0
 80004f0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80004f2:	1d3b      	adds	r3, r7, #4
 80004f4:	2102      	movs	r1, #2
 80004f6:	4618      	mov	r0, r3
 80004f8:	f002 fc02 	bl	8002d00 <HAL_RCC_ClockConfig>
 80004fc:	4603      	mov	r3, r0
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d001      	beq.n	8000506 <SystemClock_Config+0x7a>
		Error_Handler();
 8000502:	f000 f909 	bl	8000718 <Error_Handler>
	}
}
 8000506:	bf00      	nop
 8000508:	3740      	adds	r7, #64	@ 0x40
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
	...

08000510 <MX_CAN_Init>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 8000510:	b580      	push	{r7, lr}
 8000512:	b08a      	sub	sp, #40	@ 0x28
 8000514:	af00      	add	r7, sp, #0
	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */

	/* USER CODE END CAN_Init 1 */
	hcan.Instance = CAN;
 8000516:	4b25      	ldr	r3, [pc, #148]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000518:	4a25      	ldr	r2, [pc, #148]	@ (80005b0 <MX_CAN_Init+0xa0>)
 800051a:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 8;
 800051c:	4b23      	ldr	r3, [pc, #140]	@ (80005ac <MX_CAN_Init+0x9c>)
 800051e:	2208      	movs	r2, #8
 8000520:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 8000522:	4b22      	ldr	r3, [pc, #136]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000524:	2200      	movs	r2, #0
 8000526:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000528:	4b20      	ldr	r3, [pc, #128]	@ (80005ac <MX_CAN_Init+0x9c>)
 800052a:	2200      	movs	r2, #0
 800052c:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 800052e:	4b1f      	ldr	r3, [pc, #124]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000530:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000534:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 8000536:	4b1d      	ldr	r3, [pc, #116]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000538:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800053c:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 800053e:	4b1b      	ldr	r3, [pc, #108]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000540:	2200      	movs	r2, #0
 8000542:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 8000544:	4b19      	ldr	r3, [pc, #100]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000546:	2200      	movs	r2, #0
 8000548:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 800054a:	4b18      	ldr	r3, [pc, #96]	@ (80005ac <MX_CAN_Init+0x9c>)
 800054c:	2200      	movs	r2, #0
 800054e:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8000550:	4b16      	ldr	r3, [pc, #88]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000552:	2200      	movs	r2, #0
 8000554:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 8000556:	4b15      	ldr	r3, [pc, #84]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000558:	2200      	movs	r2, #0
 800055a:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 800055c:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <MX_CAN_Init+0x9c>)
 800055e:	2200      	movs	r2, #0
 8000560:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8000562:	4812      	ldr	r0, [pc, #72]	@ (80005ac <MX_CAN_Init+0x9c>)
 8000564:	f000 fab8 	bl	8000ad8 <HAL_CAN_Init>
 8000568:	4603      	mov	r3, r0
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <MX_CAN_Init+0x62>
		Error_Handler();
 800056e:	f000 f8d3 	bl	8000718 <Error_Handler>
	//Set a up a filter
	//Allow all messages to pass through from any ID

	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = ENABLE;
 8000572:	2301      	movs	r3, #1
 8000574:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800057a:	2300      	movs	r3, #0
 800057c:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x0000;
 800057e:	2300      	movs	r3, #0
 8000580:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0x0000;
 8000582:	2300      	movs	r3, #0
 8000584:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0x0000;
 8000586:	2300      	movs	r3, #0
 8000588:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800058e:	2300      	movs	r3, #0
 8000590:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000592:	2301      	movs	r3, #1
 8000594:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 14;
 8000596:	230e      	movs	r3, #14
 8000598:	627b      	str	r3, [r7, #36]	@ 0x24

	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 800059a:	463b      	mov	r3, r7
 800059c:	4619      	mov	r1, r3
 800059e:	4803      	ldr	r0, [pc, #12]	@ (80005ac <MX_CAN_Init+0x9c>)
 80005a0:	f000 fb95 	bl	8000cce <HAL_CAN_ConfigFilter>

	/* USER CODE END CAN_Init 2 */

}
 80005a4:	bf00      	nop
 80005a6:	3728      	adds	r7, #40	@ 0x28
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	200002bc 	.word	0x200002bc
 80005b0:	40006400 	.word	0x40006400

080005b4 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80005b8:	4b14      	ldr	r3, [pc, #80]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005ba:	4a15      	ldr	r2, [pc, #84]	@ (8000610 <MX_USART2_UART_Init+0x5c>)
 80005bc:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 57600;
 80005be:	4b13      	ldr	r3, [pc, #76]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005c0:	f44f 4261 	mov.w	r2, #57600	@ 0xe100
 80005c4:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80005c6:	4b11      	ldr	r3, [pc, #68]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005c8:	2200      	movs	r2, #0
 80005ca:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80005cc:	4b0f      	ldr	r3, [pc, #60]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005ce:	2200      	movs	r2, #0
 80005d0:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80005d2:	4b0e      	ldr	r3, [pc, #56]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005d4:	2200      	movs	r2, #0
 80005d6:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80005d8:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005da:	220c      	movs	r2, #12
 80005dc:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005de:	4b0b      	ldr	r3, [pc, #44]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005e0:	2200      	movs	r2, #0
 80005e2:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80005e4:	4b09      	ldr	r3, [pc, #36]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005ea:	4b08      	ldr	r3, [pc, #32]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005f0:	4b06      	ldr	r3, [pc, #24]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80005f6:	4805      	ldr	r0, [pc, #20]	@ (800060c <MX_USART2_UART_Init+0x58>)
 80005f8:	f003 f84c 	bl	8003694 <HAL_UART_Init>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d001      	beq.n	8000606 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8000602:	f000 f889 	bl	8000718 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000606:	bf00      	nop
 8000608:	bd80      	pop	{r7, pc}
 800060a:	bf00      	nop
 800060c:	200002e4 	.word	0x200002e4
 8000610:	40004400 	.word	0x40004400

08000614 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000614:	b580      	push	{r7, lr}
 8000616:	b08a      	sub	sp, #40	@ 0x28
 8000618:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800061a:	f107 0314 	add.w	r3, r7, #20
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]
 8000624:	609a      	str	r2, [r3, #8]
 8000626:	60da      	str	r2, [r3, #12]
 8000628:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800062a:	4b2b      	ldr	r3, [pc, #172]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 800062c:	695b      	ldr	r3, [r3, #20]
 800062e:	4a2a      	ldr	r2, [pc, #168]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000630:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000634:	6153      	str	r3, [r2, #20]
 8000636:	4b28      	ldr	r3, [pc, #160]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000638:	695b      	ldr	r3, [r3, #20]
 800063a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800063e:	613b      	str	r3, [r7, #16]
 8000640:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8000642:	4b25      	ldr	r3, [pc, #148]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000644:	695b      	ldr	r3, [r3, #20]
 8000646:	4a24      	ldr	r2, [pc, #144]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000648:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800064c:	6153      	str	r3, [r2, #20]
 800064e:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000656:	60fb      	str	r3, [r7, #12]
 8000658:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800065a:	4b1f      	ldr	r3, [pc, #124]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 800065c:	695b      	ldr	r3, [r3, #20]
 800065e:	4a1e      	ldr	r2, [pc, #120]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000660:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000664:	6153      	str	r3, [r2, #20]
 8000666:	4b1c      	ldr	r3, [pc, #112]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000668:	695b      	ldr	r3, [r3, #20]
 800066a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000672:	4b19      	ldr	r3, [pc, #100]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000674:	695b      	ldr	r3, [r3, #20]
 8000676:	4a18      	ldr	r2, [pc, #96]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000678:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800067c:	6153      	str	r3, [r2, #20]
 800067e:	4b16      	ldr	r3, [pc, #88]	@ (80006d8 <MX_GPIO_Init+0xc4>)
 8000680:	695b      	ldr	r3, [r3, #20]
 8000682:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800068a:	2200      	movs	r2, #0
 800068c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000690:	4812      	ldr	r0, [pc, #72]	@ (80006dc <MX_GPIO_Init+0xc8>)
 8000692:	f001 fac5 	bl	8001c20 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8000696:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800069c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80006a0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80006a6:	f107 0314 	add.w	r3, r7, #20
 80006aa:	4619      	mov	r1, r3
 80006ac:	480c      	ldr	r0, [pc, #48]	@ (80006e0 <MX_GPIO_Init+0xcc>)
 80006ae:	f001 f945 	bl	800193c <HAL_GPIO_Init>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin = LD2_Pin;
 80006b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006b6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2300      	movs	r3, #0
 80006c2:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f107 0314 	add.w	r3, r7, #20
 80006c8:	4619      	mov	r1, r3
 80006ca:	4804      	ldr	r0, [pc, #16]	@ (80006dc <MX_GPIO_Init+0xc8>)
 80006cc:	f001 f936 	bl	800193c <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80006d0:	bf00      	nop
 80006d2:	3728      	adds	r7, #40	@ 0x28
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	40021000 	.word	0x40021000
 80006dc:	48000400 	.word	0x48000400
 80006e0:	48000800 	.word	0x48000800

080006e4 <parked_init>:
 * @brief  Function implementing the parked thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_parked_init */
void parked_init(void const *argument) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80006ec:	2001      	movs	r0, #1
 80006ee:	f003 fbdb 	bl	8003ea8 <osDelay>
 80006f2:	e7fb      	b.n	80006ec <parked_init+0x8>

080006f4 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM1) {
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a04      	ldr	r2, [pc, #16]	@ (8000714 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d101      	bne.n	800070a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000706:	f000 f9c7 	bl	8000a98 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800070a:	bf00      	nop
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40012c00 	.word	0x40012c00

08000718 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8000718:	b480      	push	{r7}
 800071a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800071c:	b672      	cpsid	i
}
 800071e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000720:	bf00      	nop
 8000722:	e7fd      	b.n	8000720 <Error_Handler+0x8>

08000724 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <HAL_MspInit+0x4c>)
 800072c:	699b      	ldr	r3, [r3, #24]
 800072e:	4a10      	ldr	r2, [pc, #64]	@ (8000770 <HAL_MspInit+0x4c>)
 8000730:	f043 0301 	orr.w	r3, r3, #1
 8000734:	6193      	str	r3, [r2, #24]
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <HAL_MspInit+0x4c>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	f003 0301 	and.w	r3, r3, #1
 800073e:	607b      	str	r3, [r7, #4]
 8000740:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <HAL_MspInit+0x4c>)
 8000744:	69db      	ldr	r3, [r3, #28]
 8000746:	4a0a      	ldr	r2, [pc, #40]	@ (8000770 <HAL_MspInit+0x4c>)
 8000748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800074c:	61d3      	str	r3, [r2, #28]
 800074e:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <HAL_MspInit+0x4c>)
 8000750:	69db      	ldr	r3, [r3, #28]
 8000752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000756:	603b      	str	r3, [r7, #0]
 8000758:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800075a:	2200      	movs	r2, #0
 800075c:	210f      	movs	r1, #15
 800075e:	f06f 0001 	mvn.w	r0, #1
 8000762:	f001 f8c1 	bl	80018e8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000766:	bf00      	nop
 8000768:	3708      	adds	r7, #8
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40021000 	.word	0x40021000

08000774 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	@ 0x28
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077c:	f107 0314 	add.w	r3, r7, #20
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 800078c:	687b      	ldr	r3, [r7, #4]
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a25      	ldr	r2, [pc, #148]	@ (8000828 <HAL_CAN_MspInit+0xb4>)
 8000792:	4293      	cmp	r3, r2
 8000794:	d143      	bne.n	800081e <HAL_CAN_MspInit+0xaa>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000796:	4b25      	ldr	r3, [pc, #148]	@ (800082c <HAL_CAN_MspInit+0xb8>)
 8000798:	69db      	ldr	r3, [r3, #28]
 800079a:	4a24      	ldr	r2, [pc, #144]	@ (800082c <HAL_CAN_MspInit+0xb8>)
 800079c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007a0:	61d3      	str	r3, [r2, #28]
 80007a2:	4b22      	ldr	r3, [pc, #136]	@ (800082c <HAL_CAN_MspInit+0xb8>)
 80007a4:	69db      	ldr	r3, [r3, #28]
 80007a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007aa:	613b      	str	r3, [r7, #16]
 80007ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ae:	4b1f      	ldr	r3, [pc, #124]	@ (800082c <HAL_CAN_MspInit+0xb8>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	4a1e      	ldr	r2, [pc, #120]	@ (800082c <HAL_CAN_MspInit+0xb8>)
 80007b4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007b8:	6153      	str	r3, [r2, #20]
 80007ba:	4b1c      	ldr	r3, [pc, #112]	@ (800082c <HAL_CAN_MspInit+0xb8>)
 80007bc:	695b      	ldr	r3, [r3, #20]
 80007be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007c2:	60fb      	str	r3, [r7, #12]
 80007c4:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007c6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007cc:	2302      	movs	r3, #2
 80007ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80007d0:	2301      	movs	r3, #1
 80007d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d4:	2303      	movs	r3, #3
 80007d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 80007d8:	2309      	movs	r3, #9
 80007da:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007dc:	f107 0314 	add.w	r3, r7, #20
 80007e0:	4619      	mov	r1, r3
 80007e2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007e6:	f001 f8a9 	bl	800193c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007f0:	2302      	movs	r3, #2
 80007f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007f4:	2300      	movs	r3, #0
 80007f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007f8:	2303      	movs	r3, #3
 80007fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM1;
 80007fc:	2309      	movs	r3, #9
 80007fe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000800:	f107 0314 	add.w	r3, r7, #20
 8000804:	4619      	mov	r1, r3
 8000806:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800080a:	f001 f897 	bl	800193c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 5, 0);
 800080e:	2200      	movs	r2, #0
 8000810:	2105      	movs	r1, #5
 8000812:	2014      	movs	r0, #20
 8000814:	f001 f868 	bl	80018e8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 8000818:	2014      	movs	r0, #20
 800081a:	f001 f881 	bl	8001920 <HAL_NVIC_EnableIRQ>

  /* USER CODE END CAN_MspInit 1 */

  }

}
 800081e:	bf00      	nop
 8000820:	3728      	adds	r7, #40	@ 0x28
 8000822:	46bd      	mov	sp, r7
 8000824:	bd80      	pop	{r7, pc}
 8000826:	bf00      	nop
 8000828:	40006400 	.word	0x40006400
 800082c:	40021000 	.word	0x40021000

08000830 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b08a      	sub	sp, #40	@ 0x28
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000838:	f107 0314 	add.w	r3, r7, #20
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4a17      	ldr	r2, [pc, #92]	@ (80008ac <HAL_UART_MspInit+0x7c>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d128      	bne.n	80008a4 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000852:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <HAL_UART_MspInit+0x80>)
 8000854:	69db      	ldr	r3, [r3, #28]
 8000856:	4a16      	ldr	r2, [pc, #88]	@ (80008b0 <HAL_UART_MspInit+0x80>)
 8000858:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800085c:	61d3      	str	r3, [r2, #28]
 800085e:	4b14      	ldr	r3, [pc, #80]	@ (80008b0 <HAL_UART_MspInit+0x80>)
 8000860:	69db      	ldr	r3, [r3, #28]
 8000862:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000866:	613b      	str	r3, [r7, #16]
 8000868:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <HAL_UART_MspInit+0x80>)
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	4a10      	ldr	r2, [pc, #64]	@ (80008b0 <HAL_UART_MspInit+0x80>)
 8000870:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000874:	6153      	str	r3, [r2, #20]
 8000876:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <HAL_UART_MspInit+0x80>)
 8000878:	695b      	ldr	r3, [r3, #20]
 800087a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000882:	230c      	movs	r3, #12
 8000884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000886:	2302      	movs	r3, #2
 8000888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000892:	2307      	movs	r3, #7
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000896:	f107 0314 	add.w	r3, r7, #20
 800089a:	4619      	mov	r1, r3
 800089c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008a0:	f001 f84c 	bl	800193c <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80008a4:	bf00      	nop
 80008a6:	3728      	adds	r7, #40	@ 0x28
 80008a8:	46bd      	mov	sp, r7
 80008aa:	bd80      	pop	{r7, pc}
 80008ac:	40004400 	.word	0x40004400
 80008b0:	40021000 	.word	0x40021000

080008b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b08c      	sub	sp, #48	@ 0x30
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80008bc:	2300      	movs	r3, #0
 80008be:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80008c0:	2300      	movs	r3, #0
 80008c2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80008c4:	4b2e      	ldr	r3, [pc, #184]	@ (8000980 <HAL_InitTick+0xcc>)
 80008c6:	699b      	ldr	r3, [r3, #24]
 80008c8:	4a2d      	ldr	r2, [pc, #180]	@ (8000980 <HAL_InitTick+0xcc>)
 80008ca:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80008ce:	6193      	str	r3, [r2, #24]
 80008d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000980 <HAL_InitTick+0xcc>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80008d8:	60bb      	str	r3, [r7, #8]
 80008da:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80008dc:	f107 020c 	add.w	r2, r7, #12
 80008e0:	f107 0310 	add.w	r3, r7, #16
 80008e4:	4611      	mov	r1, r2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f002 fc2a 	bl	8003140 <HAL_RCC_GetClockConfig>
  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80008ec:	f002 fc06 	bl	80030fc <HAL_RCC_GetPCLK2Freq>
 80008f0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80008f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008f4:	4a23      	ldr	r2, [pc, #140]	@ (8000984 <HAL_InitTick+0xd0>)
 80008f6:	fba2 2303 	umull	r2, r3, r2, r3
 80008fa:	0c9b      	lsrs	r3, r3, #18
 80008fc:	3b01      	subs	r3, #1
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000900:	4b21      	ldr	r3, [pc, #132]	@ (8000988 <HAL_InitTick+0xd4>)
 8000902:	4a22      	ldr	r2, [pc, #136]	@ (800098c <HAL_InitTick+0xd8>)
 8000904:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000906:	4b20      	ldr	r3, [pc, #128]	@ (8000988 <HAL_InitTick+0xd4>)
 8000908:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800090c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800090e:	4a1e      	ldr	r2, [pc, #120]	@ (8000988 <HAL_InitTick+0xd4>)
 8000910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000912:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000914:	4b1c      	ldr	r3, [pc, #112]	@ (8000988 <HAL_InitTick+0xd4>)
 8000916:	2200      	movs	r2, #0
 8000918:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800091a:	4b1b      	ldr	r3, [pc, #108]	@ (8000988 <HAL_InitTick+0xd4>)
 800091c:	2200      	movs	r2, #0
 800091e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000920:	4b19      	ldr	r3, [pc, #100]	@ (8000988 <HAL_InitTick+0xd4>)
 8000922:	2200      	movs	r2, #0
 8000924:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000926:	4818      	ldr	r0, [pc, #96]	@ (8000988 <HAL_InitTick+0xd4>)
 8000928:	f002 fc3c 	bl	80031a4 <HAL_TIM_Base_Init>
 800092c:	4603      	mov	r3, r0
 800092e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000932:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000936:	2b00      	cmp	r3, #0
 8000938:	d11b      	bne.n	8000972 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800093a:	4813      	ldr	r0, [pc, #76]	@ (8000988 <HAL_InitTick+0xd4>)
 800093c:	f002 fc94 	bl	8003268 <HAL_TIM_Base_Start_IT>
 8000940:	4603      	mov	r3, r0
 8000942:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000946:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800094a:	2b00      	cmp	r3, #0
 800094c:	d111      	bne.n	8000972 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800094e:	2019      	movs	r0, #25
 8000950:	f000 ffe6 	bl	8001920 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	2b0f      	cmp	r3, #15
 8000958:	d808      	bhi.n	800096c <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 800095a:	2200      	movs	r2, #0
 800095c:	6879      	ldr	r1, [r7, #4]
 800095e:	2019      	movs	r0, #25
 8000960:	f000 ffc2 	bl	80018e8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000964:	4a0a      	ldr	r2, [pc, #40]	@ (8000990 <HAL_InitTick+0xdc>)
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	6013      	str	r3, [r2, #0]
 800096a:	e002      	b.n	8000972 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 800096c:	2301      	movs	r3, #1
 800096e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000972:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000976:	4618      	mov	r0, r3
 8000978:	3730      	adds	r7, #48	@ 0x30
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40021000 	.word	0x40021000
 8000984:	431bde83 	.word	0x431bde83
 8000988:	20000380 	.word	0x20000380
 800098c:	40012c00 	.word	0x40012c00
 8000990:	20000004 	.word	0x20000004

08000994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <NMI_Handler+0x4>

0800099c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a0:	bf00      	nop
 80009a2:	e7fd      	b.n	80009a0 <HardFault_Handler+0x4>

080009a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009a8:	bf00      	nop
 80009aa:	e7fd      	b.n	80009a8 <MemManage_Handler+0x4>

080009ac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ac:	b480      	push	{r7}
 80009ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009b0:	bf00      	nop
 80009b2:	e7fd      	b.n	80009b0 <BusFault_Handler+0x4>

080009b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <UsageFault_Handler+0x4>

080009bc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009c0:	bf00      	nop
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
	...

080009cc <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles CAN RX0 and USB low priority interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80009d0:	4802      	ldr	r0, [pc, #8]	@ (80009dc <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80009d2:	f000 fca2 	bl	800131a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	200002bc 	.word	0x200002bc

080009e0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update and TIM16 interrupts.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80009e4:	4802      	ldr	r0, [pc, #8]	@ (80009f0 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80009e6:	f002 fc93 	bl	8003310 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80009ea:	bf00      	nop
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	bf00      	nop
 80009f0:	20000380 	.word	0x20000380

080009f4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <SystemInit+0x20>)
 80009fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80009fe:	4a05      	ldr	r2, [pc, #20]	@ (8000a14 <SystemInit+0x20>)
 8000a00:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a04:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	e000ed00 	.word	0xe000ed00

08000a18 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a18:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000a50 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a1c:	f7ff ffea 	bl	80009f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a20:	480c      	ldr	r0, [pc, #48]	@ (8000a54 <LoopForever+0x6>)
  ldr r1, =_edata
 8000a22:	490d      	ldr	r1, [pc, #52]	@ (8000a58 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000a24:	4a0d      	ldr	r2, [pc, #52]	@ (8000a5c <LoopForever+0xe>)
  movs r3, #0
 8000a26:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a28:	e002      	b.n	8000a30 <LoopCopyDataInit>

08000a2a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a2a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a2c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a2e:	3304      	adds	r3, #4

08000a30 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a30:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a32:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a34:	d3f9      	bcc.n	8000a2a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a36:	4a0a      	ldr	r2, [pc, #40]	@ (8000a60 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000a38:	4c0a      	ldr	r4, [pc, #40]	@ (8000a64 <LoopForever+0x16>)
  movs r3, #0
 8000a3a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a3c:	e001      	b.n	8000a42 <LoopFillZerobss>

08000a3e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a3e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a40:	3204      	adds	r2, #4

08000a42 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a42:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a44:	d3fb      	bcc.n	8000a3e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a46:	f005 f809 	bl	8005a5c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000a4a:	f7ff fcb3 	bl	80003b4 <main>

08000a4e <LoopForever>:

LoopForever:
    b LoopForever
 8000a4e:	e7fe      	b.n	8000a4e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000a50:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8000a54:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a58:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000a5c:	08005ba0 	.word	0x08005ba0
  ldr r2, =_sbss
 8000a60:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000a64:	2000255c 	.word	0x2000255c

08000a68 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000a68:	e7fe      	b.n	8000a68 <ADC1_IRQHandler>
	...

08000a6c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a70:	4b08      	ldr	r3, [pc, #32]	@ (8000a94 <HAL_Init+0x28>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	4a07      	ldr	r2, [pc, #28]	@ (8000a94 <HAL_Init+0x28>)
 8000a76:	f043 0310 	orr.w	r3, r3, #16
 8000a7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a7c:	2003      	movs	r0, #3
 8000a7e:	f000 ff28 	bl	80018d2 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a82:	200f      	movs	r0, #15
 8000a84:	f7ff ff16 	bl	80008b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a88:	f7ff fe4c 	bl	8000724 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a8c:	2300      	movs	r3, #0
}
 8000a8e:	4618      	mov	r0, r3
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40022000 	.word	0x40022000

08000a98 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <HAL_IncTick+0x20>)
 8000a9e:	781b      	ldrb	r3, [r3, #0]
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <HAL_IncTick+0x24>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4413      	add	r3, r2
 8000aa8:	4a04      	ldr	r2, [pc, #16]	@ (8000abc <HAL_IncTick+0x24>)
 8000aaa:	6013      	str	r3, [r2, #0]
}
 8000aac:	bf00      	nop
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	20000008 	.word	0x20000008
 8000abc:	200003cc 	.word	0x200003cc

08000ac0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  return uwTick;  
 8000ac4:	4b03      	ldr	r3, [pc, #12]	@ (8000ad4 <HAL_GetTick+0x14>)
 8000ac6:	681b      	ldr	r3, [r3, #0]
}
 8000ac8:	4618      	mov	r0, r3
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	200003cc 	.word	0x200003cc

08000ad8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b084      	sub	sp, #16
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d101      	bne.n	8000aea <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	e0ed      	b.n	8000cc6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d102      	bne.n	8000afc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000af6:	6878      	ldr	r0, [r7, #4]
 8000af8:	f7ff fe3c 	bl	8000774 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	681a      	ldr	r2, [r3, #0]
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	f042 0201 	orr.w	r2, r2, #1
 8000b0a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b0c:	f7ff ffd8 	bl	8000ac0 <HAL_GetTick>
 8000b10:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b12:	e012      	b.n	8000b3a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b14:	f7ff ffd4 	bl	8000ac0 <HAL_GetTick>
 8000b18:	4602      	mov	r2, r0
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	1ad3      	subs	r3, r2, r3
 8000b1e:	2b0a      	cmp	r3, #10
 8000b20:	d90b      	bls.n	8000b3a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b26:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	2205      	movs	r2, #5
 8000b32:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b36:	2301      	movs	r3, #1
 8000b38:	e0c5      	b.n	8000cc6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f003 0301 	and.w	r3, r3, #1
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d0e5      	beq.n	8000b14 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	681a      	ldr	r2, [r3, #0]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	f022 0202 	bic.w	r2, r2, #2
 8000b56:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000b58:	f7ff ffb2 	bl	8000ac0 <HAL_GetTick>
 8000b5c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b5e:	e012      	b.n	8000b86 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000b60:	f7ff ffae 	bl	8000ac0 <HAL_GetTick>
 8000b64:	4602      	mov	r2, r0
 8000b66:	68fb      	ldr	r3, [r7, #12]
 8000b68:	1ad3      	subs	r3, r2, r3
 8000b6a:	2b0a      	cmp	r3, #10
 8000b6c:	d90b      	bls.n	8000b86 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b72:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2205      	movs	r2, #5
 8000b7e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000b82:	2301      	movs	r3, #1
 8000b84:	e09f      	b.n	8000cc6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	685b      	ldr	r3, [r3, #4]
 8000b8c:	f003 0302 	and.w	r3, r3, #2
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d1e5      	bne.n	8000b60 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	7e1b      	ldrb	r3, [r3, #24]
 8000b98:	2b01      	cmp	r3, #1
 8000b9a:	d108      	bne.n	8000bae <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000baa:	601a      	str	r2, [r3, #0]
 8000bac:	e007      	b.n	8000bbe <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000bbc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	7e5b      	ldrb	r3, [r3, #25]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d108      	bne.n	8000bd8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	681a      	ldr	r2, [r3, #0]
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	e007      	b.n	8000be8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	681a      	ldr	r2, [r3, #0]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000be6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	7e9b      	ldrb	r3, [r3, #26]
 8000bec:	2b01      	cmp	r3, #1
 8000bee:	d108      	bne.n	8000c02 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	681a      	ldr	r2, [r3, #0]
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f042 0220 	orr.w	r2, r2, #32
 8000bfe:	601a      	str	r2, [r3, #0]
 8000c00:	e007      	b.n	8000c12 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	681a      	ldr	r2, [r3, #0]
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	f022 0220 	bic.w	r2, r2, #32
 8000c10:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	7edb      	ldrb	r3, [r3, #27]
 8000c16:	2b01      	cmp	r3, #1
 8000c18:	d108      	bne.n	8000c2c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c1a:	687b      	ldr	r3, [r7, #4]
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	681a      	ldr	r2, [r3, #0]
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f022 0210 	bic.w	r2, r2, #16
 8000c28:	601a      	str	r2, [r3, #0]
 8000c2a:	e007      	b.n	8000c3c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f042 0210 	orr.w	r2, r2, #16
 8000c3a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000c3c:	687b      	ldr	r3, [r7, #4]
 8000c3e:	7f1b      	ldrb	r3, [r3, #28]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d108      	bne.n	8000c56 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f042 0208 	orr.w	r2, r2, #8
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	e007      	b.n	8000c66 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f022 0208 	bic.w	r2, r2, #8
 8000c64:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	7f5b      	ldrb	r3, [r3, #29]
 8000c6a:	2b01      	cmp	r3, #1
 8000c6c:	d108      	bne.n	8000c80 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f042 0204 	orr.w	r2, r2, #4
 8000c7c:	601a      	str	r2, [r3, #0]
 8000c7e:	e007      	b.n	8000c90 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	681a      	ldr	r2, [r3, #0]
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	681b      	ldr	r3, [r3, #0]
 8000c8a:	f022 0204 	bic.w	r2, r2, #4
 8000c8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	689a      	ldr	r2, [r3, #8]
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	68db      	ldr	r3, [r3, #12]
 8000c98:	431a      	orrs	r2, r3
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	691b      	ldr	r3, [r3, #16]
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	695b      	ldr	r3, [r3, #20]
 8000ca4:	ea42 0103 	orr.w	r1, r2, r3
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	685b      	ldr	r3, [r3, #4]
 8000cac:	1e5a      	subs	r2, r3, #1
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	2200      	movs	r2, #0
 8000cba:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3710      	adds	r7, #16
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8000cce:	b480      	push	{r7}
 8000cd0:	b087      	sub	sp, #28
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	6078      	str	r0, [r7, #4]
 8000cd6:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000cde:	687b      	ldr	r3, [r7, #4]
 8000ce0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000ce4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000ce6:	7cfb      	ldrb	r3, [r7, #19]
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d003      	beq.n	8000cf4 <HAL_CAN_ConfigFilter+0x26>
 8000cec:	7cfb      	ldrb	r3, [r7, #19]
 8000cee:	2b02      	cmp	r3, #2
 8000cf0:	f040 80aa 	bne.w	8000e48 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000cfa:	f043 0201 	orr.w	r2, r3, #1
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000d04:	683b      	ldr	r3, [r7, #0]
 8000d06:	695b      	ldr	r3, [r3, #20]
 8000d08:	f003 031f 	and.w	r3, r3, #31
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d12:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000d14:	697b      	ldr	r3, [r7, #20]
 8000d16:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	43db      	mvns	r3, r3
 8000d1e:	401a      	ands	r2, r3
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	69db      	ldr	r3, [r3, #28]
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d123      	bne.n	8000d76 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000d2e:	697b      	ldr	r3, [r7, #20]
 8000d30:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000d34:	68fb      	ldr	r3, [r7, #12]
 8000d36:	43db      	mvns	r3, r3
 8000d38:	401a      	ands	r2, r3
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	68db      	ldr	r3, [r3, #12]
 8000d44:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	685b      	ldr	r3, [r3, #4]
 8000d4a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d4c:	683a      	ldr	r2, [r7, #0]
 8000d4e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000d50:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	3248      	adds	r2, #72	@ 0x48
 8000d56:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d66:	683b      	ldr	r3, [r7, #0]
 8000d68:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000d6a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000d6c:	6979      	ldr	r1, [r7, #20]
 8000d6e:	3348      	adds	r3, #72	@ 0x48
 8000d70:	00db      	lsls	r3, r3, #3
 8000d72:	440b      	add	r3, r1
 8000d74:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	69db      	ldr	r3, [r3, #28]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d122      	bne.n	8000dc4 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8000d7e:	697b      	ldr	r3, [r7, #20]
 8000d80:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8000d84:	68fb      	ldr	r3, [r7, #12]
 8000d86:	431a      	orrs	r2, r3
 8000d88:	697b      	ldr	r3, [r7, #20]
 8000d8a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8000d9e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000da0:	697b      	ldr	r3, [r7, #20]
 8000da2:	3248      	adds	r2, #72	@ 0x48
 8000da4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	68db      	ldr	r3, [r3, #12]
 8000db2:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000db4:	683b      	ldr	r3, [r7, #0]
 8000db6:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000db8:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000dba:	6979      	ldr	r1, [r7, #20]
 8000dbc:	3348      	adds	r3, #72	@ 0x48
 8000dbe:	00db      	lsls	r3, r3, #3
 8000dc0:	440b      	add	r3, r1
 8000dc2:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8000dc4:	683b      	ldr	r3, [r7, #0]
 8000dc6:	699b      	ldr	r3, [r3, #24]
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d109      	bne.n	8000de0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000dd2:	68fb      	ldr	r3, [r7, #12]
 8000dd4:	43db      	mvns	r3, r3
 8000dd6:	401a      	ands	r2, r3
 8000dd8:	697b      	ldr	r3, [r7, #20]
 8000dda:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8000dde:	e007      	b.n	8000df0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000de0:	697b      	ldr	r3, [r7, #20]
 8000de2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	431a      	orrs	r2, r3
 8000dea:	697b      	ldr	r3, [r7, #20]
 8000dec:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000df0:	683b      	ldr	r3, [r7, #0]
 8000df2:	691b      	ldr	r3, [r3, #16]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d109      	bne.n	8000e0c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8000df8:	697b      	ldr	r3, [r7, #20]
 8000dfa:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	43db      	mvns	r3, r3
 8000e02:	401a      	ands	r2, r3
 8000e04:	697b      	ldr	r3, [r7, #20]
 8000e06:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8000e0a:	e007      	b.n	8000e1c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000e0c:	697b      	ldr	r3, [r7, #20]
 8000e0e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	431a      	orrs	r2, r3
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	6a1b      	ldr	r3, [r3, #32]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d107      	bne.n	8000e34 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8000e2a:	68fb      	ldr	r3, [r7, #12]
 8000e2c:	431a      	orrs	r2, r3
 8000e2e:	697b      	ldr	r3, [r7, #20]
 8000e30:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8000e3a:	f023 0201 	bic.w	r2, r3, #1
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8000e44:	2300      	movs	r3, #0
 8000e46:	e006      	b.n	8000e56 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e4c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000e54:	2301      	movs	r3, #1
  }
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	371c      	adds	r7, #28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr

08000e62 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b084      	sub	sp, #16
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d12e      	bne.n	8000ed4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2202      	movs	r2, #2
 8000e7a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	f022 0201 	bic.w	r2, r2, #1
 8000e8c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8000e8e:	f7ff fe17 	bl	8000ac0 <HAL_GetTick>
 8000e92:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000e94:	e012      	b.n	8000ebc <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e96:	f7ff fe13 	bl	8000ac0 <HAL_GetTick>
 8000e9a:	4602      	mov	r2, r0
 8000e9c:	68fb      	ldr	r3, [r7, #12]
 8000e9e:	1ad3      	subs	r3, r2, r3
 8000ea0:	2b0a      	cmp	r3, #10
 8000ea2:	d90b      	bls.n	8000ebc <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ea8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	2205      	movs	r2, #5
 8000eb4:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e012      	b.n	8000ee2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d1e5      	bne.n	8000e96 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	2200      	movs	r2, #0
 8000ece:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	e006      	b.n	8000ee2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ed8:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8000ee0:	2301      	movs	r3, #1
  }
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8000eea:	b480      	push	{r7}
 8000eec:	b089      	sub	sp, #36	@ 0x24
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	60f8      	str	r0, [r7, #12]
 8000ef2:	60b9      	str	r1, [r7, #8]
 8000ef4:	607a      	str	r2, [r7, #4]
 8000ef6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000efe:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8000f08:	7ffb      	ldrb	r3, [r7, #31]
 8000f0a:	2b01      	cmp	r3, #1
 8000f0c:	d003      	beq.n	8000f16 <HAL_CAN_AddTxMessage+0x2c>
 8000f0e:	7ffb      	ldrb	r3, [r7, #31]
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	f040 80ad 	bne.w	8001070 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f16:	69bb      	ldr	r3, [r7, #24]
 8000f18:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d10a      	bne.n	8000f36 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f20:	69bb      	ldr	r3, [r7, #24]
 8000f22:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d105      	bne.n	8000f36 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8000f2a:	69bb      	ldr	r3, [r7, #24]
 8000f2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	f000 8095 	beq.w	8001060 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8000f36:	69bb      	ldr	r3, [r7, #24]
 8000f38:	0e1b      	lsrs	r3, r3, #24
 8000f3a:	f003 0303 	and.w	r3, r3, #3
 8000f3e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8000f40:	2201      	movs	r2, #1
 8000f42:	697b      	ldr	r3, [r7, #20]
 8000f44:	409a      	lsls	r2, r3
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	689b      	ldr	r3, [r3, #8]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d10d      	bne.n	8000f6e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f52:	68bb      	ldr	r3, [r7, #8]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8000f58:	68bb      	ldr	r3, [r7, #8]
 8000f5a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8000f5c:	68f9      	ldr	r1, [r7, #12]
 8000f5e:	6809      	ldr	r1, [r1, #0]
 8000f60:	431a      	orrs	r2, r3
 8000f62:	697b      	ldr	r3, [r7, #20]
 8000f64:	3318      	adds	r3, #24
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	440b      	add	r3, r1
 8000f6a:	601a      	str	r2, [r3, #0]
 8000f6c:	e00f      	b.n	8000f8e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	685b      	ldr	r3, [r3, #4]
 8000f72:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8000f74:	68bb      	ldr	r3, [r7, #8]
 8000f76:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f78:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8000f7a:	68bb      	ldr	r3, [r7, #8]
 8000f7c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f7e:	68f9      	ldr	r1, [r7, #12]
 8000f80:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8000f82:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	3318      	adds	r3, #24
 8000f88:	011b      	lsls	r3, r3, #4
 8000f8a:	440b      	add	r3, r1
 8000f8c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	6819      	ldr	r1, [r3, #0]
 8000f92:	68bb      	ldr	r3, [r7, #8]
 8000f94:	691a      	ldr	r2, [r3, #16]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	3318      	adds	r3, #24
 8000f9a:	011b      	lsls	r3, r3, #4
 8000f9c:	440b      	add	r3, r1
 8000f9e:	3304      	adds	r3, #4
 8000fa0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	7d1b      	ldrb	r3, [r3, #20]
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d111      	bne.n	8000fce <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	697b      	ldr	r3, [r7, #20]
 8000fb0:	3318      	adds	r3, #24
 8000fb2:	011b      	lsls	r3, r3, #4
 8000fb4:	4413      	add	r3, r2
 8000fb6:	3304      	adds	r3, #4
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	68fa      	ldr	r2, [r7, #12]
 8000fbc:	6811      	ldr	r1, [r2, #0]
 8000fbe:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	3318      	adds	r3, #24
 8000fc6:	011b      	lsls	r3, r3, #4
 8000fc8:	440b      	add	r3, r1
 8000fca:	3304      	adds	r3, #4
 8000fcc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3307      	adds	r3, #7
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	061a      	lsls	r2, r3, #24
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	3306      	adds	r3, #6
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	041b      	lsls	r3, r3, #16
 8000fde:	431a      	orrs	r2, r3
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3305      	adds	r3, #5
 8000fe4:	781b      	ldrb	r3, [r3, #0]
 8000fe6:	021b      	lsls	r3, r3, #8
 8000fe8:	4313      	orrs	r3, r2
 8000fea:	687a      	ldr	r2, [r7, #4]
 8000fec:	3204      	adds	r2, #4
 8000fee:	7812      	ldrb	r2, [r2, #0]
 8000ff0:	4610      	mov	r0, r2
 8000ff2:	68fa      	ldr	r2, [r7, #12]
 8000ff4:	6811      	ldr	r1, [r2, #0]
 8000ff6:	ea43 0200 	orr.w	r2, r3, r0
 8000ffa:	697b      	ldr	r3, [r7, #20]
 8000ffc:	011b      	lsls	r3, r3, #4
 8000ffe:	440b      	add	r3, r1
 8001000:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001004:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	3303      	adds	r3, #3
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	061a      	lsls	r2, r3, #24
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	3302      	adds	r3, #2
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	041b      	lsls	r3, r3, #16
 8001016:	431a      	orrs	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	3301      	adds	r3, #1
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	4313      	orrs	r3, r2
 8001022:	687a      	ldr	r2, [r7, #4]
 8001024:	7812      	ldrb	r2, [r2, #0]
 8001026:	4610      	mov	r0, r2
 8001028:	68fa      	ldr	r2, [r7, #12]
 800102a:	6811      	ldr	r1, [r2, #0]
 800102c:	ea43 0200 	orr.w	r2, r3, r0
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	440b      	add	r3, r1
 8001036:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 800103a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681a      	ldr	r2, [r3, #0]
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	3318      	adds	r3, #24
 8001044:	011b      	lsls	r3, r3, #4
 8001046:	4413      	add	r3, r2
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	68fa      	ldr	r2, [r7, #12]
 800104c:	6811      	ldr	r1, [r2, #0]
 800104e:	f043 0201 	orr.w	r2, r3, #1
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	3318      	adds	r3, #24
 8001056:	011b      	lsls	r3, r3, #4
 8001058:	440b      	add	r3, r1
 800105a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800105c:	2300      	movs	r3, #0
 800105e:	e00e      	b.n	800107e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001064:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 800106c:	2301      	movs	r3, #1
 800106e:	e006      	b.n	800107e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001074:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800107c:	2301      	movs	r3, #1
  }
}
 800107e:	4618      	mov	r0, r3
 8001080:	3724      	adds	r7, #36	@ 0x24
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr

0800108a <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800108a:	b480      	push	{r7}
 800108c:	b087      	sub	sp, #28
 800108e:	af00      	add	r7, sp, #0
 8001090:	60f8      	str	r0, [r7, #12]
 8001092:	60b9      	str	r1, [r7, #8]
 8001094:	607a      	str	r2, [r7, #4]
 8001096:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800109e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80010a0:	7dfb      	ldrb	r3, [r7, #23]
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d003      	beq.n	80010ae <HAL_CAN_GetRxMessage+0x24>
 80010a6:	7dfb      	ldrb	r3, [r7, #23]
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	f040 8103 	bne.w	80012b4 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80010ae:	68bb      	ldr	r3, [r7, #8]
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d10e      	bne.n	80010d2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	68db      	ldr	r3, [r3, #12]
 80010ba:	f003 0303 	and.w	r3, r3, #3
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d116      	bne.n	80010f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010c6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e0f7      	b.n	80012c2 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	691b      	ldr	r3, [r3, #16]
 80010d8:	f003 0303 	and.w	r3, r3, #3
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d107      	bne.n	80010f0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010e4:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80010ec:	2301      	movs	r3, #1
 80010ee:	e0e8      	b.n	80012c2 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80010f0:	68fb      	ldr	r3, [r7, #12]
 80010f2:	681a      	ldr	r2, [r3, #0]
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	331b      	adds	r3, #27
 80010f8:	011b      	lsls	r3, r3, #4
 80010fa:	4413      	add	r3, r2
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0204 	and.w	r2, r3, #4
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	689b      	ldr	r3, [r3, #8]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d10c      	bne.n	8001128 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	331b      	adds	r3, #27
 8001116:	011b      	lsls	r3, r3, #4
 8001118:	4413      	add	r3, r2
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	0d5b      	lsrs	r3, r3, #21
 800111e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	e00b      	b.n	8001140 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	331b      	adds	r3, #27
 8001130:	011b      	lsls	r3, r3, #4
 8001132:	4413      	add	r3, r2
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	08db      	lsrs	r3, r3, #3
 8001138:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	331b      	adds	r3, #27
 8001148:	011b      	lsls	r3, r3, #4
 800114a:	4413      	add	r3, r2
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f003 0202 	and.w	r2, r3, #2
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	68bb      	ldr	r3, [r7, #8]
 800115c:	331b      	adds	r3, #27
 800115e:	011b      	lsls	r3, r3, #4
 8001160:	4413      	add	r3, r2
 8001162:	3304      	adds	r3, #4
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f003 0308 	and.w	r3, r3, #8
 800116a:	2b00      	cmp	r3, #0
 800116c:	d003      	beq.n	8001176 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	2208      	movs	r2, #8
 8001172:	611a      	str	r2, [r3, #16]
 8001174:	e00b      	b.n	800118e <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	331b      	adds	r3, #27
 800117e:	011b      	lsls	r3, r3, #4
 8001180:	4413      	add	r3, r2
 8001182:	3304      	adds	r3, #4
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	f003 020f 	and.w	r2, r3, #15
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800118e:	68fb      	ldr	r3, [r7, #12]
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	68bb      	ldr	r3, [r7, #8]
 8001194:	331b      	adds	r3, #27
 8001196:	011b      	lsls	r3, r3, #4
 8001198:	4413      	add	r3, r2
 800119a:	3304      	adds	r3, #4
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	0a1b      	lsrs	r3, r3, #8
 80011a0:	b2da      	uxtb	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681a      	ldr	r2, [r3, #0]
 80011aa:	68bb      	ldr	r3, [r7, #8]
 80011ac:	331b      	adds	r3, #27
 80011ae:	011b      	lsls	r3, r3, #4
 80011b0:	4413      	add	r3, r2
 80011b2:	3304      	adds	r3, #4
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	0c1b      	lsrs	r3, r3, #16
 80011b8:	b29a      	uxth	r2, r3
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	4413      	add	r3, r2
 80011c8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	681a      	ldr	r2, [r3, #0]
 80011d8:	68bb      	ldr	r3, [r7, #8]
 80011da:	011b      	lsls	r3, r3, #4
 80011dc:	4413      	add	r3, r2
 80011de:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	0a1a      	lsrs	r2, r3, #8
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	3301      	adds	r3, #1
 80011ea:	b2d2      	uxtb	r2, r2
 80011ec:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	681a      	ldr	r2, [r3, #0]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	011b      	lsls	r3, r3, #4
 80011f6:	4413      	add	r3, r2
 80011f8:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	0c1a      	lsrs	r2, r3, #16
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	3302      	adds	r3, #2
 8001204:	b2d2      	uxtb	r2, r2
 8001206:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681a      	ldr	r2, [r3, #0]
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	4413      	add	r3, r2
 8001212:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	0e1a      	lsrs	r2, r3, #24
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	3303      	adds	r3, #3
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001222:	68fb      	ldr	r3, [r7, #12]
 8001224:	681a      	ldr	r2, [r3, #0]
 8001226:	68bb      	ldr	r3, [r7, #8]
 8001228:	011b      	lsls	r3, r3, #4
 800122a:	4413      	add	r3, r2
 800122c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	3304      	adds	r3, #4
 8001236:	b2d2      	uxtb	r2, r2
 8001238:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	011b      	lsls	r3, r3, #4
 8001242:	4413      	add	r3, r2
 8001244:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	0a1a      	lsrs	r2, r3, #8
 800124c:	683b      	ldr	r3, [r7, #0]
 800124e:	3305      	adds	r3, #5
 8001250:	b2d2      	uxtb	r2, r2
 8001252:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681a      	ldr	r2, [r3, #0]
 8001258:	68bb      	ldr	r3, [r7, #8]
 800125a:	011b      	lsls	r3, r3, #4
 800125c:	4413      	add	r3, r2
 800125e:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	0c1a      	lsrs	r2, r3, #16
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	3306      	adds	r3, #6
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	011b      	lsls	r3, r3, #4
 8001276:	4413      	add	r3, r2
 8001278:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	0e1a      	lsrs	r2, r3, #24
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	3307      	adds	r3, #7
 8001284:	b2d2      	uxtb	r2, r2
 8001286:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d108      	bne.n	80012a0 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	68da      	ldr	r2, [r3, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f042 0220 	orr.w	r2, r2, #32
 800129c:	60da      	str	r2, [r3, #12]
 800129e:	e007      	b.n	80012b0 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	691a      	ldr	r2, [r3, #16]
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f042 0220 	orr.w	r2, r2, #32
 80012ae:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80012b0:	2300      	movs	r3, #0
 80012b2:	e006      	b.n	80012c2 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012b8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80012c0:	2301      	movs	r3, #1
  }
}
 80012c2:	4618      	mov	r0, r3
 80012c4:	371c      	adds	r7, #28
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b085      	sub	sp, #20
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80012de:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80012e0:	7bfb      	ldrb	r3, [r7, #15]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d002      	beq.n	80012ec <HAL_CAN_ActivateNotification+0x1e>
 80012e6:	7bfb      	ldrb	r3, [r7, #15]
 80012e8:	2b02      	cmp	r3, #2
 80012ea:	d109      	bne.n	8001300 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6959      	ldr	r1, [r3, #20]
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	430a      	orrs	r2, r1
 80012fa:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80012fc:	2300      	movs	r3, #0
 80012fe:	e006      	b.n	800130e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001304:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800130c:	2301      	movs	r3, #1
  }
}
 800130e:	4618      	mov	r0, r3
 8001310:	3714      	adds	r7, #20
 8001312:	46bd      	mov	sp, r7
 8001314:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001318:	4770      	bx	lr

0800131a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800131a:	b580      	push	{r7, lr}
 800131c:	b08a      	sub	sp, #40	@ 0x28
 800131e:	af00      	add	r7, sp, #0
 8001320:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001322:	2300      	movs	r3, #0
 8001324:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	695b      	ldr	r3, [r3, #20]
 800132c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	689b      	ldr	r3, [r3, #8]
 800133c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68db      	ldr	r3, [r3, #12]
 8001344:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	691b      	ldr	r3, [r3, #16]
 800134c:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	699b      	ldr	r3, [r3, #24]
 8001354:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8001356:	6a3b      	ldr	r3, [r7, #32]
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	2b00      	cmp	r3, #0
 800135e:	d07c      	beq.n	800145a <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	2b00      	cmp	r3, #0
 8001368:	d023      	beq.n	80013b2 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2201      	movs	r2, #1
 8001370:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001372:	69bb      	ldr	r3, [r7, #24]
 8001374:	f003 0302 	and.w	r3, r3, #2
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800137c:	6878      	ldr	r0, [r7, #4]
 800137e:	f000 f983 	bl	8001688 <HAL_CAN_TxMailbox0CompleteCallback>
 8001382:	e016      	b.n	80013b2 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	f003 0304 	and.w	r3, r3, #4
 800138a:	2b00      	cmp	r3, #0
 800138c:	d004      	beq.n	8001398 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800138e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001390:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001394:	627b      	str	r3, [r7, #36]	@ 0x24
 8001396:	e00c      	b.n	80013b2 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	f003 0308 	and.w	r3, r3, #8
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d004      	beq.n	80013ac <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80013a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80013a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013aa:	e002      	b.n	80013b2 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f000 f989 	bl	80016c4 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d024      	beq.n	8001406 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80013c4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80013c6:	69bb      	ldr	r3, [r7, #24]
 80013c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f000 f963 	bl	800169c <HAL_CAN_TxMailbox1CompleteCallback>
 80013d6:	e016      	b.n	8001406 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80013d8:	69bb      	ldr	r3, [r7, #24]
 80013da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d004      	beq.n	80013ec <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80013e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013e4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80013e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80013ea:	e00c      	b.n	8001406 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80013ec:	69bb      	ldr	r3, [r7, #24]
 80013ee:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d004      	beq.n	8001400 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80013f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80013fe:	e002      	b.n	8001406 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f000 f969 	bl	80016d8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8001406:	69bb      	ldr	r3, [r7, #24]
 8001408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d024      	beq.n	800145a <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001418:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800141a:	69bb      	ldr	r3, [r7, #24]
 800141c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001420:	2b00      	cmp	r3, #0
 8001422:	d003      	beq.n	800142c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001424:	6878      	ldr	r0, [r7, #4]
 8001426:	f000 f943 	bl	80016b0 <HAL_CAN_TxMailbox2CompleteCallback>
 800142a:	e016      	b.n	800145a <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001432:	2b00      	cmp	r3, #0
 8001434:	d004      	beq.n	8001440 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001438:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800143c:	627b      	str	r3, [r7, #36]	@ 0x24
 800143e:	e00c      	b.n	800145a <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d004      	beq.n	8001454 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800144a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001450:	627b      	str	r3, [r7, #36]	@ 0x24
 8001452:	e002      	b.n	800145a <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f000 f949 	bl	80016ec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800145a:	6a3b      	ldr	r3, [r7, #32]
 800145c:	f003 0308 	and.w	r3, r3, #8
 8001460:	2b00      	cmp	r3, #0
 8001462:	d00c      	beq.n	800147e <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	f003 0310 	and.w	r3, r3, #16
 800146a:	2b00      	cmp	r3, #0
 800146c:	d007      	beq.n	800147e <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800146e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001470:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001474:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2210      	movs	r2, #16
 800147c:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800147e:	6a3b      	ldr	r3, [r7, #32]
 8001480:	f003 0304 	and.w	r3, r3, #4
 8001484:	2b00      	cmp	r3, #0
 8001486:	d00b      	beq.n	80014a0 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	f003 0308 	and.w	r3, r3, #8
 800148e:	2b00      	cmp	r3, #0
 8001490:	d006      	beq.n	80014a0 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	2208      	movs	r2, #8
 8001498:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f000 f930 	bl	8001700 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80014a0:	6a3b      	ldr	r3, [r7, #32]
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d009      	beq.n	80014be <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	f003 0303 	and.w	r3, r3, #3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d002      	beq.n	80014be <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80014b8:	6878      	ldr	r0, [r7, #4]
 80014ba:	f7fe febb 	bl	8000234 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80014be:	6a3b      	ldr	r3, [r7, #32]
 80014c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d00c      	beq.n	80014e2 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	f003 0310 	and.w	r3, r3, #16
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d007      	beq.n	80014e2 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80014d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80014d8:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2210      	movs	r2, #16
 80014e0:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80014e2:	6a3b      	ldr	r3, [r7, #32]
 80014e4:	f003 0320 	and.w	r3, r3, #32
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d00b      	beq.n	8001504 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80014ec:	693b      	ldr	r3, [r7, #16]
 80014ee:	f003 0308 	and.w	r3, r3, #8
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d006      	beq.n	8001504 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	2208      	movs	r2, #8
 80014fc:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80014fe:	6878      	ldr	r0, [r7, #4]
 8001500:	f000 f912 	bl	8001728 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001504:	6a3b      	ldr	r3, [r7, #32]
 8001506:	f003 0310 	and.w	r3, r3, #16
 800150a:	2b00      	cmp	r3, #0
 800150c:	d009      	beq.n	8001522 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	f003 0303 	and.w	r3, r3, #3
 8001518:	2b00      	cmp	r3, #0
 800151a:	d002      	beq.n	8001522 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800151c:	6878      	ldr	r0, [r7, #4]
 800151e:	f000 f8f9 	bl	8001714 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001522:	6a3b      	ldr	r3, [r7, #32]
 8001524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001528:	2b00      	cmp	r3, #0
 800152a:	d00b      	beq.n	8001544 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800152c:	69fb      	ldr	r3, [r7, #28]
 800152e:	f003 0310 	and.w	r3, r3, #16
 8001532:	2b00      	cmp	r3, #0
 8001534:	d006      	beq.n	8001544 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2210      	movs	r2, #16
 800153c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800153e:	6878      	ldr	r0, [r7, #4]
 8001540:	f000 f8fc 	bl	800173c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001544:	6a3b      	ldr	r3, [r7, #32]
 8001546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d00b      	beq.n	8001566 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	f003 0308 	and.w	r3, r3, #8
 8001554:	2b00      	cmp	r3, #0
 8001556:	d006      	beq.n	8001566 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	2208      	movs	r2, #8
 800155e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f000 f8f5 	bl	8001750 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001566:	6a3b      	ldr	r3, [r7, #32]
 8001568:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d07b      	beq.n	8001668 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	f003 0304 	and.w	r3, r3, #4
 8001576:	2b00      	cmp	r3, #0
 8001578:	d072      	beq.n	8001660 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800157a:	6a3b      	ldr	r3, [r7, #32]
 800157c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001580:	2b00      	cmp	r3, #0
 8001582:	d008      	beq.n	8001596 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800158a:	2b00      	cmp	r3, #0
 800158c:	d003      	beq.n	8001596 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800158e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001590:	f043 0301 	orr.w	r3, r3, #1
 8001594:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001596:	6a3b      	ldr	r3, [r7, #32]
 8001598:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800159c:	2b00      	cmp	r3, #0
 800159e:	d008      	beq.n	80015b2 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d003      	beq.n	80015b2 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80015aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ac:	f043 0302 	orr.w	r3, r3, #2
 80015b0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80015b2:	6a3b      	ldr	r3, [r7, #32]
 80015b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d008      	beq.n	80015ce <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d003      	beq.n	80015ce <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80015c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015c8:	f043 0304 	orr.w	r3, r3, #4
 80015cc:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80015ce:	6a3b      	ldr	r3, [r7, #32]
 80015d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d043      	beq.n	8001660 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d03e      	beq.n	8001660 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80015e8:	2b60      	cmp	r3, #96	@ 0x60
 80015ea:	d02b      	beq.n	8001644 <HAL_CAN_IRQHandler+0x32a>
 80015ec:	2b60      	cmp	r3, #96	@ 0x60
 80015ee:	d82e      	bhi.n	800164e <HAL_CAN_IRQHandler+0x334>
 80015f0:	2b50      	cmp	r3, #80	@ 0x50
 80015f2:	d022      	beq.n	800163a <HAL_CAN_IRQHandler+0x320>
 80015f4:	2b50      	cmp	r3, #80	@ 0x50
 80015f6:	d82a      	bhi.n	800164e <HAL_CAN_IRQHandler+0x334>
 80015f8:	2b40      	cmp	r3, #64	@ 0x40
 80015fa:	d019      	beq.n	8001630 <HAL_CAN_IRQHandler+0x316>
 80015fc:	2b40      	cmp	r3, #64	@ 0x40
 80015fe:	d826      	bhi.n	800164e <HAL_CAN_IRQHandler+0x334>
 8001600:	2b30      	cmp	r3, #48	@ 0x30
 8001602:	d010      	beq.n	8001626 <HAL_CAN_IRQHandler+0x30c>
 8001604:	2b30      	cmp	r3, #48	@ 0x30
 8001606:	d822      	bhi.n	800164e <HAL_CAN_IRQHandler+0x334>
 8001608:	2b10      	cmp	r3, #16
 800160a:	d002      	beq.n	8001612 <HAL_CAN_IRQHandler+0x2f8>
 800160c:	2b20      	cmp	r3, #32
 800160e:	d005      	beq.n	800161c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001610:	e01d      	b.n	800164e <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001612:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001614:	f043 0308 	orr.w	r3, r3, #8
 8001618:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800161a:	e019      	b.n	8001650 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800161c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800161e:	f043 0310 	orr.w	r3, r3, #16
 8001622:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001624:	e014      	b.n	8001650 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001628:	f043 0320 	orr.w	r3, r3, #32
 800162c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800162e:	e00f      	b.n	8001650 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001632:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001636:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001638:	e00a      	b.n	8001650 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800163a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800163c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001640:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001642:	e005      	b.n	8001650 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001644:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001646:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800164a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 800164c:	e000      	b.n	8001650 <HAL_CAN_IRQHandler+0x336>
            break;
 800164e:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	699a      	ldr	r2, [r3, #24]
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 800165e:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	2204      	movs	r2, #4
 8001666:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800166a:	2b00      	cmp	r3, #0
 800166c:	d008      	beq.n	8001680 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001674:	431a      	orrs	r2, r3
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f000 f872 	bl	8001764 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001680:	bf00      	nop
 8001682:	3728      	adds	r7, #40	@ 0x28
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}

08001688 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800169c:	b480      	push	{r7}
 800169e:	b083      	sub	sp, #12
 80016a0:	af00      	add	r7, sp, #0
 80016a2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr

080016b0 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b083      	sub	sp, #12
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr

080016c4 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80016cc:	bf00      	nop
 80016ce:	370c      	adds	r7, #12
 80016d0:	46bd      	mov	sp, r7
 80016d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d6:	4770      	bx	lr

080016d8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016d8:	b480      	push	{r7}
 80016da:	b083      	sub	sp, #12
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ea:	4770      	bx	lr

080016ec <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fe:	4770      	bx	lr

08001700 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174e:	4770      	bx	lr

08001750 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001758:	bf00      	nop
 800175a:	370c      	adds	r7, #12
 800175c:	46bd      	mov	sp, r7
 800175e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001762:	4770      	bx	lr

08001764 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001764:	b480      	push	{r7}
 8001766:	b083      	sub	sp, #12
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800176c:	bf00      	nop
 800176e:	370c      	adds	r7, #12
 8001770:	46bd      	mov	sp, r7
 8001772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001776:	4770      	bx	lr

08001778 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001788:	4b0c      	ldr	r3, [pc, #48]	@ (80017bc <__NVIC_SetPriorityGrouping+0x44>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800178e:	68ba      	ldr	r2, [r7, #8]
 8001790:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001794:	4013      	ands	r3, r2
 8001796:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017a0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017aa:	4a04      	ldr	r2, [pc, #16]	@ (80017bc <__NVIC_SetPriorityGrouping+0x44>)
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	60d3      	str	r3, [r2, #12]
}
 80017b0:	bf00      	nop
 80017b2:	3714      	adds	r7, #20
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	e000ed00 	.word	0xe000ed00

080017c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017c4:	4b04      	ldr	r3, [pc, #16]	@ (80017d8 <__NVIC_GetPriorityGrouping+0x18>)
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	0a1b      	lsrs	r3, r3, #8
 80017ca:	f003 0307 	and.w	r3, r3, #7
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	e000ed00 	.word	0xe000ed00

080017dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017dc:	b480      	push	{r7}
 80017de:	b083      	sub	sp, #12
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	4603      	mov	r3, r0
 80017e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	db0b      	blt.n	8001806 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ee:	79fb      	ldrb	r3, [r7, #7]
 80017f0:	f003 021f 	and.w	r2, r3, #31
 80017f4:	4907      	ldr	r1, [pc, #28]	@ (8001814 <__NVIC_EnableIRQ+0x38>)
 80017f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017fa:	095b      	lsrs	r3, r3, #5
 80017fc:	2001      	movs	r0, #1
 80017fe:	fa00 f202 	lsl.w	r2, r0, r2
 8001802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001806:	bf00      	nop
 8001808:	370c      	adds	r7, #12
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
 8001812:	bf00      	nop
 8001814:	e000e100 	.word	0xe000e100

08001818 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001818:	b480      	push	{r7}
 800181a:	b083      	sub	sp, #12
 800181c:	af00      	add	r7, sp, #0
 800181e:	4603      	mov	r3, r0
 8001820:	6039      	str	r1, [r7, #0]
 8001822:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001828:	2b00      	cmp	r3, #0
 800182a:	db0a      	blt.n	8001842 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	b2da      	uxtb	r2, r3
 8001830:	490c      	ldr	r1, [pc, #48]	@ (8001864 <__NVIC_SetPriority+0x4c>)
 8001832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001836:	0112      	lsls	r2, r2, #4
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	440b      	add	r3, r1
 800183c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001840:	e00a      	b.n	8001858 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	b2da      	uxtb	r2, r3
 8001846:	4908      	ldr	r1, [pc, #32]	@ (8001868 <__NVIC_SetPriority+0x50>)
 8001848:	79fb      	ldrb	r3, [r7, #7]
 800184a:	f003 030f 	and.w	r3, r3, #15
 800184e:	3b04      	subs	r3, #4
 8001850:	0112      	lsls	r2, r2, #4
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	440b      	add	r3, r1
 8001856:	761a      	strb	r2, [r3, #24]
}
 8001858:	bf00      	nop
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001862:	4770      	bx	lr
 8001864:	e000e100 	.word	0xe000e100
 8001868:	e000ed00 	.word	0xe000ed00

0800186c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	@ 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	f003 0307 	and.w	r3, r3, #7
 800187e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	f1c3 0307 	rsb	r3, r3, #7
 8001886:	2b04      	cmp	r3, #4
 8001888:	bf28      	it	cs
 800188a:	2304      	movcs	r3, #4
 800188c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800188e:	69fb      	ldr	r3, [r7, #28]
 8001890:	3304      	adds	r3, #4
 8001892:	2b06      	cmp	r3, #6
 8001894:	d902      	bls.n	800189c <NVIC_EncodePriority+0x30>
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	3b03      	subs	r3, #3
 800189a:	e000      	b.n	800189e <NVIC_EncodePriority+0x32>
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a0:	f04f 32ff 	mov.w	r2, #4294967295
 80018a4:	69bb      	ldr	r3, [r7, #24]
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43da      	mvns	r2, r3
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	401a      	ands	r2, r3
 80018b0:	697b      	ldr	r3, [r7, #20]
 80018b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018b4:	f04f 31ff 	mov.w	r1, #4294967295
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	fa01 f303 	lsl.w	r3, r1, r3
 80018be:	43d9      	mvns	r1, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018c4:	4313      	orrs	r3, r2
         );
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	3724      	adds	r7, #36	@ 0x24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018da:	6878      	ldr	r0, [r7, #4]
 80018dc:	f7ff ff4c 	bl	8001778 <__NVIC_SetPriorityGrouping>
}
 80018e0:	bf00      	nop
 80018e2:	3708      	adds	r7, #8
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	4603      	mov	r3, r0
 80018f0:	60b9      	str	r1, [r7, #8]
 80018f2:	607a      	str	r2, [r7, #4]
 80018f4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f6:	2300      	movs	r3, #0
 80018f8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018fa:	f7ff ff61 	bl	80017c0 <__NVIC_GetPriorityGrouping>
 80018fe:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001900:	687a      	ldr	r2, [r7, #4]
 8001902:	68b9      	ldr	r1, [r7, #8]
 8001904:	6978      	ldr	r0, [r7, #20]
 8001906:	f7ff ffb1 	bl	800186c <NVIC_EncodePriority>
 800190a:	4602      	mov	r2, r0
 800190c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001910:	4611      	mov	r1, r2
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff ff80 	bl	8001818 <__NVIC_SetPriority>
}
 8001918:	bf00      	nop
 800191a:	3718      	adds	r7, #24
 800191c:	46bd      	mov	sp, r7
 800191e:	bd80      	pop	{r7, pc}

08001920 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800192a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff ff54 	bl	80017dc <__NVIC_EnableIRQ>
}
 8001934:	bf00      	nop
 8001936:	3708      	adds	r7, #8
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}

0800193c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800193c:	b480      	push	{r7}
 800193e:	b087      	sub	sp, #28
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
 8001944:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001946:	2300      	movs	r3, #0
 8001948:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800194a:	e14e      	b.n	8001bea <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	2101      	movs	r1, #1
 8001952:	697b      	ldr	r3, [r7, #20]
 8001954:	fa01 f303 	lsl.w	r3, r1, r3
 8001958:	4013      	ands	r3, r2
 800195a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2b00      	cmp	r3, #0
 8001960:	f000 8140 	beq.w	8001be4 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	f003 0303 	and.w	r3, r3, #3
 800196c:	2b01      	cmp	r3, #1
 800196e:	d005      	beq.n	800197c <HAL_GPIO_Init+0x40>
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	685b      	ldr	r3, [r3, #4]
 8001974:	f003 0303 	and.w	r3, r3, #3
 8001978:	2b02      	cmp	r3, #2
 800197a:	d130      	bne.n	80019de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	005b      	lsls	r3, r3, #1
 8001986:	2203      	movs	r2, #3
 8001988:	fa02 f303 	lsl.w	r3, r2, r3
 800198c:	43db      	mvns	r3, r3
 800198e:	693a      	ldr	r2, [r7, #16]
 8001990:	4013      	ands	r3, r2
 8001992:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	68da      	ldr	r2, [r3, #12]
 8001998:	697b      	ldr	r3, [r7, #20]
 800199a:	005b      	lsls	r3, r3, #1
 800199c:	fa02 f303 	lsl.w	r3, r2, r3
 80019a0:	693a      	ldr	r2, [r7, #16]
 80019a2:	4313      	orrs	r3, r2
 80019a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	693a      	ldr	r2, [r7, #16]
 80019aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019b2:	2201      	movs	r2, #1
 80019b4:	697b      	ldr	r3, [r7, #20]
 80019b6:	fa02 f303 	lsl.w	r3, r2, r3
 80019ba:	43db      	mvns	r3, r3
 80019bc:	693a      	ldr	r2, [r7, #16]
 80019be:	4013      	ands	r3, r2
 80019c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80019c2:	683b      	ldr	r3, [r7, #0]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	091b      	lsrs	r3, r3, #4
 80019c8:	f003 0201 	and.w	r2, r3, #1
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	fa02 f303 	lsl.w	r3, r2, r3
 80019d2:	693a      	ldr	r2, [r7, #16]
 80019d4:	4313      	orrs	r3, r2
 80019d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	693a      	ldr	r2, [r7, #16]
 80019dc:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 0303 	and.w	r3, r3, #3
 80019e6:	2b03      	cmp	r3, #3
 80019e8:	d017      	beq.n	8001a1a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	68db      	ldr	r3, [r3, #12]
 80019ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	005b      	lsls	r3, r3, #1
 80019f4:	2203      	movs	r2, #3
 80019f6:	fa02 f303 	lsl.w	r3, r2, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	693a      	ldr	r2, [r7, #16]
 80019fe:	4013      	ands	r3, r2
 8001a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	689a      	ldr	r2, [r3, #8]
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	005b      	lsls	r3, r3, #1
 8001a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a0e:	693a      	ldr	r2, [r7, #16]
 8001a10:	4313      	orrs	r3, r2
 8001a12:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	693a      	ldr	r2, [r7, #16]
 8001a18:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	685b      	ldr	r3, [r3, #4]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	2b02      	cmp	r3, #2
 8001a24:	d123      	bne.n	8001a6e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a26:	697b      	ldr	r3, [r7, #20]
 8001a28:	08da      	lsrs	r2, r3, #3
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	3208      	adds	r2, #8
 8001a2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a32:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a34:	697b      	ldr	r3, [r7, #20]
 8001a36:	f003 0307 	and.w	r3, r3, #7
 8001a3a:	009b      	lsls	r3, r3, #2
 8001a3c:	220f      	movs	r2, #15
 8001a3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a42:	43db      	mvns	r3, r3
 8001a44:	693a      	ldr	r2, [r7, #16]
 8001a46:	4013      	ands	r3, r2
 8001a48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	691a      	ldr	r2, [r3, #16]
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	f003 0307 	and.w	r3, r3, #7
 8001a54:	009b      	lsls	r3, r3, #2
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	08da      	lsrs	r2, r3, #3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	3208      	adds	r2, #8
 8001a68:	6939      	ldr	r1, [r7, #16]
 8001a6a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	2203      	movs	r2, #3
 8001a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	4013      	ands	r3, r2
 8001a84:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f003 0203 	and.w	r2, r3, #3
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	fa02 f303 	lsl.w	r3, r2, r3
 8001a96:	693a      	ldr	r2, [r7, #16]
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	685b      	ldr	r3, [r3, #4]
 8001aa6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	f000 809a 	beq.w	8001be4 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ab0:	4b55      	ldr	r3, [pc, #340]	@ (8001c08 <HAL_GPIO_Init+0x2cc>)
 8001ab2:	699b      	ldr	r3, [r3, #24]
 8001ab4:	4a54      	ldr	r2, [pc, #336]	@ (8001c08 <HAL_GPIO_Init+0x2cc>)
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	6193      	str	r3, [r2, #24]
 8001abc:	4b52      	ldr	r3, [pc, #328]	@ (8001c08 <HAL_GPIO_Init+0x2cc>)
 8001abe:	699b      	ldr	r3, [r3, #24]
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ac8:	4a50      	ldr	r2, [pc, #320]	@ (8001c0c <HAL_GPIO_Init+0x2d0>)
 8001aca:	697b      	ldr	r3, [r7, #20]
 8001acc:	089b      	lsrs	r3, r3, #2
 8001ace:	3302      	adds	r3, #2
 8001ad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ad4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	f003 0303 	and.w	r3, r3, #3
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	220f      	movs	r2, #15
 8001ae0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae4:	43db      	mvns	r3, r3
 8001ae6:	693a      	ldr	r2, [r7, #16]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001af2:	d013      	beq.n	8001b1c <HAL_GPIO_Init+0x1e0>
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	4a46      	ldr	r2, [pc, #280]	@ (8001c10 <HAL_GPIO_Init+0x2d4>)
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d00d      	beq.n	8001b18 <HAL_GPIO_Init+0x1dc>
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4a45      	ldr	r2, [pc, #276]	@ (8001c14 <HAL_GPIO_Init+0x2d8>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d007      	beq.n	8001b14 <HAL_GPIO_Init+0x1d8>
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	4a44      	ldr	r2, [pc, #272]	@ (8001c18 <HAL_GPIO_Init+0x2dc>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d101      	bne.n	8001b10 <HAL_GPIO_Init+0x1d4>
 8001b0c:	2303      	movs	r3, #3
 8001b0e:	e006      	b.n	8001b1e <HAL_GPIO_Init+0x1e2>
 8001b10:	2305      	movs	r3, #5
 8001b12:	e004      	b.n	8001b1e <HAL_GPIO_Init+0x1e2>
 8001b14:	2302      	movs	r3, #2
 8001b16:	e002      	b.n	8001b1e <HAL_GPIO_Init+0x1e2>
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e000      	b.n	8001b1e <HAL_GPIO_Init+0x1e2>
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	f002 0203 	and.w	r2, r2, #3
 8001b24:	0092      	lsls	r2, r2, #2
 8001b26:	4093      	lsls	r3, r2
 8001b28:	693a      	ldr	r2, [r7, #16]
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b2e:	4937      	ldr	r1, [pc, #220]	@ (8001c0c <HAL_GPIO_Init+0x2d0>)
 8001b30:	697b      	ldr	r3, [r7, #20]
 8001b32:	089b      	lsrs	r3, r3, #2
 8001b34:	3302      	adds	r3, #2
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001b3c:	4b37      	ldr	r3, [pc, #220]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001b3e:	689b      	ldr	r3, [r3, #8]
 8001b40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	43db      	mvns	r3, r3
 8001b46:	693a      	ldr	r2, [r7, #16]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	685b      	ldr	r3, [r3, #4]
 8001b50:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001b58:	693a      	ldr	r2, [r7, #16]
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001b60:	4a2e      	ldr	r2, [pc, #184]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b66:	4b2d      	ldr	r3, [pc, #180]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001b68:	68db      	ldr	r3, [r3, #12]
 8001b6a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	43db      	mvns	r3, r3
 8001b70:	693a      	ldr	r2, [r7, #16]
 8001b72:	4013      	ands	r3, r2
 8001b74:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d003      	beq.n	8001b8a <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001b8a:	4a24      	ldr	r2, [pc, #144]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001b90:	4b22      	ldr	r3, [pc, #136]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	43db      	mvns	r3, r3
 8001b9a:	693a      	ldr	r2, [r7, #16]
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001bac:	693a      	ldr	r2, [r7, #16]
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001bb4:	4a19      	ldr	r2, [pc, #100]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001bba:	4b18      	ldr	r3, [pc, #96]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	43db      	mvns	r3, r3
 8001bc4:	693a      	ldr	r2, [r7, #16]
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d003      	beq.n	8001bde <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001bd6:	693a      	ldr	r2, [r7, #16]
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001bde:	4a0f      	ldr	r2, [pc, #60]	@ (8001c1c <HAL_GPIO_Init+0x2e0>)
 8001be0:	693b      	ldr	r3, [r7, #16]
 8001be2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	3301      	adds	r3, #1
 8001be8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bea:	683b      	ldr	r3, [r7, #0]
 8001bec:	681a      	ldr	r2, [r3, #0]
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	f47f aea9 	bne.w	800194c <HAL_GPIO_Init+0x10>
  }
}
 8001bfa:	bf00      	nop
 8001bfc:	bf00      	nop
 8001bfe:	371c      	adds	r7, #28
 8001c00:	46bd      	mov	sp, r7
 8001c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c06:	4770      	bx	lr
 8001c08:	40021000 	.word	0x40021000
 8001c0c:	40010000 	.word	0x40010000
 8001c10:	48000400 	.word	0x48000400
 8001c14:	48000800 	.word	0x48000800
 8001c18:	48000c00 	.word	0x48000c00
 8001c1c:	40010400 	.word	0x40010400

08001c20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
 8001c28:	460b      	mov	r3, r1
 8001c2a:	807b      	strh	r3, [r7, #2]
 8001c2c:	4613      	mov	r3, r2
 8001c2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c30:	787b      	ldrb	r3, [r7, #1]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d003      	beq.n	8001c3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c36:	887a      	ldrh	r2, [r7, #2]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c3c:	e002      	b.n	8001c44 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c3e:	887a      	ldrh	r2, [r7, #2]
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001c44:	bf00      	nop
 8001c46:	370c      	adds	r7, #12
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr

08001c50 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
 8001c58:	460b      	mov	r3, r1
 8001c5a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	695b      	ldr	r3, [r3, #20]
 8001c60:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001c62:	887a      	ldrh	r2, [r7, #2]
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	4013      	ands	r3, r2
 8001c68:	041a      	lsls	r2, r3, #16
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	43d9      	mvns	r1, r3
 8001c6e:	887b      	ldrh	r3, [r7, #2]
 8001c70:	400b      	ands	r3, r1
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	619a      	str	r2, [r3, #24]
}
 8001c78:	bf00      	nop
 8001c7a:	3714      	adds	r7, #20
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr

08001c84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	f5ad 7d00 	sub.w	sp, sp, #512	@ 0x200
 8001c8a:	af00      	add	r7, sp, #0
 8001c8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c90:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c94:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001c96:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001c9a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d102      	bne.n	8001caa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	f001 b823 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001caa:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001cae:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f003 0301 	and.w	r3, r3, #1
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	f000 817d 	beq.w	8001fba <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001cc0:	4bbc      	ldr	r3, [pc, #752]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001cc2:	685b      	ldr	r3, [r3, #4]
 8001cc4:	f003 030c 	and.w	r3, r3, #12
 8001cc8:	2b04      	cmp	r3, #4
 8001cca:	d00c      	beq.n	8001ce6 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ccc:	4bb9      	ldr	r3, [pc, #740]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	d15c      	bne.n	8001d92 <HAL_RCC_OscConfig+0x10e>
 8001cd8:	4bb6      	ldr	r3, [pc, #728]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001cda:	685b      	ldr	r3, [r3, #4]
 8001cdc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ce0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ce4:	d155      	bne.n	8001d92 <HAL_RCC_OscConfig+0x10e>
 8001ce6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001cea:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cee:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
 8001cf2:	fa93 f3a3 	rbit	r3, r3
 8001cf6:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001cfa:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001cfe:	fab3 f383 	clz	r3, r3
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	095b      	lsrs	r3, r3, #5
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	f043 0301 	orr.w	r3, r3, #1
 8001d0c:	b2db      	uxtb	r3, r3
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d102      	bne.n	8001d18 <HAL_RCC_OscConfig+0x94>
 8001d12:	4ba8      	ldr	r3, [pc, #672]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	e015      	b.n	8001d44 <HAL_RCC_OscConfig+0xc0>
 8001d18:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d1c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d20:	f8d7 31e8 	ldr.w	r3, [r7, #488]	@ 0x1e8
 8001d24:	fa93 f3a3 	rbit	r3, r3
 8001d28:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001d2c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001d30:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001d34:	f8d7 31e0 	ldr.w	r3, [r7, #480]	@ 0x1e0
 8001d38:	fa93 f3a3 	rbit	r3, r3
 8001d3c:	f8c7 31dc 	str.w	r3, [r7, #476]	@ 0x1dc
 8001d40:	4b9c      	ldr	r3, [pc, #624]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d44:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d48:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
 8001d4c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001d50:	fa92 f2a2 	rbit	r2, r2
 8001d54:	f8c7 21d4 	str.w	r2, [r7, #468]	@ 0x1d4
  return result;
 8001d58:	f8d7 21d4 	ldr.w	r2, [r7, #468]	@ 0x1d4
 8001d5c:	fab2 f282 	clz	r2, r2
 8001d60:	b2d2      	uxtb	r2, r2
 8001d62:	f042 0220 	orr.w	r2, r2, #32
 8001d66:	b2d2      	uxtb	r2, r2
 8001d68:	f002 021f 	and.w	r2, r2, #31
 8001d6c:	2101      	movs	r1, #1
 8001d6e:	fa01 f202 	lsl.w	r2, r1, r2
 8001d72:	4013      	ands	r3, r2
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	f000 811f 	beq.w	8001fb8 <HAL_RCC_OscConfig+0x334>
 8001d7a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d7e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f040 8116 	bne.w	8001fb8 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	f000 bfaf 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d92:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001d96:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001da2:	d106      	bne.n	8001db2 <HAL_RCC_OscConfig+0x12e>
 8001da4:	4b83      	ldr	r3, [pc, #524]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	4a82      	ldr	r2, [pc, #520]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001daa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001dae:	6013      	str	r3, [r2, #0]
 8001db0:	e036      	b.n	8001e20 <HAL_RCC_OscConfig+0x19c>
 8001db2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001db6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	685b      	ldr	r3, [r3, #4]
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d10c      	bne.n	8001ddc <HAL_RCC_OscConfig+0x158>
 8001dc2:	4b7c      	ldr	r3, [pc, #496]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a7b      	ldr	r2, [pc, #492]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001dc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001dcc:	6013      	str	r3, [r2, #0]
 8001dce:	4b79      	ldr	r3, [pc, #484]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a78      	ldr	r2, [pc, #480]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001dd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001dd8:	6013      	str	r3, [r2, #0]
 8001dda:	e021      	b.n	8001e20 <HAL_RCC_OscConfig+0x19c>
 8001ddc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001de0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	685b      	ldr	r3, [r3, #4]
 8001de8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001dec:	d10c      	bne.n	8001e08 <HAL_RCC_OscConfig+0x184>
 8001dee:	4b71      	ldr	r3, [pc, #452]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	4a70      	ldr	r2, [pc, #448]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001df4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001df8:	6013      	str	r3, [r2, #0]
 8001dfa:	4b6e      	ldr	r3, [pc, #440]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4a6d      	ldr	r2, [pc, #436]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e04:	6013      	str	r3, [r2, #0]
 8001e06:	e00b      	b.n	8001e20 <HAL_RCC_OscConfig+0x19c>
 8001e08:	4b6a      	ldr	r3, [pc, #424]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a69      	ldr	r2, [pc, #420]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e0e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e12:	6013      	str	r3, [r2, #0]
 8001e14:	4b67      	ldr	r3, [pc, #412]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4a66      	ldr	r2, [pc, #408]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e1a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e1e:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e20:	4b64      	ldr	r3, [pc, #400]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e24:	f023 020f 	bic.w	r2, r3, #15
 8001e28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e2c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	689b      	ldr	r3, [r3, #8]
 8001e34:	495f      	ldr	r1, [pc, #380]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e36:	4313      	orrs	r3, r2
 8001e38:	62cb      	str	r3, [r1, #44]	@ 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001e3e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d059      	beq.n	8001efe <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e4a:	f7fe fe39 	bl	8000ac0 <HAL_GetTick>
 8001e4e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e52:	e00a      	b.n	8001e6a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e54:	f7fe fe34 	bl	8000ac0 <HAL_GetTick>
 8001e58:	4602      	mov	r2, r0
 8001e5a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001e5e:	1ad3      	subs	r3, r2, r3
 8001e60:	2b64      	cmp	r3, #100	@ 0x64
 8001e62:	d902      	bls.n	8001e6a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8001e64:	2303      	movs	r3, #3
 8001e66:	f000 bf43 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
 8001e6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001e6e:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e72:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
 8001e76:	fa93 f3a3 	rbit	r3, r3
 8001e7a:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
  return result;
 8001e7e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e82:	fab3 f383 	clz	r3, r3
 8001e86:	b2db      	uxtb	r3, r3
 8001e88:	095b      	lsrs	r3, r3, #5
 8001e8a:	b2db      	uxtb	r3, r3
 8001e8c:	f043 0301 	orr.w	r3, r3, #1
 8001e90:	b2db      	uxtb	r3, r3
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d102      	bne.n	8001e9c <HAL_RCC_OscConfig+0x218>
 8001e96:	4b47      	ldr	r3, [pc, #284]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	e015      	b.n	8001ec8 <HAL_RCC_OscConfig+0x244>
 8001e9c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001ea0:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea4:	f8d7 31c8 	ldr.w	r3, [r7, #456]	@ 0x1c8
 8001ea8:	fa93 f3a3 	rbit	r3, r3
 8001eac:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 8001eb0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001eb4:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8001eb8:	f8d7 31c0 	ldr.w	r3, [r7, #448]	@ 0x1c0
 8001ebc:	fa93 f3a3 	rbit	r3, r3
 8001ec0:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 8001ec4:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001ec6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ec8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001ecc:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
 8001ed0:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8001ed4:	fa92 f2a2 	rbit	r2, r2
 8001ed8:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
  return result;
 8001edc:	f8d7 21b4 	ldr.w	r2, [r7, #436]	@ 0x1b4
 8001ee0:	fab2 f282 	clz	r2, r2
 8001ee4:	b2d2      	uxtb	r2, r2
 8001ee6:	f042 0220 	orr.w	r2, r2, #32
 8001eea:	b2d2      	uxtb	r2, r2
 8001eec:	f002 021f 	and.w	r2, r2, #31
 8001ef0:	2101      	movs	r1, #1
 8001ef2:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0ab      	beq.n	8001e54 <HAL_RCC_OscConfig+0x1d0>
 8001efc:	e05d      	b.n	8001fba <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efe:	f7fe fddf 	bl	8000ac0 <HAL_GetTick>
 8001f02:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f06:	e00a      	b.n	8001f1e <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f08:	f7fe fdda 	bl	8000ac0 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b64      	cmp	r3, #100	@ 0x64
 8001f16:	d902      	bls.n	8001f1e <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8001f18:	2303      	movs	r3, #3
 8001f1a:	f000 bee9 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
 8001f1e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f22:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f26:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
 8001f2a:	fa93 f3a3 	rbit	r3, r3
 8001f2e:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
  return result;
 8001f32:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f36:	fab3 f383 	clz	r3, r3
 8001f3a:	b2db      	uxtb	r3, r3
 8001f3c:	095b      	lsrs	r3, r3, #5
 8001f3e:	b2db      	uxtb	r3, r3
 8001f40:	f043 0301 	orr.w	r3, r3, #1
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	2b01      	cmp	r3, #1
 8001f48:	d102      	bne.n	8001f50 <HAL_RCC_OscConfig+0x2cc>
 8001f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	e015      	b.n	8001f7c <HAL_RCC_OscConfig+0x2f8>
 8001f50:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f54:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f58:	f8d7 31a8 	ldr.w	r3, [r7, #424]	@ 0x1a8
 8001f5c:	fa93 f3a3 	rbit	r3, r3
 8001f60:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001f64:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f68:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001f6c:	f8d7 31a0 	ldr.w	r3, [r7, #416]	@ 0x1a0
 8001f70:	fa93 f3a3 	rbit	r3, r3
 8001f74:	f8c7 319c 	str.w	r3, [r7, #412]	@ 0x19c
 8001f78:	4b0e      	ldr	r3, [pc, #56]	@ (8001fb4 <HAL_RCC_OscConfig+0x330>)
 8001f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001f80:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
 8001f84:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 8001f88:	fa92 f2a2 	rbit	r2, r2
 8001f8c:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
  return result;
 8001f90:	f8d7 2194 	ldr.w	r2, [r7, #404]	@ 0x194
 8001f94:	fab2 f282 	clz	r2, r2
 8001f98:	b2d2      	uxtb	r2, r2
 8001f9a:	f042 0220 	orr.w	r2, r2, #32
 8001f9e:	b2d2      	uxtb	r2, r2
 8001fa0:	f002 021f 	and.w	r2, r2, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f202 	lsl.w	r2, r1, r2
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d1ab      	bne.n	8001f08 <HAL_RCC_OscConfig+0x284>
 8001fb0:	e003      	b.n	8001fba <HAL_RCC_OscConfig+0x336>
 8001fb2:	bf00      	nop
 8001fb4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fb8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fba:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8001fbe:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	f000 817d 	beq.w	80022ca <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001fd0:	4ba6      	ldr	r3, [pc, #664]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	f003 030c 	and.w	r3, r3, #12
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d00b      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001fdc:	4ba3      	ldr	r3, [pc, #652]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f003 030c 	and.w	r3, r3, #12
 8001fe4:	2b08      	cmp	r3, #8
 8001fe6:	d172      	bne.n	80020ce <HAL_RCC_OscConfig+0x44a>
 8001fe8:	4ba0      	ldr	r3, [pc, #640]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d16c      	bne.n	80020ce <HAL_RCC_OscConfig+0x44a>
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffa:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
 8001ffe:	fa93 f3a3 	rbit	r3, r3
 8002002:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
  return result;
 8002006:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200a:	fab3 f383 	clz	r3, r3
 800200e:	b2db      	uxtb	r3, r3
 8002010:	095b      	lsrs	r3, r3, #5
 8002012:	b2db      	uxtb	r3, r3
 8002014:	f043 0301 	orr.w	r3, r3, #1
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b01      	cmp	r3, #1
 800201c:	d102      	bne.n	8002024 <HAL_RCC_OscConfig+0x3a0>
 800201e:	4b93      	ldr	r3, [pc, #588]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	e013      	b.n	800204c <HAL_RCC_OscConfig+0x3c8>
 8002024:	2302      	movs	r3, #2
 8002026:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202a:	f8d7 3188 	ldr.w	r3, [r7, #392]	@ 0x188
 800202e:	fa93 f3a3 	rbit	r3, r3
 8002032:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002036:	2302      	movs	r3, #2
 8002038:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800203c:	f8d7 3180 	ldr.w	r3, [r7, #384]	@ 0x180
 8002040:	fa93 f3a3 	rbit	r3, r3
 8002044:	f8c7 317c 	str.w	r3, [r7, #380]	@ 0x17c
 8002048:	4b88      	ldr	r3, [pc, #544]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 800204a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800204c:	2202      	movs	r2, #2
 800204e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
 8002052:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002056:	fa92 f2a2 	rbit	r2, r2
 800205a:	f8c7 2174 	str.w	r2, [r7, #372]	@ 0x174
  return result;
 800205e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8002062:	fab2 f282 	clz	r2, r2
 8002066:	b2d2      	uxtb	r2, r2
 8002068:	f042 0220 	orr.w	r2, r2, #32
 800206c:	b2d2      	uxtb	r2, r2
 800206e:	f002 021f 	and.w	r2, r2, #31
 8002072:	2101      	movs	r1, #1
 8002074:	fa01 f202 	lsl.w	r2, r1, r2
 8002078:	4013      	ands	r3, r2
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00a      	beq.n	8002094 <HAL_RCC_OscConfig+0x410>
 800207e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002082:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	2b01      	cmp	r3, #1
 800208c:	d002      	beq.n	8002094 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	f000 be2e 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002094:	4b75      	ldr	r3, [pc, #468]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800209c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020a0:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	695b      	ldr	r3, [r3, #20]
 80020a8:	21f8      	movs	r1, #248	@ 0xf8
 80020aa:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ae:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80020b2:	fa91 f1a1 	rbit	r1, r1
 80020b6:	f8c7 116c 	str.w	r1, [r7, #364]	@ 0x16c
  return result;
 80020ba:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80020be:	fab1 f181 	clz	r1, r1
 80020c2:	b2c9      	uxtb	r1, r1
 80020c4:	408b      	lsls	r3, r1
 80020c6:	4969      	ldr	r1, [pc, #420]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 80020c8:	4313      	orrs	r3, r2
 80020ca:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020cc:	e0fd      	b.n	80022ca <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020ce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80020d2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	f000 8088 	beq.w	80021f0 <HAL_RCC_OscConfig+0x56c>
 80020e0:	2301      	movs	r3, #1
 80020e2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 80020ea:	fa93 f3a3 	rbit	r3, r3
 80020ee:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
  return result;
 80020f2:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80020f6:	fab3 f383 	clz	r3, r3
 80020fa:	b2db      	uxtb	r3, r3
 80020fc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002100:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	461a      	mov	r2, r3
 8002108:	2301      	movs	r3, #1
 800210a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210c:	f7fe fcd8 	bl	8000ac0 <HAL_GetTick>
 8002110:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002114:	e00a      	b.n	800212c <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002116:	f7fe fcd3 	bl	8000ac0 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	2b02      	cmp	r3, #2
 8002124:	d902      	bls.n	800212c <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8002126:	2303      	movs	r3, #3
 8002128:	f000 bde2 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
 800212c:	2302      	movs	r3, #2
 800212e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002132:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8002136:	fa93 f3a3 	rbit	r3, r3
 800213a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
  return result;
 800213e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002142:	fab3 f383 	clz	r3, r3
 8002146:	b2db      	uxtb	r3, r3
 8002148:	095b      	lsrs	r3, r3, #5
 800214a:	b2db      	uxtb	r3, r3
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	b2db      	uxtb	r3, r3
 8002152:	2b01      	cmp	r3, #1
 8002154:	d102      	bne.n	800215c <HAL_RCC_OscConfig+0x4d8>
 8002156:	4b45      	ldr	r3, [pc, #276]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	e013      	b.n	8002184 <HAL_RCC_OscConfig+0x500>
 800215c:	2302      	movs	r3, #2
 800215e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002162:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002166:	fa93 f3a3 	rbit	r3, r3
 800216a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800216e:	2302      	movs	r3, #2
 8002170:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8002174:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 8002178:	fa93 f3a3 	rbit	r3, r3
 800217c:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
 8002180:	4b3a      	ldr	r3, [pc, #232]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8002182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002184:	2202      	movs	r2, #2
 8002186:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
 800218a:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 800218e:	fa92 f2a2 	rbit	r2, r2
 8002192:	f8c7 2144 	str.w	r2, [r7, #324]	@ 0x144
  return result;
 8002196:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 800219a:	fab2 f282 	clz	r2, r2
 800219e:	b2d2      	uxtb	r2, r2
 80021a0:	f042 0220 	orr.w	r2, r2, #32
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	f002 021f 	and.w	r2, r2, #31
 80021aa:	2101      	movs	r1, #1
 80021ac:	fa01 f202 	lsl.w	r2, r1, r2
 80021b0:	4013      	ands	r3, r2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d0af      	beq.n	8002116 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021b6:	4b2d      	ldr	r3, [pc, #180]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021be:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80021c2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	695b      	ldr	r3, [r3, #20]
 80021ca:	21f8      	movs	r1, #248	@ 0xf8
 80021cc:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d0:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80021d4:	fa91 f1a1 	rbit	r1, r1
 80021d8:	f8c7 113c 	str.w	r1, [r7, #316]	@ 0x13c
  return result;
 80021dc:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80021e0:	fab1 f181 	clz	r1, r1
 80021e4:	b2c9      	uxtb	r1, r1
 80021e6:	408b      	lsls	r3, r1
 80021e8:	4920      	ldr	r1, [pc, #128]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 80021ea:	4313      	orrs	r3, r2
 80021ec:	600b      	str	r3, [r1, #0]
 80021ee:	e06c      	b.n	80022ca <HAL_RCC_OscConfig+0x646>
 80021f0:	2301      	movs	r3, #1
 80021f2:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80021fa:	fa93 f3a3 	rbit	r3, r3
 80021fe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  return result;
 8002202:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002206:	fab3 f383 	clz	r3, r3
 800220a:	b2db      	uxtb	r3, r3
 800220c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002210:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	461a      	mov	r2, r3
 8002218:	2300      	movs	r3, #0
 800221a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800221c:	f7fe fc50 	bl	8000ac0 <HAL_GetTick>
 8002220:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002224:	e00a      	b.n	800223c <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002226:	f7fe fc4b 	bl	8000ac0 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	2b02      	cmp	r3, #2
 8002234:	d902      	bls.n	800223c <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	f000 bd5a 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
 800223c:	2302      	movs	r3, #2
 800223e:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002242:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8002246:	fa93 f3a3 	rbit	r3, r3
 800224a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  return result;
 800224e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002252:	fab3 f383 	clz	r3, r3
 8002256:	b2db      	uxtb	r3, r3
 8002258:	095b      	lsrs	r3, r3, #5
 800225a:	b2db      	uxtb	r3, r3
 800225c:	f043 0301 	orr.w	r3, r3, #1
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b01      	cmp	r3, #1
 8002264:	d104      	bne.n	8002270 <HAL_RCC_OscConfig+0x5ec>
 8002266:	4b01      	ldr	r3, [pc, #4]	@ (800226c <HAL_RCC_OscConfig+0x5e8>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	e015      	b.n	8002298 <HAL_RCC_OscConfig+0x614>
 800226c:	40021000 	.word	0x40021000
 8002270:	2302      	movs	r3, #2
 8002272:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002276:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800227a:	fa93 f3a3 	rbit	r3, r3
 800227e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8002282:	2302      	movs	r3, #2
 8002284:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8002288:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800228c:	fa93 f3a3 	rbit	r3, r3
 8002290:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 8002294:	4bc8      	ldr	r3, [pc, #800]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 8002296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002298:	2202      	movs	r2, #2
 800229a:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
 800229e:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80022a2:	fa92 f2a2 	rbit	r2, r2
 80022a6:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
  return result;
 80022aa:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80022ae:	fab2 f282 	clz	r2, r2
 80022b2:	b2d2      	uxtb	r2, r2
 80022b4:	f042 0220 	orr.w	r2, r2, #32
 80022b8:	b2d2      	uxtb	r2, r2
 80022ba:	f002 021f 	and.w	r2, r2, #31
 80022be:	2101      	movs	r1, #1
 80022c0:	fa01 f202 	lsl.w	r2, r1, r2
 80022c4:	4013      	ands	r3, r2
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d1ad      	bne.n	8002226 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022ca:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022ce:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f003 0308 	and.w	r3, r3, #8
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 8110 	beq.w	8002500 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022e0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80022e4:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d079      	beq.n	80023e4 <HAL_RCC_OscConfig+0x760>
 80022f0:	2301      	movs	r3, #1
 80022f2:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022f6:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80022fa:	fa93 f3a3 	rbit	r3, r3
 80022fe:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
  return result;
 8002302:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002306:	fab3 f383 	clz	r3, r3
 800230a:	b2db      	uxtb	r3, r3
 800230c:	461a      	mov	r2, r3
 800230e:	4bab      	ldr	r3, [pc, #684]	@ (80025bc <HAL_RCC_OscConfig+0x938>)
 8002310:	4413      	add	r3, r2
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	461a      	mov	r2, r3
 8002316:	2301      	movs	r3, #1
 8002318:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800231a:	f7fe fbd1 	bl	8000ac0 <HAL_GetTick>
 800231e:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002322:	e00a      	b.n	800233a <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002324:	f7fe fbcc 	bl	8000ac0 <HAL_GetTick>
 8002328:	4602      	mov	r2, r0
 800232a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d902      	bls.n	800233a <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	f000 bcdb 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
 800233a:	2302      	movs	r3, #2
 800233c:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002340:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 8002344:	fa93 f3a3 	rbit	r3, r3
 8002348:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800234c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002350:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002354:	2202      	movs	r2, #2
 8002356:	601a      	str	r2, [r3, #0]
 8002358:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800235c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	fa93 f2a3 	rbit	r2, r3
 8002366:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800236a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800236e:	601a      	str	r2, [r3, #0]
 8002370:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002374:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002378:	2202      	movs	r2, #2
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002380:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	fa93 f2a3 	rbit	r2, r3
 800238a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800238e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002392:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002394:	4b88      	ldr	r3, [pc, #544]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 8002396:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002398:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800239c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80023a0:	2102      	movs	r1, #2
 80023a2:	6019      	str	r1, [r3, #0]
 80023a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023a8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	fa93 f1a3 	rbit	r1, r3
 80023b2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023b6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023ba:	6019      	str	r1, [r3, #0]
  return result;
 80023bc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023c0:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	fab3 f383 	clz	r3, r3
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	f003 031f 	and.w	r3, r3, #31
 80023d6:	2101      	movs	r1, #1
 80023d8:	fa01 f303 	lsl.w	r3, r1, r3
 80023dc:	4013      	ands	r3, r2
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d0a0      	beq.n	8002324 <HAL_RCC_OscConfig+0x6a0>
 80023e2:	e08d      	b.n	8002500 <HAL_RCC_OscConfig+0x87c>
 80023e4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023e8:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023ec:	2201      	movs	r2, #1
 80023ee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80023f4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	fa93 f2a3 	rbit	r2, r3
 80023fe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002402:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002406:	601a      	str	r2, [r3, #0]
  return result;
 8002408:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800240c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002410:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002412:	fab3 f383 	clz	r3, r3
 8002416:	b2db      	uxtb	r3, r3
 8002418:	461a      	mov	r2, r3
 800241a:	4b68      	ldr	r3, [pc, #416]	@ (80025bc <HAL_RCC_OscConfig+0x938>)
 800241c:	4413      	add	r3, r2
 800241e:	009b      	lsls	r3, r3, #2
 8002420:	461a      	mov	r2, r3
 8002422:	2300      	movs	r3, #0
 8002424:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002426:	f7fe fb4b 	bl	8000ac0 <HAL_GetTick>
 800242a:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800242e:	e00a      	b.n	8002446 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002430:	f7fe fb46 	bl	8000ac0 <HAL_GetTick>
 8002434:	4602      	mov	r2, r0
 8002436:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 800243a:	1ad3      	subs	r3, r2, r3
 800243c:	2b02      	cmp	r3, #2
 800243e:	d902      	bls.n	8002446 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002440:	2303      	movs	r3, #3
 8002442:	f000 bc55 	b.w	8002cf0 <HAL_RCC_OscConfig+0x106c>
 8002446:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800244a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800244e:	2202      	movs	r2, #2
 8002450:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002452:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002456:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	fa93 f2a3 	rbit	r2, r3
 8002460:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002464:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800246e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002472:	2202      	movs	r2, #2
 8002474:	601a      	str	r2, [r3, #0]
 8002476:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800247a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	fa93 f2a3 	rbit	r2, r3
 8002484:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002488:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800248c:	601a      	str	r2, [r3, #0]
 800248e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002492:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002496:	2202      	movs	r2, #2
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800249e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	fa93 f2a3 	rbit	r2, r3
 80024a8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ac:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80024b0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80024b2:	4b41      	ldr	r3, [pc, #260]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 80024b4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024b6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024ba:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80024be:	2102      	movs	r1, #2
 80024c0:	6019      	str	r1, [r3, #0]
 80024c2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024c6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	fa93 f1a3 	rbit	r1, r3
 80024d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024d4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024d8:	6019      	str	r1, [r3, #0]
  return result;
 80024da:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80024de:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	fab3 f383 	clz	r3, r3
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	f003 031f 	and.w	r3, r3, #31
 80024f4:	2101      	movs	r1, #1
 80024f6:	fa01 f303 	lsl.w	r3, r1, r3
 80024fa:	4013      	ands	r3, r2
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d197      	bne.n	8002430 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002500:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002504:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f003 0304 	and.w	r3, r3, #4
 8002510:	2b00      	cmp	r3, #0
 8002512:	f000 81a1 	beq.w	8002858 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800251c:	4b26      	ldr	r3, [pc, #152]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 800251e:	69db      	ldr	r3, [r3, #28]
 8002520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002524:	2b00      	cmp	r3, #0
 8002526:	d116      	bne.n	8002556 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002528:	4b23      	ldr	r3, [pc, #140]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 800252a:	69db      	ldr	r3, [r3, #28]
 800252c:	4a22      	ldr	r2, [pc, #136]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 800252e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002532:	61d3      	str	r3, [r2, #28]
 8002534:	4b20      	ldr	r3, [pc, #128]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 8002536:	69db      	ldr	r3, [r3, #28]
 8002538:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800253c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002540:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 8002544:	601a      	str	r2, [r3, #0]
 8002546:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800254a:	f5a3 73fc 	sub.w	r3, r3, #504	@ 0x1f8
 800254e:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002550:	2301      	movs	r3, #1
 8002552:	f887 31ff 	strb.w	r3, [r7, #511]	@ 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002556:	4b1a      	ldr	r3, [pc, #104]	@ (80025c0 <HAL_RCC_OscConfig+0x93c>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800255e:	2b00      	cmp	r3, #0
 8002560:	d11a      	bne.n	8002598 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002562:	4b17      	ldr	r3, [pc, #92]	@ (80025c0 <HAL_RCC_OscConfig+0x93c>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4a16      	ldr	r2, [pc, #88]	@ (80025c0 <HAL_RCC_OscConfig+0x93c>)
 8002568:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800256c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800256e:	f7fe faa7 	bl	8000ac0 <HAL_GetTick>
 8002572:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002576:	e009      	b.n	800258c <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002578:	f7fe faa2 	bl	8000ac0 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002582:	1ad3      	subs	r3, r2, r3
 8002584:	2b64      	cmp	r3, #100	@ 0x64
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e3b1      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800258c:	4b0c      	ldr	r3, [pc, #48]	@ (80025c0 <HAL_RCC_OscConfig+0x93c>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002594:	2b00      	cmp	r3, #0
 8002596:	d0ef      	beq.n	8002578 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002598:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800259c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	68db      	ldr	r3, [r3, #12]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d10d      	bne.n	80025c4 <HAL_RCC_OscConfig+0x940>
 80025a8:	4b03      	ldr	r3, [pc, #12]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 80025aa:	6a1b      	ldr	r3, [r3, #32]
 80025ac:	4a02      	ldr	r2, [pc, #8]	@ (80025b8 <HAL_RCC_OscConfig+0x934>)
 80025ae:	f043 0301 	orr.w	r3, r3, #1
 80025b2:	6213      	str	r3, [r2, #32]
 80025b4:	e03c      	b.n	8002630 <HAL_RCC_OscConfig+0x9ac>
 80025b6:	bf00      	nop
 80025b8:	40021000 	.word	0x40021000
 80025bc:	10908120 	.word	0x10908120
 80025c0:	40007000 	.word	0x40007000
 80025c4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025c8:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68db      	ldr	r3, [r3, #12]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d10c      	bne.n	80025ee <HAL_RCC_OscConfig+0x96a>
 80025d4:	4bc1      	ldr	r3, [pc, #772]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80025d6:	6a1b      	ldr	r3, [r3, #32]
 80025d8:	4ac0      	ldr	r2, [pc, #768]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80025da:	f023 0301 	bic.w	r3, r3, #1
 80025de:	6213      	str	r3, [r2, #32]
 80025e0:	4bbe      	ldr	r3, [pc, #760]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80025e2:	6a1b      	ldr	r3, [r3, #32]
 80025e4:	4abd      	ldr	r2, [pc, #756]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80025e6:	f023 0304 	bic.w	r3, r3, #4
 80025ea:	6213      	str	r3, [r2, #32]
 80025ec:	e020      	b.n	8002630 <HAL_RCC_OscConfig+0x9ac>
 80025ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80025f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68db      	ldr	r3, [r3, #12]
 80025fa:	2b05      	cmp	r3, #5
 80025fc:	d10c      	bne.n	8002618 <HAL_RCC_OscConfig+0x994>
 80025fe:	4bb7      	ldr	r3, [pc, #732]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 8002600:	6a1b      	ldr	r3, [r3, #32]
 8002602:	4ab6      	ldr	r2, [pc, #728]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 8002604:	f043 0304 	orr.w	r3, r3, #4
 8002608:	6213      	str	r3, [r2, #32]
 800260a:	4bb4      	ldr	r3, [pc, #720]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	4ab3      	ldr	r2, [pc, #716]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 8002610:	f043 0301 	orr.w	r3, r3, #1
 8002614:	6213      	str	r3, [r2, #32]
 8002616:	e00b      	b.n	8002630 <HAL_RCC_OscConfig+0x9ac>
 8002618:	4bb0      	ldr	r3, [pc, #704]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	4aaf      	ldr	r2, [pc, #700]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 800261e:	f023 0301 	bic.w	r3, r3, #1
 8002622:	6213      	str	r3, [r2, #32]
 8002624:	4bad      	ldr	r3, [pc, #692]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 8002626:	6a1b      	ldr	r3, [r3, #32]
 8002628:	4aac      	ldr	r2, [pc, #688]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 800262a:	f023 0304 	bic.w	r3, r3, #4
 800262e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002630:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002634:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68db      	ldr	r3, [r3, #12]
 800263c:	2b00      	cmp	r3, #0
 800263e:	f000 8081 	beq.w	8002744 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002642:	f7fe fa3d 	bl	8000ac0 <HAL_GetTick>
 8002646:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800264a:	e00b      	b.n	8002664 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800264c:	f7fe fa38 	bl	8000ac0 <HAL_GetTick>
 8002650:	4602      	mov	r2, r0
 8002652:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800265c:	4293      	cmp	r3, r2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e345      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
 8002664:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002668:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800266c:	2202      	movs	r2, #2
 800266e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002670:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002674:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	fa93 f2a3 	rbit	r2, r3
 800267e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002682:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002686:	601a      	str	r2, [r3, #0]
 8002688:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800268c:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8002690:	2202      	movs	r2, #2
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002698:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	fa93 f2a3 	rbit	r2, r3
 80026a2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026a6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026aa:	601a      	str	r2, [r3, #0]
  return result;
 80026ac:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026b0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80026b4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026b6:	fab3 f383 	clz	r3, r3
 80026ba:	b2db      	uxtb	r3, r3
 80026bc:	095b      	lsrs	r3, r3, #5
 80026be:	b2db      	uxtb	r3, r3
 80026c0:	f043 0302 	orr.w	r3, r3, #2
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b02      	cmp	r3, #2
 80026c8:	d102      	bne.n	80026d0 <HAL_RCC_OscConfig+0xa4c>
 80026ca:	4b84      	ldr	r3, [pc, #528]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	e013      	b.n	80026f8 <HAL_RCC_OscConfig+0xa74>
 80026d0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026d4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026d8:	2202      	movs	r2, #2
 80026da:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026dc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026e0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	fa93 f2a3 	rbit	r2, r3
 80026ea:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80026ee:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80026f2:	601a      	str	r2, [r3, #0]
 80026f4:	4b79      	ldr	r3, [pc, #484]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80026f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026f8:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80026fc:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 8002700:	2102      	movs	r1, #2
 8002702:	6011      	str	r1, [r2, #0]
 8002704:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002708:	f5a2 72ac 	sub.w	r2, r2, #344	@ 0x158
 800270c:	6812      	ldr	r2, [r2, #0]
 800270e:	fa92 f1a2 	rbit	r1, r2
 8002712:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002716:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800271a:	6011      	str	r1, [r2, #0]
  return result;
 800271c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002720:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002724:	6812      	ldr	r2, [r2, #0]
 8002726:	fab2 f282 	clz	r2, r2
 800272a:	b2d2      	uxtb	r2, r2
 800272c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002730:	b2d2      	uxtb	r2, r2
 8002732:	f002 021f 	and.w	r2, r2, #31
 8002736:	2101      	movs	r1, #1
 8002738:	fa01 f202 	lsl.w	r2, r1, r2
 800273c:	4013      	ands	r3, r2
 800273e:	2b00      	cmp	r3, #0
 8002740:	d084      	beq.n	800264c <HAL_RCC_OscConfig+0x9c8>
 8002742:	e07f      	b.n	8002844 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002744:	f7fe f9bc 	bl	8000ac0 <HAL_GetTick>
 8002748:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800274c:	e00b      	b.n	8002766 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800274e:	f7fe f9b7 	bl	8000ac0 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800275e:	4293      	cmp	r3, r2
 8002760:	d901      	bls.n	8002766 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002762:	2303      	movs	r3, #3
 8002764:	e2c4      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
 8002766:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800276a:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800276e:	2202      	movs	r2, #2
 8002770:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002772:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002776:	f5a3 73b0 	sub.w	r3, r3, #352	@ 0x160
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	fa93 f2a3 	rbit	r2, r3
 8002780:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002784:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002788:	601a      	str	r2, [r3, #0]
 800278a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800278e:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002792:	2202      	movs	r2, #2
 8002794:	601a      	str	r2, [r3, #0]
 8002796:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800279a:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	fa93 f2a3 	rbit	r2, r3
 80027a4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027a8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027ac:	601a      	str	r2, [r3, #0]
  return result;
 80027ae:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027b2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80027b6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027b8:	fab3 f383 	clz	r3, r3
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	095b      	lsrs	r3, r3, #5
 80027c0:	b2db      	uxtb	r3, r3
 80027c2:	f043 0302 	orr.w	r3, r3, #2
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	2b02      	cmp	r3, #2
 80027ca:	d102      	bne.n	80027d2 <HAL_RCC_OscConfig+0xb4e>
 80027cc:	4b43      	ldr	r3, [pc, #268]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80027ce:	6a1b      	ldr	r3, [r3, #32]
 80027d0:	e013      	b.n	80027fa <HAL_RCC_OscConfig+0xb76>
 80027d2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027d6:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027da:	2202      	movs	r2, #2
 80027dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027de:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027e2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	fa93 f2a3 	rbit	r2, r3
 80027ec:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80027f0:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80027f4:	601a      	str	r2, [r3, #0]
 80027f6:	4b39      	ldr	r3, [pc, #228]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 80027f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80027fe:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 8002802:	2102      	movs	r1, #2
 8002804:	6011      	str	r1, [r2, #0]
 8002806:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 800280a:	f5a2 72bc 	sub.w	r2, r2, #376	@ 0x178
 800280e:	6812      	ldr	r2, [r2, #0]
 8002810:	fa92 f1a2 	rbit	r1, r2
 8002814:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002818:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 800281c:	6011      	str	r1, [r2, #0]
  return result;
 800281e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002822:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002826:	6812      	ldr	r2, [r2, #0]
 8002828:	fab2 f282 	clz	r2, r2
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002832:	b2d2      	uxtb	r2, r2
 8002834:	f002 021f 	and.w	r2, r2, #31
 8002838:	2101      	movs	r1, #1
 800283a:	fa01 f202 	lsl.w	r2, r1, r2
 800283e:	4013      	ands	r3, r2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d184      	bne.n	800274e <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002844:	f897 31ff 	ldrb.w	r3, [r7, #511]	@ 0x1ff
 8002848:	2b01      	cmp	r3, #1
 800284a:	d105      	bne.n	8002858 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800284c:	4b23      	ldr	r3, [pc, #140]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	4a22      	ldr	r2, [pc, #136]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 8002852:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002856:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002858:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800285c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	69db      	ldr	r3, [r3, #28]
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 8242 	beq.w	8002cee <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800286a:	4b1c      	ldr	r3, [pc, #112]	@ (80028dc <HAL_RCC_OscConfig+0xc58>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f003 030c 	and.w	r3, r3, #12
 8002872:	2b08      	cmp	r3, #8
 8002874:	f000 8213 	beq.w	8002c9e <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002878:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800287c:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	69db      	ldr	r3, [r3, #28]
 8002884:	2b02      	cmp	r3, #2
 8002886:	f040 8162 	bne.w	8002b4e <HAL_RCC_OscConfig+0xeca>
 800288a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800288e:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 8002892:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002896:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002898:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800289c:	f5a3 73c0 	sub.w	r3, r3, #384	@ 0x180
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	fa93 f2a3 	rbit	r2, r3
 80028a6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028aa:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028ae:	601a      	str	r2, [r3, #0]
  return result;
 80028b0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028b4:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 80028b8:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ba:	fab3 f383 	clz	r3, r3
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80028c4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80028c8:	009b      	lsls	r3, r3, #2
 80028ca:	461a      	mov	r2, r3
 80028cc:	2300      	movs	r3, #0
 80028ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d0:	f7fe f8f6 	bl	8000ac0 <HAL_GetTick>
 80028d4:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028d8:	e00c      	b.n	80028f4 <HAL_RCC_OscConfig+0xc70>
 80028da:	bf00      	nop
 80028dc:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e0:	f7fe f8ee 	bl	8000ac0 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 80028ea:	1ad3      	subs	r3, r2, r3
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	d901      	bls.n	80028f4 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 80028f0:	2303      	movs	r3, #3
 80028f2:	e1fd      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
 80028f4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80028f8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 80028fc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002900:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002902:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002906:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	fa93 f2a3 	rbit	r2, r3
 8002910:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002914:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002918:	601a      	str	r2, [r3, #0]
  return result;
 800291a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800291e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002922:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002924:	fab3 f383 	clz	r3, r3
 8002928:	b2db      	uxtb	r3, r3
 800292a:	095b      	lsrs	r3, r3, #5
 800292c:	b2db      	uxtb	r3, r3
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	b2db      	uxtb	r3, r3
 8002934:	2b01      	cmp	r3, #1
 8002936:	d102      	bne.n	800293e <HAL_RCC_OscConfig+0xcba>
 8002938:	4bb0      	ldr	r3, [pc, #704]	@ (8002bfc <HAL_RCC_OscConfig+0xf78>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	e027      	b.n	800298e <HAL_RCC_OscConfig+0xd0a>
 800293e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002942:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002946:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800294a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800294c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002950:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	fa93 f2a3 	rbit	r2, r3
 800295a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 800295e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002962:	601a      	str	r2, [r3, #0]
 8002964:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002968:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800296c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002970:	601a      	str	r2, [r3, #0]
 8002972:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002976:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	fa93 f2a3 	rbit	r2, r3
 8002980:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002984:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002988:	601a      	str	r2, [r3, #0]
 800298a:	4b9c      	ldr	r3, [pc, #624]	@ (8002bfc <HAL_RCC_OscConfig+0xf78>)
 800298c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800298e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002992:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 8002996:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 800299a:	6011      	str	r1, [r2, #0]
 800299c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029a0:	f5a2 72d0 	sub.w	r2, r2, #416	@ 0x1a0
 80029a4:	6812      	ldr	r2, [r2, #0]
 80029a6:	fa92 f1a2 	rbit	r1, r2
 80029aa:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029ae:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029b2:	6011      	str	r1, [r2, #0]
  return result;
 80029b4:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 80029b8:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 80029bc:	6812      	ldr	r2, [r2, #0]
 80029be:	fab2 f282 	clz	r2, r2
 80029c2:	b2d2      	uxtb	r2, r2
 80029c4:	f042 0220 	orr.w	r2, r2, #32
 80029c8:	b2d2      	uxtb	r2, r2
 80029ca:	f002 021f 	and.w	r2, r2, #31
 80029ce:	2101      	movs	r1, #1
 80029d0:	fa01 f202 	lsl.w	r2, r1, r2
 80029d4:	4013      	ands	r3, r2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d182      	bne.n	80028e0 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029da:	4b88      	ldr	r3, [pc, #544]	@ (8002bfc <HAL_RCC_OscConfig+0xf78>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80029e2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029e6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80029ee:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 80029f2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	430b      	orrs	r3, r1
 80029fc:	497f      	ldr	r1, [pc, #508]	@ (8002bfc <HAL_RCC_OscConfig+0xf78>)
 80029fe:	4313      	orrs	r3, r2
 8002a00:	604b      	str	r3, [r1, #4]
 8002a02:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a06:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002a0a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002a0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a10:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a14:	f5a3 73d4 	sub.w	r3, r3, #424	@ 0x1a8
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	fa93 f2a3 	rbit	r2, r3
 8002a1e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a22:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a26:	601a      	str	r2, [r3, #0]
  return result;
 8002a28:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a2c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002a30:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a32:	fab3 f383 	clz	r3, r3
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002a3c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	461a      	mov	r2, r3
 8002a44:	2301      	movs	r3, #1
 8002a46:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a48:	f7fe f83a 	bl	8000ac0 <HAL_GetTick>
 8002a4c:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a50:	e009      	b.n	8002a66 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a52:	f7fe f835 	bl	8000ac0 <HAL_GetTick>
 8002a56:	4602      	mov	r2, r0
 8002a58:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e144      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
 8002a66:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a6a:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a6e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002a72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a78:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	fa93 f2a3 	rbit	r2, r3
 8002a82:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a86:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a8a:	601a      	str	r2, [r3, #0]
  return result;
 8002a8c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002a90:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002a94:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002a96:	fab3 f383 	clz	r3, r3
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	095b      	lsrs	r3, r3, #5
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	f043 0301 	orr.w	r3, r3, #1
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	2b01      	cmp	r3, #1
 8002aa8:	d102      	bne.n	8002ab0 <HAL_RCC_OscConfig+0xe2c>
 8002aaa:	4b54      	ldr	r3, [pc, #336]	@ (8002bfc <HAL_RCC_OscConfig+0xf78>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	e027      	b.n	8002b00 <HAL_RCC_OscConfig+0xe7c>
 8002ab0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ab4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ab8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002abc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002abe:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ac2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	fa93 f2a3 	rbit	r2, r3
 8002acc:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ad0:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002ad4:	601a      	str	r2, [r3, #0]
 8002ad6:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ada:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002ade:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ae2:	601a      	str	r2, [r3, #0]
 8002ae4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ae8:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	fa93 f2a3 	rbit	r2, r3
 8002af2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002af6:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	4b3f      	ldr	r3, [pc, #252]	@ (8002bfc <HAL_RCC_OscConfig+0xf78>)
 8002afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b00:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b04:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002b08:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002b0c:	6011      	str	r1, [r2, #0]
 8002b0e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b12:	f5a2 72e4 	sub.w	r2, r2, #456	@ 0x1c8
 8002b16:	6812      	ldr	r2, [r2, #0]
 8002b18:	fa92 f1a2 	rbit	r1, r2
 8002b1c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b20:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b24:	6011      	str	r1, [r2, #0]
  return result;
 8002b26:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002b2a:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002b2e:	6812      	ldr	r2, [r2, #0]
 8002b30:	fab2 f282 	clz	r2, r2
 8002b34:	b2d2      	uxtb	r2, r2
 8002b36:	f042 0220 	orr.w	r2, r2, #32
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	f002 021f 	and.w	r2, r2, #31
 8002b40:	2101      	movs	r1, #1
 8002b42:	fa01 f202 	lsl.w	r2, r1, r2
 8002b46:	4013      	ands	r3, r2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d082      	beq.n	8002a52 <HAL_RCC_OscConfig+0xdce>
 8002b4c:	e0cf      	b.n	8002cee <HAL_RCC_OscConfig+0x106a>
 8002b4e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b52:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002b56:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002b5a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b60:	f5a3 73e8 	sub.w	r3, r3, #464	@ 0x1d0
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	fa93 f2a3 	rbit	r2, r3
 8002b6a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b6e:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b72:	601a      	str	r2, [r3, #0]
  return result;
 8002b74:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002b78:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002b7c:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b7e:	fab3 f383 	clz	r3, r3
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002b88:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002b8c:	009b      	lsls	r3, r3, #2
 8002b8e:	461a      	mov	r2, r3
 8002b90:	2300      	movs	r3, #0
 8002b92:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b94:	f7fd ff94 	bl	8000ac0 <HAL_GetTick>
 8002b98:	f8c7 01f8 	str.w	r0, [r7, #504]	@ 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b9c:	e009      	b.n	8002bb2 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002b9e:	f7fd ff8f 	bl	8000ac0 <HAL_GetTick>
 8002ba2:	4602      	mov	r2, r0
 8002ba4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e09e      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
 8002bb2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bb6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002bba:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002bbe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bc0:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bc4:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	fa93 f2a3 	rbit	r2, r3
 8002bce:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bd2:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002bd6:	601a      	str	r2, [r3, #0]
  return result;
 8002bd8:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002bdc:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002be0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002be2:	fab3 f383 	clz	r3, r3
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	095b      	lsrs	r3, r3, #5
 8002bea:	b2db      	uxtb	r3, r3
 8002bec:	f043 0301 	orr.w	r3, r3, #1
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b01      	cmp	r3, #1
 8002bf4:	d104      	bne.n	8002c00 <HAL_RCC_OscConfig+0xf7c>
 8002bf6:	4b01      	ldr	r3, [pc, #4]	@ (8002bfc <HAL_RCC_OscConfig+0xf78>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	e029      	b.n	8002c50 <HAL_RCC_OscConfig+0xfcc>
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c04:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c0e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c12:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	fa93 f2a3 	rbit	r2, r3
 8002c1c:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c20:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002c24:	601a      	str	r2, [r3, #0]
 8002c26:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c2a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c2e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c38:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	fa93 f2a3 	rbit	r2, r3
 8002c42:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002c46:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cfc <HAL_RCC_OscConfig+0x1078>)
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c50:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c54:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002c58:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002c5c:	6011      	str	r1, [r2, #0]
 8002c5e:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c62:	f5a2 72f8 	sub.w	r2, r2, #496	@ 0x1f0
 8002c66:	6812      	ldr	r2, [r2, #0]
 8002c68:	fa92 f1a2 	rbit	r1, r2
 8002c6c:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c70:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c74:	6011      	str	r1, [r2, #0]
  return result;
 8002c76:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002c7a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002c7e:	6812      	ldr	r2, [r2, #0]
 8002c80:	fab2 f282 	clz	r2, r2
 8002c84:	b2d2      	uxtb	r2, r2
 8002c86:	f042 0220 	orr.w	r2, r2, #32
 8002c8a:	b2d2      	uxtb	r2, r2
 8002c8c:	f002 021f 	and.w	r2, r2, #31
 8002c90:	2101      	movs	r1, #1
 8002c92:	fa01 f202 	lsl.w	r2, r1, r2
 8002c96:	4013      	ands	r3, r2
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d180      	bne.n	8002b9e <HAL_RCC_OscConfig+0xf1a>
 8002c9c:	e027      	b.n	8002cee <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c9e:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002ca2:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	69db      	ldr	r3, [r3, #28]
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d101      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	e01e      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002cb2:	4b12      	ldr	r3, [pc, #72]	@ (8002cfc <HAL_RCC_OscConfig+0x1078>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002cba:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002cbe:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002cc2:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cc6:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	6a1b      	ldr	r3, [r3, #32]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d10b      	bne.n	8002cea <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8002cd2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002cd6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002cda:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002cde:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ce6:	429a      	cmp	r2, r3
 8002ce8:	d001      	beq.n	8002cee <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e000      	b.n	8002cf0 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	f507 7700 	add.w	r7, r7, #512	@ 0x200
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	40021000 	.word	0x40021000

08002d00 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b09e      	sub	sp, #120	@ 0x78
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	6078      	str	r0, [r7, #4]
 8002d08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d101      	bne.n	8002d18 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002d14:	2301      	movs	r3, #1
 8002d16:	e162      	b.n	8002fde <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d18:	4b90      	ldr	r3, [pc, #576]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f003 0307 	and.w	r3, r3, #7
 8002d20:	683a      	ldr	r2, [r7, #0]
 8002d22:	429a      	cmp	r2, r3
 8002d24:	d910      	bls.n	8002d48 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d26:	4b8d      	ldr	r3, [pc, #564]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f023 0207 	bic.w	r2, r3, #7
 8002d2e:	498b      	ldr	r1, [pc, #556]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d36:	4b89      	ldr	r3, [pc, #548]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f003 0307 	and.w	r3, r3, #7
 8002d3e:	683a      	ldr	r2, [r7, #0]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d001      	beq.n	8002d48 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e14a      	b.n	8002fde <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0302 	and.w	r3, r3, #2
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d008      	beq.n	8002d66 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d54:	4b82      	ldr	r3, [pc, #520]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	497f      	ldr	r1, [pc, #508]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	f000 80dc 	beq.w	8002f2c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	2b01      	cmp	r3, #1
 8002d7a:	d13c      	bne.n	8002df6 <HAL_RCC_ClockConfig+0xf6>
 8002d7c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002d80:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d82:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002d84:	fa93 f3a3 	rbit	r3, r3
 8002d88:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002d8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d8c:	fab3 f383 	clz	r3, r3
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	095b      	lsrs	r3, r3, #5
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	f043 0301 	orr.w	r3, r3, #1
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b01      	cmp	r3, #1
 8002d9e:	d102      	bne.n	8002da6 <HAL_RCC_ClockConfig+0xa6>
 8002da0:	4b6f      	ldr	r3, [pc, #444]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	e00f      	b.n	8002dc6 <HAL_RCC_ClockConfig+0xc6>
 8002da6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002daa:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002dae:	fa93 f3a3 	rbit	r3, r3
 8002db2:	667b      	str	r3, [r7, #100]	@ 0x64
 8002db4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002db8:	663b      	str	r3, [r7, #96]	@ 0x60
 8002dba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002dbc:	fa93 f3a3 	rbit	r3, r3
 8002dc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002dc2:	4b67      	ldr	r3, [pc, #412]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002dc6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002dca:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002dcc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002dce:	fa92 f2a2 	rbit	r2, r2
 8002dd2:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8002dd4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8002dd6:	fab2 f282 	clz	r2, r2
 8002dda:	b2d2      	uxtb	r2, r2
 8002ddc:	f042 0220 	orr.w	r2, r2, #32
 8002de0:	b2d2      	uxtb	r2, r2
 8002de2:	f002 021f 	and.w	r2, r2, #31
 8002de6:	2101      	movs	r1, #1
 8002de8:	fa01 f202 	lsl.w	r2, r1, r2
 8002dec:	4013      	ands	r3, r2
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d17b      	bne.n	8002eea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002df2:	2301      	movs	r3, #1
 8002df4:	e0f3      	b.n	8002fde <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d13c      	bne.n	8002e78 <HAL_RCC_ClockConfig+0x178>
 8002dfe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e02:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e04:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e06:	fa93 f3a3 	rbit	r3, r3
 8002e0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002e0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e0e:	fab3 f383 	clz	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	f043 0301 	orr.w	r3, r3, #1
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d102      	bne.n	8002e28 <HAL_RCC_ClockConfig+0x128>
 8002e22:	4b4f      	ldr	r3, [pc, #316]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	e00f      	b.n	8002e48 <HAL_RCC_ClockConfig+0x148>
 8002e28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002e30:	fa93 f3a3 	rbit	r3, r3
 8002e34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002e36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e3a:	643b      	str	r3, [r7, #64]	@ 0x40
 8002e3c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002e3e:	fa93 f3a3 	rbit	r3, r3
 8002e42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002e44:	4b46      	ldr	r3, [pc, #280]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e4c:	63ba      	str	r2, [r7, #56]	@ 0x38
 8002e4e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002e50:	fa92 f2a2 	rbit	r2, r2
 8002e54:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002e56:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002e58:	fab2 f282 	clz	r2, r2
 8002e5c:	b2d2      	uxtb	r2, r2
 8002e5e:	f042 0220 	orr.w	r2, r2, #32
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	f002 021f 	and.w	r2, r2, #31
 8002e68:	2101      	movs	r1, #1
 8002e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8002e6e:	4013      	ands	r3, r2
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d13a      	bne.n	8002eea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002e74:	2301      	movs	r3, #1
 8002e76:	e0b2      	b.n	8002fde <HAL_RCC_ClockConfig+0x2de>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e7e:	fa93 f3a3 	rbit	r3, r3
 8002e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e86:	fab3 f383 	clz	r3, r3
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	095b      	lsrs	r3, r3, #5
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	f043 0301 	orr.w	r3, r3, #1
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b01      	cmp	r3, #1
 8002e98:	d102      	bne.n	8002ea0 <HAL_RCC_ClockConfig+0x1a0>
 8002e9a:	4b31      	ldr	r3, [pc, #196]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	e00d      	b.n	8002ebc <HAL_RCC_ClockConfig+0x1bc>
 8002ea0:	2302      	movs	r3, #2
 8002ea2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ea6:	fa93 f3a3 	rbit	r3, r3
 8002eaa:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eac:	2302      	movs	r3, #2
 8002eae:	623b      	str	r3, [r7, #32]
 8002eb0:	6a3b      	ldr	r3, [r7, #32]
 8002eb2:	fa93 f3a3 	rbit	r3, r3
 8002eb6:	61fb      	str	r3, [r7, #28]
 8002eb8:	4b29      	ldr	r3, [pc, #164]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002eba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ebc:	2202      	movs	r2, #2
 8002ebe:	61ba      	str	r2, [r7, #24]
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	fa92 f2a2 	rbit	r2, r2
 8002ec6:	617a      	str	r2, [r7, #20]
  return result;
 8002ec8:	697a      	ldr	r2, [r7, #20]
 8002eca:	fab2 f282 	clz	r2, r2
 8002ece:	b2d2      	uxtb	r2, r2
 8002ed0:	f042 0220 	orr.w	r2, r2, #32
 8002ed4:	b2d2      	uxtb	r2, r2
 8002ed6:	f002 021f 	and.w	r2, r2, #31
 8002eda:	2101      	movs	r1, #1
 8002edc:	fa01 f202 	lsl.w	r2, r1, r2
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d101      	bne.n	8002eea <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e079      	b.n	8002fde <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eea:	4b1d      	ldr	r3, [pc, #116]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f023 0203 	bic.w	r2, r3, #3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	491a      	ldr	r1, [pc, #104]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002efc:	f7fd fde0 	bl	8000ac0 <HAL_GetTick>
 8002f00:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f02:	e00a      	b.n	8002f1a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f04:	f7fd fddc 	bl	8000ac0 <HAL_GetTick>
 8002f08:	4602      	mov	r2, r0
 8002f0a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f0c:	1ad3      	subs	r3, r2, r3
 8002f0e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e061      	b.n	8002fde <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f1a:	4b11      	ldr	r3, [pc, #68]	@ (8002f60 <HAL_RCC_ClockConfig+0x260>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	f003 020c 	and.w	r2, r3, #12
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	429a      	cmp	r2, r3
 8002f2a:	d1eb      	bne.n	8002f04 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f003 0307 	and.w	r3, r3, #7
 8002f34:	683a      	ldr	r2, [r7, #0]
 8002f36:	429a      	cmp	r2, r3
 8002f38:	d214      	bcs.n	8002f64 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f3a:	4b08      	ldr	r3, [pc, #32]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f023 0207 	bic.w	r2, r3, #7
 8002f42:	4906      	ldr	r1, [pc, #24]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f4a:	4b04      	ldr	r3, [pc, #16]	@ (8002f5c <HAL_RCC_ClockConfig+0x25c>)
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	f003 0307 	and.w	r3, r3, #7
 8002f52:	683a      	ldr	r2, [r7, #0]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d005      	beq.n	8002f64 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	e040      	b.n	8002fde <HAL_RCC_ClockConfig+0x2de>
 8002f5c:	40022000 	.word	0x40022000
 8002f60:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 0304 	and.w	r3, r3, #4
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d008      	beq.n	8002f82 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f70:	4b1d      	ldr	r3, [pc, #116]	@ (8002fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	68db      	ldr	r3, [r3, #12]
 8002f7c:	491a      	ldr	r1, [pc, #104]	@ (8002fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 0308 	and.w	r3, r3, #8
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d009      	beq.n	8002fa2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f8e:	4b16      	ldr	r3, [pc, #88]	@ (8002fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	691b      	ldr	r3, [r3, #16]
 8002f9a:	00db      	lsls	r3, r3, #3
 8002f9c:	4912      	ldr	r1, [pc, #72]	@ (8002fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002fa2:	f000 f829 	bl	8002ff8 <HAL_RCC_GetSysClockFreq>
 8002fa6:	4601      	mov	r1, r0
 8002fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe8 <HAL_RCC_ClockConfig+0x2e8>)
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fb0:	22f0      	movs	r2, #240	@ 0xf0
 8002fb2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	fa92 f2a2 	rbit	r2, r2
 8002fba:	60fa      	str	r2, [r7, #12]
  return result;
 8002fbc:	68fa      	ldr	r2, [r7, #12]
 8002fbe:	fab2 f282 	clz	r2, r2
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	40d3      	lsrs	r3, r2
 8002fc6:	4a09      	ldr	r2, [pc, #36]	@ (8002fec <HAL_RCC_ClockConfig+0x2ec>)
 8002fc8:	5cd3      	ldrb	r3, [r2, r3]
 8002fca:	fa21 f303 	lsr.w	r3, r1, r3
 8002fce:	4a08      	ldr	r2, [pc, #32]	@ (8002ff0 <HAL_RCC_ClockConfig+0x2f0>)
 8002fd0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8002fd2:	4b08      	ldr	r3, [pc, #32]	@ (8002ff4 <HAL_RCC_ClockConfig+0x2f4>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fd fc6c 	bl	80008b4 <HAL_InitTick>
  
  return HAL_OK;
 8002fdc:	2300      	movs	r3, #0
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3778      	adds	r7, #120	@ 0x78
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	08005b60 	.word	0x08005b60
 8002ff0:	20000000 	.word	0x20000000
 8002ff4:	20000004 	.word	0x20000004

08002ff8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b087      	sub	sp, #28
 8002ffc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002ffe:	2300      	movs	r3, #0
 8003000:	60fb      	str	r3, [r7, #12]
 8003002:	2300      	movs	r3, #0
 8003004:	60bb      	str	r3, [r7, #8]
 8003006:	2300      	movs	r3, #0
 8003008:	617b      	str	r3, [r7, #20]
 800300a:	2300      	movs	r3, #0
 800300c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800300e:	2300      	movs	r3, #0
 8003010:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003012:	4b1e      	ldr	r3, [pc, #120]	@ (800308c <HAL_RCC_GetSysClockFreq+0x94>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	2b04      	cmp	r3, #4
 8003020:	d002      	beq.n	8003028 <HAL_RCC_GetSysClockFreq+0x30>
 8003022:	2b08      	cmp	r3, #8
 8003024:	d003      	beq.n	800302e <HAL_RCC_GetSysClockFreq+0x36>
 8003026:	e026      	b.n	8003076 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003028:	4b19      	ldr	r3, [pc, #100]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x98>)
 800302a:	613b      	str	r3, [r7, #16]
      break;
 800302c:	e026      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	0c9b      	lsrs	r3, r3, #18
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	4a17      	ldr	r2, [pc, #92]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003038:	5cd3      	ldrb	r3, [r2, r3]
 800303a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800303c:	4b13      	ldr	r3, [pc, #76]	@ (800308c <HAL_RCC_GetSysClockFreq+0x94>)
 800303e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003040:	f003 030f 	and.w	r3, r3, #15
 8003044:	4a14      	ldr	r2, [pc, #80]	@ (8003098 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003046:	5cd3      	ldrb	r3, [r2, r3]
 8003048:	60bb      	str	r3, [r7, #8]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003050:	2b00      	cmp	r3, #0
 8003052:	d008      	beq.n	8003066 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003054:	4a0e      	ldr	r2, [pc, #56]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x98>)
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	fbb2 f2f3 	udiv	r2, r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	fb02 f303 	mul.w	r3, r2, r3
 8003062:	617b      	str	r3, [r7, #20]
 8003064:	e004      	b.n	8003070 <HAL_RCC_GetSysClockFreq+0x78>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a0c      	ldr	r2, [pc, #48]	@ (800309c <HAL_RCC_GetSysClockFreq+0xa4>)
 800306a:	fb02 f303 	mul.w	r3, r2, r3
 800306e:	617b      	str	r3, [r7, #20]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	613b      	str	r3, [r7, #16]
      break;
 8003074:	e002      	b.n	800307c <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003076:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <HAL_RCC_GetSysClockFreq+0x98>)
 8003078:	613b      	str	r3, [r7, #16]
      break;
 800307a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800307c:	693b      	ldr	r3, [r7, #16]
}
 800307e:	4618      	mov	r0, r3
 8003080:	371c      	adds	r7, #28
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	40021000 	.word	0x40021000
 8003090:	007a1200 	.word	0x007a1200
 8003094:	08005b78 	.word	0x08005b78
 8003098:	08005b88 	.word	0x08005b88
 800309c:	003d0900 	.word	0x003d0900

080030a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030a4:	4b03      	ldr	r3, [pc, #12]	@ (80030b4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030a6:	681b      	ldr	r3, [r3, #0]
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	46bd      	mov	sp, r7
 80030ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b0:	4770      	bx	lr
 80030b2:	bf00      	nop
 80030b4:	20000000 	.word	0x20000000

080030b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80030be:	f7ff ffef 	bl	80030a0 <HAL_RCC_GetHCLKFreq>
 80030c2:	4601      	mov	r1, r0
 80030c4:	4b0b      	ldr	r3, [pc, #44]	@ (80030f4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80030cc:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80030d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	fa92 f2a2 	rbit	r2, r2
 80030d8:	603a      	str	r2, [r7, #0]
  return result;
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	fab2 f282 	clz	r2, r2
 80030e0:	b2d2      	uxtb	r2, r2
 80030e2:	40d3      	lsrs	r3, r2
 80030e4:	4a04      	ldr	r2, [pc, #16]	@ (80030f8 <HAL_RCC_GetPCLK1Freq+0x40>)
 80030e6:	5cd3      	ldrb	r3, [r2, r3]
 80030e8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80030ec:	4618      	mov	r0, r3
 80030ee:	3708      	adds	r7, #8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	40021000 	.word	0x40021000
 80030f8:	08005b70 	.word	0x08005b70

080030fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b082      	sub	sp, #8
 8003100:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003102:	f7ff ffcd 	bl	80030a0 <HAL_RCC_GetHCLKFreq>
 8003106:	4601      	mov	r1, r0
 8003108:	4b0b      	ldr	r3, [pc, #44]	@ (8003138 <HAL_RCC_GetPCLK2Freq+0x3c>)
 800310a:	685b      	ldr	r3, [r3, #4]
 800310c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003110:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003114:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	fa92 f2a2 	rbit	r2, r2
 800311c:	603a      	str	r2, [r7, #0]
  return result;
 800311e:	683a      	ldr	r2, [r7, #0]
 8003120:	fab2 f282 	clz	r2, r2
 8003124:	b2d2      	uxtb	r2, r2
 8003126:	40d3      	lsrs	r3, r2
 8003128:	4a04      	ldr	r2, [pc, #16]	@ (800313c <HAL_RCC_GetPCLK2Freq+0x40>)
 800312a:	5cd3      	ldrb	r3, [r2, r3]
 800312c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003130:	4618      	mov	r0, r3
 8003132:	3708      	adds	r7, #8
 8003134:	46bd      	mov	sp, r7
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40021000 	.word	0x40021000
 800313c:	08005b70 	.word	0x08005b70

08003140 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	220f      	movs	r2, #15
 800314e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003150:	4b12      	ldr	r3, [pc, #72]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	f003 0203 	and.w	r2, r3, #3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 800315c:	4b0f      	ldr	r3, [pc, #60]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 8003168:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003174:	4b09      	ldr	r3, [pc, #36]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 8003176:	685b      	ldr	r3, [r3, #4]
 8003178:	08db      	lsrs	r3, r3, #3
 800317a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 8003182:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <HAL_RCC_GetClockConfig+0x60>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0207 	and.w	r2, r3, #7
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	601a      	str	r2, [r3, #0]
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40021000 	.word	0x40021000
 80031a0:	40022000 	.word	0x40022000

080031a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b082      	sub	sp, #8
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d101      	bne.n	80031b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e049      	b.n	800324a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d106      	bne.n	80031d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80031ca:	6878      	ldr	r0, [r7, #4]
 80031cc:	f000 f841 	bl	8003252 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2202      	movs	r2, #2
 80031d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	3304      	adds	r3, #4
 80031e0:	4619      	mov	r1, r3
 80031e2:	4610      	mov	r0, r2
 80031e4:	f000 f9be 	bl	8003564 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2201      	movs	r2, #1
 80031f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2201      	movs	r2, #1
 80031fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	2201      	movs	r2, #1
 800320c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2201      	movs	r2, #1
 8003214:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2201      	movs	r2, #1
 800321c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2201      	movs	r2, #1
 8003224:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2201      	movs	r2, #1
 8003234:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}

08003252 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003252:	b480      	push	{r7}
 8003254:	b083      	sub	sp, #12
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800325a:	bf00      	nop
 800325c:	370c      	adds	r7, #12
 800325e:	46bd      	mov	sp, r7
 8003260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003264:	4770      	bx	lr
	...

08003268 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003268:	b480      	push	{r7}
 800326a:	b085      	sub	sp, #20
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003276:	b2db      	uxtb	r3, r3
 8003278:	2b01      	cmp	r3, #1
 800327a:	d001      	beq.n	8003280 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800327c:	2301      	movs	r3, #1
 800327e:	e03b      	b.n	80032f8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2202      	movs	r2, #2
 8003284:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	68da      	ldr	r2, [r3, #12]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f042 0201 	orr.w	r2, r2, #1
 8003296:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a19      	ldr	r2, [pc, #100]	@ (8003304 <HAL_TIM_Base_Start_IT+0x9c>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d009      	beq.n	80032b6 <HAL_TIM_Base_Start_IT+0x4e>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032aa:	d004      	beq.n	80032b6 <HAL_TIM_Base_Start_IT+0x4e>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a15      	ldr	r2, [pc, #84]	@ (8003308 <HAL_TIM_Base_Start_IT+0xa0>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d115      	bne.n	80032e2 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	689a      	ldr	r2, [r3, #8]
 80032bc:	4b13      	ldr	r3, [pc, #76]	@ (800330c <HAL_TIM_Base_Start_IT+0xa4>)
 80032be:	4013      	ands	r3, r2
 80032c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	2b06      	cmp	r3, #6
 80032c6:	d015      	beq.n	80032f4 <HAL_TIM_Base_Start_IT+0x8c>
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ce:	d011      	beq.n	80032f4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f042 0201 	orr.w	r2, r2, #1
 80032de:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032e0:	e008      	b.n	80032f4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	681a      	ldr	r2, [r3, #0]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f042 0201 	orr.w	r2, r2, #1
 80032f0:	601a      	str	r2, [r3, #0]
 80032f2:	e000      	b.n	80032f6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032f4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80032f6:	2300      	movs	r3, #0
}
 80032f8:	4618      	mov	r0, r3
 80032fa:	3714      	adds	r7, #20
 80032fc:	46bd      	mov	sp, r7
 80032fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003302:	4770      	bx	lr
 8003304:	40012c00 	.word	0x40012c00
 8003308:	40014000 	.word	0x40014000
 800330c:	00010007 	.word	0x00010007

08003310 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68db      	ldr	r3, [r3, #12]
 800331e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	691b      	ldr	r3, [r3, #16]
 8003326:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d020      	beq.n	8003374 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f003 0302 	and.w	r3, r3, #2
 8003338:	2b00      	cmp	r3, #0
 800333a:	d01b      	beq.n	8003374 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f06f 0202 	mvn.w	r2, #2
 8003344:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	699b      	ldr	r3, [r3, #24]
 8003352:	f003 0303 	and.w	r3, r3, #3
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 f8e4 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
 8003360:	e005      	b.n	800336e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003362:	6878      	ldr	r0, [r7, #4]
 8003364:	f000 f8d6 	bl	8003514 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003368:	6878      	ldr	r0, [r7, #4]
 800336a:	f000 f8e7 	bl	800353c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2200      	movs	r2, #0
 8003372:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	f003 0304 	and.w	r3, r3, #4
 800337a:	2b00      	cmp	r3, #0
 800337c:	d020      	beq.n	80033c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f003 0304 	and.w	r3, r3, #4
 8003384:	2b00      	cmp	r3, #0
 8003386:	d01b      	beq.n	80033c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f06f 0204 	mvn.w	r2, #4
 8003390:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2202      	movs	r2, #2
 8003396:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	699b      	ldr	r3, [r3, #24]
 800339e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033a6:	6878      	ldr	r0, [r7, #4]
 80033a8:	f000 f8be 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
 80033ac:	e005      	b.n	80033ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033ae:	6878      	ldr	r0, [r7, #4]
 80033b0:	f000 f8b0 	bl	8003514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033b4:	6878      	ldr	r0, [r7, #4]
 80033b6:	f000 f8c1 	bl	800353c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2200      	movs	r2, #0
 80033be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	f003 0308 	and.w	r3, r3, #8
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d020      	beq.n	800340c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f003 0308 	and.w	r3, r3, #8
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d01b      	beq.n	800340c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f06f 0208 	mvn.w	r2, #8
 80033dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2204      	movs	r2, #4
 80033e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	69db      	ldr	r3, [r3, #28]
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d003      	beq.n	80033fa <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f000 f898 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
 80033f8:	e005      	b.n	8003406 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f000 f88a 	bl	8003514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	f000 f89b 	bl	800353c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	f003 0310 	and.w	r3, r3, #16
 8003412:	2b00      	cmp	r3, #0
 8003414:	d020      	beq.n	8003458 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f003 0310 	and.w	r3, r3, #16
 800341c:	2b00      	cmp	r3, #0
 800341e:	d01b      	beq.n	8003458 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f06f 0210 	mvn.w	r2, #16
 8003428:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	2208      	movs	r2, #8
 800342e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	69db      	ldr	r3, [r3, #28]
 8003436:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800343a:	2b00      	cmp	r3, #0
 800343c:	d003      	beq.n	8003446 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f872 	bl	8003528 <HAL_TIM_IC_CaptureCallback>
 8003444:	e005      	b.n	8003452 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 f864 	bl	8003514 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f000 f875 	bl	800353c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	2200      	movs	r2, #0
 8003456:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d00c      	beq.n	800347c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	f003 0301 	and.w	r3, r3, #1
 8003468:	2b00      	cmp	r3, #0
 800346a:	d007      	beq.n	800347c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f06f 0201 	mvn.w	r2, #1
 8003474:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f7fd f93c 	bl	80006f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00c      	beq.n	80034a0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800348c:	2b00      	cmp	r3, #0
 800348e:	d007      	beq.n	80034a0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f8e6 	bl	800366c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d00c      	beq.n	80034c4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d007      	beq.n	80034c4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80034bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80034be:	6878      	ldr	r0, [r7, #4]
 80034c0:	f000 f8de 	bl	8003680 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80034c4:	68bb      	ldr	r3, [r7, #8]
 80034c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00c      	beq.n	80034e8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d007      	beq.n	80034e8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80034e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80034e2:	6878      	ldr	r0, [r7, #4]
 80034e4:	f000 f834 	bl	8003550 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	f003 0320 	and.w	r3, r3, #32
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d00c      	beq.n	800350c <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	f003 0320 	and.w	r3, r3, #32
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d007      	beq.n	800350c <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f06f 0220 	mvn.w	r2, #32
 8003504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 f8a6 	bl	8003658 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800350c:	bf00      	nop
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr

08003528 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003528:	b480      	push	{r7}
 800352a:	b083      	sub	sp, #12
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353a:	4770      	bx	lr

0800353c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800353c:	b480      	push	{r7}
 800353e:	b083      	sub	sp, #12
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003544:	bf00      	nop
 8003546:	370c      	adds	r7, #12
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr

08003550 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003558:	bf00      	nop
 800355a:	370c      	adds	r7, #12
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003564:	b480      	push	{r7}
 8003566:	b085      	sub	sp, #20
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	4a34      	ldr	r2, [pc, #208]	@ (8003648 <TIM_Base_SetConfig+0xe4>)
 8003578:	4293      	cmp	r3, r2
 800357a:	d003      	beq.n	8003584 <TIM_Base_SetConfig+0x20>
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003582:	d108      	bne.n	8003596 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800358a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	4313      	orrs	r3, r2
 8003594:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	4a2b      	ldr	r2, [pc, #172]	@ (8003648 <TIM_Base_SetConfig+0xe4>)
 800359a:	4293      	cmp	r3, r2
 800359c:	d00f      	beq.n	80035be <TIM_Base_SetConfig+0x5a>
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035a4:	d00b      	beq.n	80035be <TIM_Base_SetConfig+0x5a>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a28      	ldr	r2, [pc, #160]	@ (800364c <TIM_Base_SetConfig+0xe8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d007      	beq.n	80035be <TIM_Base_SetConfig+0x5a>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a27      	ldr	r2, [pc, #156]	@ (8003650 <TIM_Base_SetConfig+0xec>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d003      	beq.n	80035be <TIM_Base_SetConfig+0x5a>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a26      	ldr	r2, [pc, #152]	@ (8003654 <TIM_Base_SetConfig+0xf0>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d108      	bne.n	80035d0 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	68fa      	ldr	r2, [r7, #12]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	68fa      	ldr	r2, [r7, #12]
 80035e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	4a14      	ldr	r2, [pc, #80]	@ (8003648 <TIM_Base_SetConfig+0xe4>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d00b      	beq.n	8003614 <TIM_Base_SetConfig+0xb0>
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a13      	ldr	r2, [pc, #76]	@ (800364c <TIM_Base_SetConfig+0xe8>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d007      	beq.n	8003614 <TIM_Base_SetConfig+0xb0>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a12      	ldr	r2, [pc, #72]	@ (8003650 <TIM_Base_SetConfig+0xec>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d003      	beq.n	8003614 <TIM_Base_SetConfig+0xb0>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a11      	ldr	r2, [pc, #68]	@ (8003654 <TIM_Base_SetConfig+0xf0>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d103      	bne.n	800361c <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	691a      	ldr	r2, [r3, #16]
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b01      	cmp	r3, #1
 800362c:	d105      	bne.n	800363a <TIM_Base_SetConfig+0xd6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	f023 0201 	bic.w	r2, r3, #1
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	611a      	str	r2, [r3, #16]
  }
}
 800363a:	bf00      	nop
 800363c:	3714      	adds	r7, #20
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr
 8003646:	bf00      	nop
 8003648:	40012c00 	.word	0x40012c00
 800364c:	40014000 	.word	0x40014000
 8003650:	40014400 	.word	0x40014400
 8003654:	40014800 	.word	0x40014800

08003658 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003658:	b480      	push	{r7}
 800365a:	b083      	sub	sp, #12
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800366c:	b480      	push	{r7}
 800366e:	b083      	sub	sp, #12
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003674:	bf00      	nop
 8003676:	370c      	adds	r7, #12
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003688:	bf00      	nop
 800368a:	370c      	adds	r7, #12
 800368c:	46bd      	mov	sp, r7
 800368e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003692:	4770      	bx	lr

08003694 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b082      	sub	sp, #8
 8003698:	af00      	add	r7, sp, #0
 800369a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d101      	bne.n	80036a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036a2:	2301      	movs	r3, #1
 80036a4:	e040      	b.n	8003728 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d106      	bne.n	80036bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7fd f8ba 	bl	8000830 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2224      	movs	r2, #36	@ 0x24
 80036c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f022 0201 	bic.w	r2, r2, #1
 80036d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d002      	beq.n	80036e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f000 f95e 	bl	800399c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80036e0:	6878      	ldr	r0, [r7, #4]
 80036e2:	f000 f825 	bl	8003730 <UART_SetConfig>
 80036e6:	4603      	mov	r3, r0
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d101      	bne.n	80036f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e01b      	b.n	8003728 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	685a      	ldr	r2, [r3, #4]
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80036fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	689a      	ldr	r2, [r3, #8]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800370e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0201 	orr.w	r2, r2, #1
 800371e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f9dd 	bl	8003ae0 <UART_CheckIdleState>
 8003726:	4603      	mov	r3, r0
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b088      	sub	sp, #32
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003738:	2300      	movs	r3, #0
 800373a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	691b      	ldr	r3, [r3, #16]
 8003744:	431a      	orrs	r2, r3
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	695b      	ldr	r3, [r3, #20]
 800374a:	431a      	orrs	r2, r3
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	69db      	ldr	r3, [r3, #28]
 8003750:	4313      	orrs	r3, r2
 8003752:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	4b8a      	ldr	r3, [pc, #552]	@ (8003984 <UART_SetConfig+0x254>)
 800375c:	4013      	ands	r3, r2
 800375e:	687a      	ldr	r2, [r7, #4]
 8003760:	6812      	ldr	r2, [r2, #0]
 8003762:	6979      	ldr	r1, [r7, #20]
 8003764:	430b      	orrs	r3, r1
 8003766:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68da      	ldr	r2, [r3, #12]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	430a      	orrs	r2, r1
 800377c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	699b      	ldr	r3, [r3, #24]
 8003782:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	697a      	ldr	r2, [r7, #20]
 800378a:	4313      	orrs	r3, r2
 800378c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	697a      	ldr	r2, [r7, #20]
 800379e:	430a      	orrs	r2, r1
 80037a0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	4a78      	ldr	r2, [pc, #480]	@ (8003988 <UART_SetConfig+0x258>)
 80037a8:	4293      	cmp	r3, r2
 80037aa:	d120      	bne.n	80037ee <UART_SetConfig+0xbe>
 80037ac:	4b77      	ldr	r3, [pc, #476]	@ (800398c <UART_SetConfig+0x25c>)
 80037ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b0:	f003 0303 	and.w	r3, r3, #3
 80037b4:	2b03      	cmp	r3, #3
 80037b6:	d817      	bhi.n	80037e8 <UART_SetConfig+0xb8>
 80037b8:	a201      	add	r2, pc, #4	@ (adr r2, 80037c0 <UART_SetConfig+0x90>)
 80037ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037be:	bf00      	nop
 80037c0:	080037d1 	.word	0x080037d1
 80037c4:	080037dd 	.word	0x080037dd
 80037c8:	080037e3 	.word	0x080037e3
 80037cc:	080037d7 	.word	0x080037d7
 80037d0:	2300      	movs	r3, #0
 80037d2:	77fb      	strb	r3, [r7, #31]
 80037d4:	e01d      	b.n	8003812 <UART_SetConfig+0xe2>
 80037d6:	2302      	movs	r3, #2
 80037d8:	77fb      	strb	r3, [r7, #31]
 80037da:	e01a      	b.n	8003812 <UART_SetConfig+0xe2>
 80037dc:	2304      	movs	r3, #4
 80037de:	77fb      	strb	r3, [r7, #31]
 80037e0:	e017      	b.n	8003812 <UART_SetConfig+0xe2>
 80037e2:	2308      	movs	r3, #8
 80037e4:	77fb      	strb	r3, [r7, #31]
 80037e6:	e014      	b.n	8003812 <UART_SetConfig+0xe2>
 80037e8:	2310      	movs	r3, #16
 80037ea:	77fb      	strb	r3, [r7, #31]
 80037ec:	e011      	b.n	8003812 <UART_SetConfig+0xe2>
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4a67      	ldr	r2, [pc, #412]	@ (8003990 <UART_SetConfig+0x260>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d102      	bne.n	80037fe <UART_SetConfig+0xce>
 80037f8:	2300      	movs	r3, #0
 80037fa:	77fb      	strb	r3, [r7, #31]
 80037fc:	e009      	b.n	8003812 <UART_SetConfig+0xe2>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a64      	ldr	r2, [pc, #400]	@ (8003994 <UART_SetConfig+0x264>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d102      	bne.n	800380e <UART_SetConfig+0xde>
 8003808:	2300      	movs	r3, #0
 800380a:	77fb      	strb	r3, [r7, #31]
 800380c:	e001      	b.n	8003812 <UART_SetConfig+0xe2>
 800380e:	2310      	movs	r3, #16
 8003810:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	69db      	ldr	r3, [r3, #28]
 8003816:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800381a:	d15a      	bne.n	80038d2 <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 800381c:	7ffb      	ldrb	r3, [r7, #31]
 800381e:	2b08      	cmp	r3, #8
 8003820:	d827      	bhi.n	8003872 <UART_SetConfig+0x142>
 8003822:	a201      	add	r2, pc, #4	@ (adr r2, 8003828 <UART_SetConfig+0xf8>)
 8003824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003828:	0800384d 	.word	0x0800384d
 800382c:	08003855 	.word	0x08003855
 8003830:	0800385d 	.word	0x0800385d
 8003834:	08003873 	.word	0x08003873
 8003838:	08003863 	.word	0x08003863
 800383c:	08003873 	.word	0x08003873
 8003840:	08003873 	.word	0x08003873
 8003844:	08003873 	.word	0x08003873
 8003848:	0800386b 	.word	0x0800386b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800384c:	f7ff fc34 	bl	80030b8 <HAL_RCC_GetPCLK1Freq>
 8003850:	61b8      	str	r0, [r7, #24]
        break;
 8003852:	e013      	b.n	800387c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003854:	f7ff fc52 	bl	80030fc <HAL_RCC_GetPCLK2Freq>
 8003858:	61b8      	str	r0, [r7, #24]
        break;
 800385a:	e00f      	b.n	800387c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800385c:	4b4e      	ldr	r3, [pc, #312]	@ (8003998 <UART_SetConfig+0x268>)
 800385e:	61bb      	str	r3, [r7, #24]
        break;
 8003860:	e00c      	b.n	800387c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003862:	f7ff fbc9 	bl	8002ff8 <HAL_RCC_GetSysClockFreq>
 8003866:	61b8      	str	r0, [r7, #24]
        break;
 8003868:	e008      	b.n	800387c <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800386a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800386e:	61bb      	str	r3, [r7, #24]
        break;
 8003870:	e004      	b.n	800387c <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8003872:	2300      	movs	r3, #0
 8003874:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	77bb      	strb	r3, [r7, #30]
        break;
 800387a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d074      	beq.n	800396c <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	005a      	lsls	r2, r3, #1
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	085b      	lsrs	r3, r3, #1
 800388c:	441a      	add	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	fbb2 f3f3 	udiv	r3, r2, r3
 8003896:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	2b0f      	cmp	r3, #15
 800389c:	d916      	bls.n	80038cc <UART_SetConfig+0x19c>
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038a4:	d212      	bcs.n	80038cc <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	f023 030f 	bic.w	r3, r3, #15
 80038ae:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	085b      	lsrs	r3, r3, #1
 80038b4:	b29b      	uxth	r3, r3
 80038b6:	f003 0307 	and.w	r3, r3, #7
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	89fb      	ldrh	r3, [r7, #14]
 80038be:	4313      	orrs	r3, r2
 80038c0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	89fa      	ldrh	r2, [r7, #14]
 80038c8:	60da      	str	r2, [r3, #12]
 80038ca:	e04f      	b.n	800396c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	77bb      	strb	r3, [r7, #30]
 80038d0:	e04c      	b.n	800396c <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80038d2:	7ffb      	ldrb	r3, [r7, #31]
 80038d4:	2b08      	cmp	r3, #8
 80038d6:	d828      	bhi.n	800392a <UART_SetConfig+0x1fa>
 80038d8:	a201      	add	r2, pc, #4	@ (adr r2, 80038e0 <UART_SetConfig+0x1b0>)
 80038da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038de:	bf00      	nop
 80038e0:	08003905 	.word	0x08003905
 80038e4:	0800390d 	.word	0x0800390d
 80038e8:	08003915 	.word	0x08003915
 80038ec:	0800392b 	.word	0x0800392b
 80038f0:	0800391b 	.word	0x0800391b
 80038f4:	0800392b 	.word	0x0800392b
 80038f8:	0800392b 	.word	0x0800392b
 80038fc:	0800392b 	.word	0x0800392b
 8003900:	08003923 	.word	0x08003923
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003904:	f7ff fbd8 	bl	80030b8 <HAL_RCC_GetPCLK1Freq>
 8003908:	61b8      	str	r0, [r7, #24]
        break;
 800390a:	e013      	b.n	8003934 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800390c:	f7ff fbf6 	bl	80030fc <HAL_RCC_GetPCLK2Freq>
 8003910:	61b8      	str	r0, [r7, #24]
        break;
 8003912:	e00f      	b.n	8003934 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003914:	4b20      	ldr	r3, [pc, #128]	@ (8003998 <UART_SetConfig+0x268>)
 8003916:	61bb      	str	r3, [r7, #24]
        break;
 8003918:	e00c      	b.n	8003934 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800391a:	f7ff fb6d 	bl	8002ff8 <HAL_RCC_GetSysClockFreq>
 800391e:	61b8      	str	r0, [r7, #24]
        break;
 8003920:	e008      	b.n	8003934 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003922:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003926:	61bb      	str	r3, [r7, #24]
        break;
 8003928:	e004      	b.n	8003934 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800392a:	2300      	movs	r3, #0
 800392c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	77bb      	strb	r3, [r7, #30]
        break;
 8003932:	bf00      	nop
    }

    if (pclk != 0U)
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	2b00      	cmp	r3, #0
 8003938:	d018      	beq.n	800396c <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	085a      	lsrs	r2, r3, #1
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	441a      	add	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	685b      	ldr	r3, [r3, #4]
 8003948:	fbb2 f3f3 	udiv	r3, r2, r3
 800394c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800394e:	693b      	ldr	r3, [r7, #16]
 8003950:	2b0f      	cmp	r3, #15
 8003952:	d909      	bls.n	8003968 <UART_SetConfig+0x238>
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800395a:	d205      	bcs.n	8003968 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	b29a      	uxth	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	60da      	str	r2, [r3, #12]
 8003966:	e001      	b.n	800396c <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2200      	movs	r2, #0
 8003970:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003978:	7fbb      	ldrb	r3, [r7, #30]
}
 800397a:	4618      	mov	r0, r3
 800397c:	3720      	adds	r7, #32
 800397e:	46bd      	mov	sp, r7
 8003980:	bd80      	pop	{r7, pc}
 8003982:	bf00      	nop
 8003984:	efff69f3 	.word	0xefff69f3
 8003988:	40013800 	.word	0x40013800
 800398c:	40021000 	.word	0x40021000
 8003990:	40004400 	.word	0x40004400
 8003994:	40004800 	.word	0x40004800
 8003998:	007a1200 	.word	0x007a1200

0800399c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800399c:	b480      	push	{r7}
 800399e:	b083      	sub	sp, #12
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	f003 0308 	and.w	r3, r3, #8
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d00a      	beq.n	80039c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	430a      	orrs	r2, r1
 80039c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	430a      	orrs	r2, r1
 80039e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039ec:	f003 0302 	and.w	r3, r3, #2
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00a      	beq.n	8003a0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	685b      	ldr	r3, [r3, #4]
 80039fa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	430a      	orrs	r2, r1
 8003a2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a30:	f003 0310 	and.w	r3, r3, #16
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00a      	beq.n	8003a4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	430a      	orrs	r2, r1
 8003a4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a52:	f003 0320 	and.w	r3, r3, #32
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00a      	beq.n	8003a70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	689b      	ldr	r3, [r3, #8]
 8003a60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	430a      	orrs	r2, r1
 8003a6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d01a      	beq.n	8003ab2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	430a      	orrs	r2, r1
 8003a90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003a9a:	d10a      	bne.n	8003ab2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	430a      	orrs	r2, r1
 8003ab0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d00a      	beq.n	8003ad4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	685b      	ldr	r3, [r3, #4]
 8003ac4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	430a      	orrs	r2, r1
 8003ad2:	605a      	str	r2, [r3, #4]
  }
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b098      	sub	sp, #96	@ 0x60
 8003ae4:	af02      	add	r7, sp, #8
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2200      	movs	r2, #0
 8003aec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003af0:	f7fc ffe6 	bl	8000ac0 <HAL_GetTick>
 8003af4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f003 0308 	and.w	r3, r3, #8
 8003b00:	2b08      	cmp	r3, #8
 8003b02:	d12e      	bne.n	8003b62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b08:	9300      	str	r3, [sp, #0]
 8003b0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003b12:	6878      	ldr	r0, [r7, #4]
 8003b14:	f000 f88c 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 8003b18:	4603      	mov	r3, r0
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d021      	beq.n	8003b62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b26:	e853 3f00 	ldrex	r3, [r3]
 8003b2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b32:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	461a      	mov	r2, r3
 8003b3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003b3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003b3e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b44:	e841 2300 	strex	r3, r2, [r1]
 8003b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1e6      	bne.n	8003b1e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2220      	movs	r2, #32
 8003b54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e062      	b.n	8003c28 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f003 0304 	and.w	r3, r3, #4
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d149      	bne.n	8003c04 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003b74:	9300      	str	r3, [sp, #0]
 8003b76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003b78:	2200      	movs	r2, #0
 8003b7a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f000 f856 	bl	8003c30 <UART_WaitOnFlagUntilTimeout>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d03c      	beq.n	8003c04 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b92:	e853 3f00 	ldrex	r3, [r3]
 8003b96:	623b      	str	r3, [r7, #32]
   return(result);
 8003b98:	6a3b      	ldr	r3, [r7, #32]
 8003b9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ba8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003baa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003bae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bb0:	e841 2300 	strex	r3, r2, [r1]
 8003bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003bb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d1e6      	bne.n	8003b8a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	3308      	adds	r3, #8
 8003bc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bc4:	693b      	ldr	r3, [r7, #16]
 8003bc6:	e853 3f00 	ldrex	r3, [r3]
 8003bca:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f023 0301 	bic.w	r3, r3, #1
 8003bd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	3308      	adds	r3, #8
 8003bda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003bdc:	61fa      	str	r2, [r7, #28]
 8003bde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003be0:	69b9      	ldr	r1, [r7, #24]
 8003be2:	69fa      	ldr	r2, [r7, #28]
 8003be4:	e841 2300 	strex	r3, r2, [r1]
 8003be8:	617b      	str	r3, [r7, #20]
   return(result);
 8003bea:	697b      	ldr	r3, [r7, #20]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d1e5      	bne.n	8003bbc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2220      	movs	r2, #32
 8003bf4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c00:	2303      	movs	r3, #3
 8003c02:	e011      	b.n	8003c28 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2220      	movs	r2, #32
 8003c08:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2220      	movs	r2, #32
 8003c0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2200      	movs	r2, #0
 8003c16:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3758      	adds	r7, #88	@ 0x58
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}

08003c30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	60f8      	str	r0, [r7, #12]
 8003c38:	60b9      	str	r1, [r7, #8]
 8003c3a:	603b      	str	r3, [r7, #0]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c40:	e04f      	b.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c48:	d04b      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4a:	f7fc ff39 	bl	8000ac0 <HAL_GetTick>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	1ad3      	subs	r3, r2, r3
 8003c54:	69ba      	ldr	r2, [r7, #24]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d302      	bcc.n	8003c60 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c5a:	69bb      	ldr	r3, [r7, #24]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d101      	bne.n	8003c64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e04e      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 0304 	and.w	r3, r3, #4
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d037      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	2b80      	cmp	r3, #128	@ 0x80
 8003c76:	d034      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	2b40      	cmp	r3, #64	@ 0x40
 8003c7c:	d031      	beq.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	69db      	ldr	r3, [r3, #28]
 8003c84:	f003 0308 	and.w	r3, r3, #8
 8003c88:	2b08      	cmp	r3, #8
 8003c8a:	d110      	bne.n	8003cae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2208      	movs	r2, #8
 8003c92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 f838 	bl	8003d0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2208      	movs	r2, #8
 8003c9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e029      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	69db      	ldr	r3, [r3, #28]
 8003cb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cbc:	d111      	bne.n	8003ce2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003cc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003cc8:	68f8      	ldr	r0, [r7, #12]
 8003cca:	f000 f81e 	bl	8003d0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e00f      	b.n	8003d02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	69da      	ldr	r2, [r3, #28]
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	4013      	ands	r3, r2
 8003cec:	68ba      	ldr	r2, [r7, #8]
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	bf0c      	ite	eq
 8003cf2:	2301      	moveq	r3, #1
 8003cf4:	2300      	movne	r3, #0
 8003cf6:	b2db      	uxtb	r3, r3
 8003cf8:	461a      	mov	r2, r3
 8003cfa:	79fb      	ldrb	r3, [r7, #7]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d0a0      	beq.n	8003c42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d00:	2300      	movs	r3, #0
}
 8003d02:	4618      	mov	r0, r3
 8003d04:	3710      	adds	r7, #16
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}

08003d0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d0a:	b480      	push	{r7}
 8003d0c:	b095      	sub	sp, #84	@ 0x54
 8003d0e:	af00      	add	r7, sp, #0
 8003d10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d1a:	e853 3f00 	ldrex	r3, [r3]
 8003d1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003d26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d30:	643b      	str	r3, [r7, #64]	@ 0x40
 8003d32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d38:	e841 2300 	strex	r3, r2, [r1]
 8003d3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1e6      	bne.n	8003d12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	3308      	adds	r3, #8
 8003d4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	e853 3f00 	ldrex	r3, [r3]
 8003d52:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	f023 0301 	bic.w	r3, r3, #1
 8003d5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	3308      	adds	r3, #8
 8003d62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d6c:	e841 2300 	strex	r3, r2, [r1]
 8003d70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d1e5      	bne.n	8003d44 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d118      	bne.n	8003db2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	e853 3f00 	ldrex	r3, [r3]
 8003d8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	f023 0310 	bic.w	r3, r3, #16
 8003d94:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	461a      	mov	r2, r3
 8003d9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003d9e:	61bb      	str	r3, [r7, #24]
 8003da0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003da2:	6979      	ldr	r1, [r7, #20]
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	e841 2300 	strex	r3, r2, [r1]
 8003daa:	613b      	str	r3, [r7, #16]
   return(result);
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d1e6      	bne.n	8003d80 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	2220      	movs	r2, #32
 8003db6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003dc6:	bf00      	nop
 8003dc8:	3754      	adds	r7, #84	@ 0x54
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd0:	4770      	bx	lr

08003dd2 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003dd2:	b480      	push	{r7}
 8003dd4:	b085      	sub	sp, #20
 8003dd6:	af00      	add	r7, sp, #0
 8003dd8:	4603      	mov	r3, r0
 8003dda:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003de0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003de4:	2b84      	cmp	r3, #132	@ 0x84
 8003de6:	d005      	beq.n	8003df4 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003de8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	4413      	add	r3, r2
 8003df0:	3303      	adds	r3, #3
 8003df2:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003df4:	68fb      	ldr	r3, [r7, #12]
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3714      	adds	r7, #20
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003e06:	f000 fd99 	bl	800493c <vTaskStartScheduler>
  
  return osOK;
 8003e0a:	2300      	movs	r3, #0
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	bd80      	pop	{r7, pc}

08003e10 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003e10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003e12:	b089      	sub	sp, #36	@ 0x24
 8003e14:	af04      	add	r7, sp, #16
 8003e16:	6078      	str	r0, [r7, #4]
 8003e18:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d020      	beq.n	8003e64 <osThreadCreate+0x54>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	699b      	ldr	r3, [r3, #24]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d01c      	beq.n	8003e64 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	685c      	ldr	r4, [r3, #4]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	691e      	ldr	r6, [r3, #16]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff ffc8 	bl	8003dd2 <makeFreeRtosPriority>
 8003e42:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	695b      	ldr	r3, [r3, #20]
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e4c:	9202      	str	r2, [sp, #8]
 8003e4e:	9301      	str	r3, [sp, #4]
 8003e50:	9100      	str	r1, [sp, #0]
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	4632      	mov	r2, r6
 8003e56:	4629      	mov	r1, r5
 8003e58:	4620      	mov	r0, r4
 8003e5a:	f000 fbab 	bl	80045b4 <xTaskCreateStatic>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	60fb      	str	r3, [r7, #12]
 8003e62:	e01c      	b.n	8003e9e <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	685c      	ldr	r4, [r3, #4]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e70:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f7ff ffaa 	bl	8003dd2 <makeFreeRtosPriority>
 8003e7e:	4602      	mov	r2, r0
 8003e80:	f107 030c 	add.w	r3, r7, #12
 8003e84:	9301      	str	r3, [sp, #4]
 8003e86:	9200      	str	r2, [sp, #0]
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	4632      	mov	r2, r6
 8003e8c:	4629      	mov	r1, r5
 8003e8e:	4620      	mov	r0, r4
 8003e90:	f000 fbef 	bl	8004672 <xTaskCreate>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d001      	beq.n	8003e9e <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	e000      	b.n	8003ea0 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ea8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d001      	beq.n	8003ebe <osDelay+0x16>
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	e000      	b.n	8003ec0 <osDelay+0x18>
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	f000 fd05 	bl	80048d0 <vTaskDelay>
  
  return osOK;
 8003ec6:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	f103 0208 	add.w	r2, r3, #8
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8003ee8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f103 0208 	add.w	r2, r3, #8
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	f103 0208 	add.w	r2, r3, #8
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003f04:	bf00      	nop
 8003f06:	370c      	adds	r7, #12
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr

08003f10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003f10:	b480      	push	{r7}
 8003f12:	b083      	sub	sp, #12
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003f1e:	bf00      	nop
 8003f20:	370c      	adds	r7, #12
 8003f22:	46bd      	mov	sp, r7
 8003f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f28:	4770      	bx	lr

08003f2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f2a:	b480      	push	{r7}
 8003f2c:	b085      	sub	sp, #20
 8003f2e:	af00      	add	r7, sp, #0
 8003f30:	6078      	str	r0, [r7, #4]
 8003f32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	68fa      	ldr	r2, [r7, #12]
 8003f3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	689a      	ldr	r2, [r3, #8]
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	683a      	ldr	r2, [r7, #0]
 8003f54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	687a      	ldr	r2, [r7, #4]
 8003f5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	1c5a      	adds	r2, r3, #1
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	601a      	str	r2, [r3, #0]
}
 8003f66:	bf00      	nop
 8003f68:	3714      	adds	r7, #20
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr

08003f72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003f72:	b480      	push	{r7}
 8003f74:	b085      	sub	sp, #20
 8003f76:	af00      	add	r7, sp, #0
 8003f78:	6078      	str	r0, [r7, #4]
 8003f7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003f82:	68bb      	ldr	r3, [r7, #8]
 8003f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f88:	d103      	bne.n	8003f92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	60fb      	str	r3, [r7, #12]
 8003f90:	e00c      	b.n	8003fac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	3308      	adds	r3, #8
 8003f96:	60fb      	str	r3, [r7, #12]
 8003f98:	e002      	b.n	8003fa0 <vListInsert+0x2e>
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	60fb      	str	r3, [r7, #12]
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68ba      	ldr	r2, [r7, #8]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d2f6      	bcs.n	8003f9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	685b      	ldr	r3, [r3, #4]
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	68fa      	ldr	r2, [r7, #12]
 8003fc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	683a      	ldr	r2, [r7, #0]
 8003fc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	687a      	ldr	r2, [r7, #4]
 8003fcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	601a      	str	r2, [r3, #0]
}
 8003fd8:	bf00      	nop
 8003fda:	3714      	adds	r7, #20
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b085      	sub	sp, #20
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	691b      	ldr	r3, [r3, #16]
 8003ff0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	687a      	ldr	r2, [r7, #4]
 8003ff8:	6892      	ldr	r2, [r2, #8]
 8003ffa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	689b      	ldr	r3, [r3, #8]
 8004000:	687a      	ldr	r2, [r7, #4]
 8004002:	6852      	ldr	r2, [r2, #4]
 8004004:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	687a      	ldr	r2, [r7, #4]
 800400c:	429a      	cmp	r2, r3
 800400e:	d103      	bne.n	8004018 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	689a      	ldr	r2, [r3, #8]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2200      	movs	r2, #0
 800401c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	1e5a      	subs	r2, r3, #1
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
}
 800402c:	4618      	mov	r0, r3
 800402e:	3714      	adds	r7, #20
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d10b      	bne.n	8004064 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800404c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004050:	f383 8811 	msr	BASEPRI, r3
 8004054:	f3bf 8f6f 	isb	sy
 8004058:	f3bf 8f4f 	dsb	sy
 800405c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800405e:	bf00      	nop
 8004060:	bf00      	nop
 8004062:	e7fd      	b.n	8004060 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004064:	f001 f9f0 	bl	8005448 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004070:	68f9      	ldr	r1, [r7, #12]
 8004072:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004074:	fb01 f303 	mul.w	r3, r1, r3
 8004078:	441a      	add	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681a      	ldr	r2, [r3, #0]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	681a      	ldr	r2, [r3, #0]
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004094:	3b01      	subs	r3, #1
 8004096:	68f9      	ldr	r1, [r7, #12]
 8004098:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800409a:	fb01 f303 	mul.w	r3, r1, r3
 800409e:	441a      	add	r2, r3
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	22ff      	movs	r2, #255	@ 0xff
 80040a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	22ff      	movs	r2, #255	@ 0xff
 80040b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d114      	bne.n	80040e4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	691b      	ldr	r3, [r3, #16]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d01a      	beq.n	80040f8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	3310      	adds	r3, #16
 80040c6:	4618      	mov	r0, r3
 80040c8:	f000 fe60 	bl	8004d8c <xTaskRemoveFromEventList>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d012      	beq.n	80040f8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80040d2:	4b0d      	ldr	r3, [pc, #52]	@ (8004108 <xQueueGenericReset+0xd0>)
 80040d4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040d8:	601a      	str	r2, [r3, #0]
 80040da:	f3bf 8f4f 	dsb	sy
 80040de:	f3bf 8f6f 	isb	sy
 80040e2:	e009      	b.n	80040f8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	3310      	adds	r3, #16
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff fef1 	bl	8003ed0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	3324      	adds	r3, #36	@ 0x24
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7ff feec 	bl	8003ed0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80040f8:	f001 f9d8 	bl	80054ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80040fc:	2301      	movs	r3, #1
}
 80040fe:	4618      	mov	r0, r3
 8004100:	3710      	adds	r7, #16
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	e000ed04 	.word	0xe000ed04

0800410c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800410c:	b580      	push	{r7, lr}
 800410e:	b08a      	sub	sp, #40	@ 0x28
 8004110:	af02      	add	r7, sp, #8
 8004112:	60f8      	str	r0, [r7, #12]
 8004114:	60b9      	str	r1, [r7, #8]
 8004116:	4613      	mov	r3, r2
 8004118:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2b00      	cmp	r3, #0
 800411e:	d10b      	bne.n	8004138 <xQueueGenericCreate+0x2c>
	__asm volatile
 8004120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004124:	f383 8811 	msr	BASEPRI, r3
 8004128:	f3bf 8f6f 	isb	sy
 800412c:	f3bf 8f4f 	dsb	sy
 8004130:	613b      	str	r3, [r7, #16]
}
 8004132:	bf00      	nop
 8004134:	bf00      	nop
 8004136:	e7fd      	b.n	8004134 <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d102      	bne.n	8004144 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800413e:	2300      	movs	r3, #0
 8004140:	61fb      	str	r3, [r7, #28]
 8004142:	e004      	b.n	800414e <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	68ba      	ldr	r2, [r7, #8]
 8004148:	fb02 f303 	mul.w	r3, r2, r3
 800414c:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	3348      	adds	r3, #72	@ 0x48
 8004152:	4618      	mov	r0, r3
 8004154:	f001 fa9a 	bl	800568c <pvPortMalloc>
 8004158:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00f      	beq.n	8004180 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8004160:	69bb      	ldr	r3, [r7, #24]
 8004162:	3348      	adds	r3, #72	@ 0x48
 8004164:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004166:	69bb      	ldr	r3, [r7, #24]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800416e:	79fa      	ldrb	r2, [r7, #7]
 8004170:	69bb      	ldr	r3, [r7, #24]
 8004172:	9300      	str	r3, [sp, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	697a      	ldr	r2, [r7, #20]
 8004178:	68b9      	ldr	r1, [r7, #8]
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 f805 	bl	800418a <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004180:	69bb      	ldr	r3, [r7, #24]
	}
 8004182:	4618      	mov	r0, r3
 8004184:	3720      	adds	r7, #32
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800418a:	b580      	push	{r7, lr}
 800418c:	b084      	sub	sp, #16
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	607a      	str	r2, [r7, #4]
 8004196:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d103      	bne.n	80041a6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800419e:	69bb      	ldr	r3, [r7, #24]
 80041a0:	69ba      	ldr	r2, [r7, #24]
 80041a2:	601a      	str	r2, [r3, #0]
 80041a4:	e002      	b.n	80041ac <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80041a6:	69bb      	ldr	r3, [r7, #24]
 80041a8:	687a      	ldr	r2, [r7, #4]
 80041aa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80041ac:	69bb      	ldr	r3, [r7, #24]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80041b2:	69bb      	ldr	r3, [r7, #24]
 80041b4:	68ba      	ldr	r2, [r7, #8]
 80041b6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80041b8:	2101      	movs	r1, #1
 80041ba:	69b8      	ldr	r0, [r7, #24]
 80041bc:	f7ff ff3c 	bl	8004038 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80041c0:	bf00      	nop
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <xQueueGenericSendFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b08e      	sub	sp, #56	@ 0x38
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	607a      	str	r2, [r7, #4]
 80041d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80041da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d10b      	bne.n	80041f8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80041e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041e4:	f383 8811 	msr	BASEPRI, r3
 80041e8:	f3bf 8f6f 	isb	sy
 80041ec:	f3bf 8f4f 	dsb	sy
 80041f0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80041f2:	bf00      	nop
 80041f4:	bf00      	nop
 80041f6:	e7fd      	b.n	80041f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d103      	bne.n	8004206 <xQueueGenericSendFromISR+0x3e>
 80041fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004202:	2b00      	cmp	r3, #0
 8004204:	d101      	bne.n	800420a <xQueueGenericSendFromISR+0x42>
 8004206:	2301      	movs	r3, #1
 8004208:	e000      	b.n	800420c <xQueueGenericSendFromISR+0x44>
 800420a:	2300      	movs	r3, #0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d10b      	bne.n	8004228 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004214:	f383 8811 	msr	BASEPRI, r3
 8004218:	f3bf 8f6f 	isb	sy
 800421c:	f3bf 8f4f 	dsb	sy
 8004220:	623b      	str	r3, [r7, #32]
}
 8004222:	bf00      	nop
 8004224:	bf00      	nop
 8004226:	e7fd      	b.n	8004224 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	2b02      	cmp	r3, #2
 800422c:	d103      	bne.n	8004236 <xQueueGenericSendFromISR+0x6e>
 800422e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004230:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004232:	2b01      	cmp	r3, #1
 8004234:	d101      	bne.n	800423a <xQueueGenericSendFromISR+0x72>
 8004236:	2301      	movs	r3, #1
 8004238:	e000      	b.n	800423c <xQueueGenericSendFromISR+0x74>
 800423a:	2300      	movs	r3, #0
 800423c:	2b00      	cmp	r3, #0
 800423e:	d10b      	bne.n	8004258 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004240:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004244:	f383 8811 	msr	BASEPRI, r3
 8004248:	f3bf 8f6f 	isb	sy
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	61fb      	str	r3, [r7, #28]
}
 8004252:	bf00      	nop
 8004254:	bf00      	nop
 8004256:	e7fd      	b.n	8004254 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004258:	f001 f9d6 	bl	8005608 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800425c:	f3ef 8211 	mrs	r2, BASEPRI
 8004260:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004264:	f383 8811 	msr	BASEPRI, r3
 8004268:	f3bf 8f6f 	isb	sy
 800426c:	f3bf 8f4f 	dsb	sy
 8004270:	61ba      	str	r2, [r7, #24]
 8004272:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004274:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004276:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004278:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800427a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800427c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800427e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004280:	429a      	cmp	r2, r3
 8004282:	d302      	bcc.n	800428a <xQueueGenericSendFromISR+0xc2>
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	2b02      	cmp	r3, #2
 8004288:	d12c      	bne.n	80042e4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800428a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800428c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004290:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004294:	683a      	ldr	r2, [r7, #0]
 8004296:	68b9      	ldr	r1, [r7, #8]
 8004298:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800429a:	f000 f8d1 	bl	8004440 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800429e:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80042a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a6:	d112      	bne.n	80042ce <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80042a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d016      	beq.n	80042de <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80042b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042b2:	3324      	adds	r3, #36	@ 0x24
 80042b4:	4618      	mov	r0, r3
 80042b6:	f000 fd69 	bl	8004d8c <xTaskRemoveFromEventList>
 80042ba:	4603      	mov	r3, r0
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d00e      	beq.n	80042de <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d00b      	beq.n	80042de <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2201      	movs	r2, #1
 80042ca:	601a      	str	r2, [r3, #0]
 80042cc:	e007      	b.n	80042de <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80042ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80042d2:	3301      	adds	r3, #1
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	b25a      	sxtb	r2, r3
 80042d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042da:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80042de:	2301      	movs	r3, #1
 80042e0:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80042e2:	e001      	b.n	80042e8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80042e4:	2300      	movs	r3, #0
 80042e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80042e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ea:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80042f2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80042f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3738      	adds	r7, #56	@ 0x38
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b08e      	sub	sp, #56	@ 0x38
 8004302:	af00      	add	r7, sp, #0
 8004304:	60f8      	str	r0, [r7, #12]
 8004306:	60b9      	str	r1, [r7, #8]
 8004308:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800430e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004310:	2b00      	cmp	r3, #0
 8004312:	d10b      	bne.n	800432c <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004318:	f383 8811 	msr	BASEPRI, r3
 800431c:	f3bf 8f6f 	isb	sy
 8004320:	f3bf 8f4f 	dsb	sy
 8004324:	623b      	str	r3, [r7, #32]
}
 8004326:	bf00      	nop
 8004328:	bf00      	nop
 800432a:	e7fd      	b.n	8004328 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d103      	bne.n	800433a <xQueueReceiveFromISR+0x3c>
 8004332:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004334:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <xQueueReceiveFromISR+0x40>
 800433a:	2301      	movs	r3, #1
 800433c:	e000      	b.n	8004340 <xQueueReceiveFromISR+0x42>
 800433e:	2300      	movs	r3, #0
 8004340:	2b00      	cmp	r3, #0
 8004342:	d10b      	bne.n	800435c <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004344:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004348:	f383 8811 	msr	BASEPRI, r3
 800434c:	f3bf 8f6f 	isb	sy
 8004350:	f3bf 8f4f 	dsb	sy
 8004354:	61fb      	str	r3, [r7, #28]
}
 8004356:	bf00      	nop
 8004358:	bf00      	nop
 800435a:	e7fd      	b.n	8004358 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800435c:	f001 f954 	bl	8005608 <vPortValidateInterruptPriority>
	__asm volatile
 8004360:	f3ef 8211 	mrs	r2, BASEPRI
 8004364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004368:	f383 8811 	msr	BASEPRI, r3
 800436c:	f3bf 8f6f 	isb	sy
 8004370:	f3bf 8f4f 	dsb	sy
 8004374:	61ba      	str	r2, [r7, #24]
 8004376:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004378:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800437a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800437c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800437e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004380:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004384:	2b00      	cmp	r3, #0
 8004386:	d02f      	beq.n	80043e8 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800438a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800438e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004392:	68b9      	ldr	r1, [r7, #8]
 8004394:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004396:	f000 f8bd 	bl	8004514 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800439a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800439c:	1e5a      	subs	r2, r3, #1
 800439e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043a0:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80043a2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80043a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043aa:	d112      	bne.n	80043d2 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80043ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ae:	691b      	ldr	r3, [r3, #16]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d016      	beq.n	80043e2 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80043b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043b6:	3310      	adds	r3, #16
 80043b8:	4618      	mov	r0, r3
 80043ba:	f000 fce7 	bl	8004d8c <xTaskRemoveFromEventList>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d00e      	beq.n	80043e2 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d00b      	beq.n	80043e2 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2201      	movs	r2, #1
 80043ce:	601a      	str	r2, [r3, #0]
 80043d0:	e007      	b.n	80043e2 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80043d2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043d6:	3301      	adds	r3, #1
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	b25a      	sxtb	r2, r3
 80043dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80043e2:	2301      	movs	r3, #1
 80043e4:	637b      	str	r3, [r7, #52]	@ 0x34
 80043e6:	e001      	b.n	80043ec <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80043e8:	2300      	movs	r3, #0
 80043ea:	637b      	str	r3, [r7, #52]	@ 0x34
 80043ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043ee:	613b      	str	r3, [r7, #16]
	__asm volatile
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	f383 8811 	msr	BASEPRI, r3
}
 80043f6:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80043f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3738      	adds	r7, #56	@ 0x38
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b084      	sub	sp, #16
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d10b      	bne.n	8004428 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 8004410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004414:	f383 8811 	msr	BASEPRI, r3
 8004418:	f3bf 8f6f 	isb	sy
 800441c:	f3bf 8f4f 	dsb	sy
 8004420:	60bb      	str	r3, [r7, #8]
}
 8004422:	bf00      	nop
 8004424:	bf00      	nop
 8004426:	e7fd      	b.n	8004424 <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8004428:	f001 f80e 	bl	8005448 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004430:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8004432:	f001 f83b 	bl	80054ac <vPortExitCritical>

	return uxReturn;
 8004436:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004438:	4618      	mov	r0, r3
 800443a:	3710      	adds	r7, #16
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800444c:	2300      	movs	r3, #0
 800444e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004454:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445a:	2b00      	cmp	r3, #0
 800445c:	d10d      	bne.n	800447a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	2b00      	cmp	r3, #0
 8004464:	d14d      	bne.n	8004502 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	4618      	mov	r0, r3
 800446c:	f000 fdce 	bl	800500c <xTaskPriorityDisinherit>
 8004470:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	605a      	str	r2, [r3, #4]
 8004478:	e043      	b.n	8004502 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2b00      	cmp	r3, #0
 800447e:	d119      	bne.n	80044b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6898      	ldr	r0, [r3, #8]
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004488:	461a      	mov	r2, r3
 800448a:	68b9      	ldr	r1, [r7, #8]
 800448c:	f001 fb0a 	bl	8005aa4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	689a      	ldr	r2, [r3, #8]
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004498:	441a      	add	r2, r3
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	689a      	ldr	r2, [r3, #8]
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	685b      	ldr	r3, [r3, #4]
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d32b      	bcc.n	8004502 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	609a      	str	r2, [r3, #8]
 80044b2:	e026      	b.n	8004502 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	68d8      	ldr	r0, [r3, #12]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044bc:	461a      	mov	r2, r3
 80044be:	68b9      	ldr	r1, [r7, #8]
 80044c0:	f001 faf0 	bl	8005aa4 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	68da      	ldr	r2, [r3, #12]
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044cc:	425b      	negs	r3, r3
 80044ce:	441a      	add	r2, r3
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	68da      	ldr	r2, [r3, #12]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	429a      	cmp	r2, r3
 80044de:	d207      	bcs.n	80044f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	685a      	ldr	r2, [r3, #4]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044e8:	425b      	negs	r3, r3
 80044ea:	441a      	add	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d105      	bne.n	8004502 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	3b01      	subs	r3, #1
 8004500:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800450a:	697b      	ldr	r3, [r7, #20]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3718      	adds	r7, #24
 8004510:	46bd      	mov	sp, r7
 8004512:	bd80      	pop	{r7, pc}

08004514 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
 800451c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004522:	2b00      	cmp	r3, #0
 8004524:	d018      	beq.n	8004558 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	68da      	ldr	r2, [r3, #12]
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800452e:	441a      	add	r2, r3
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	68da      	ldr	r2, [r3, #12]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	429a      	cmp	r2, r3
 800453e:	d303      	bcc.n	8004548 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681a      	ldr	r2, [r3, #0]
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	68d9      	ldr	r1, [r3, #12]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004550:	461a      	mov	r2, r3
 8004552:	6838      	ldr	r0, [r7, #0]
 8004554:	f001 faa6 	bl	8005aa4 <memcpy>
	}
}
 8004558:	bf00      	nop
 800455a:	3708      	adds	r7, #8
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004560:	b480      	push	{r7}
 8004562:	b085      	sub	sp, #20
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
 8004568:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800456a:	2300      	movs	r3, #0
 800456c:	60fb      	str	r3, [r7, #12]
 800456e:	e014      	b.n	800459a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004570:	4a0f      	ldr	r2, [pc, #60]	@ (80045b0 <vQueueAddToRegistry+0x50>)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10b      	bne.n	8004594 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800457c:	490c      	ldr	r1, [pc, #48]	@ (80045b0 <vQueueAddToRegistry+0x50>)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	683a      	ldr	r2, [r7, #0]
 8004582:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004586:	4a0a      	ldr	r2, [pc, #40]	@ (80045b0 <vQueueAddToRegistry+0x50>)
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	00db      	lsls	r3, r3, #3
 800458c:	4413      	add	r3, r2
 800458e:	687a      	ldr	r2, [r7, #4]
 8004590:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004592:	e006      	b.n	80045a2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	3301      	adds	r3, #1
 8004598:	60fb      	str	r3, [r7, #12]
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b07      	cmp	r3, #7
 800459e:	d9e7      	bls.n	8004570 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80045a0:	bf00      	nop
 80045a2:	bf00      	nop
 80045a4:	3714      	adds	r7, #20
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr
 80045ae:	bf00      	nop
 80045b0:	200003d0 	.word	0x200003d0

080045b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b08e      	sub	sp, #56	@ 0x38
 80045b8:	af04      	add	r7, sp, #16
 80045ba:	60f8      	str	r0, [r7, #12]
 80045bc:	60b9      	str	r1, [r7, #8]
 80045be:	607a      	str	r2, [r7, #4]
 80045c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80045c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d10b      	bne.n	80045e0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80045c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045cc:	f383 8811 	msr	BASEPRI, r3
 80045d0:	f3bf 8f6f 	isb	sy
 80045d4:	f3bf 8f4f 	dsb	sy
 80045d8:	623b      	str	r3, [r7, #32]
}
 80045da:	bf00      	nop
 80045dc:	bf00      	nop
 80045de:	e7fd      	b.n	80045dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80045e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d10b      	bne.n	80045fe <xTaskCreateStatic+0x4a>
	__asm volatile
 80045e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045ea:	f383 8811 	msr	BASEPRI, r3
 80045ee:	f3bf 8f6f 	isb	sy
 80045f2:	f3bf 8f4f 	dsb	sy
 80045f6:	61fb      	str	r3, [r7, #28]
}
 80045f8:	bf00      	nop
 80045fa:	bf00      	nop
 80045fc:	e7fd      	b.n	80045fa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80045fe:	2354      	movs	r3, #84	@ 0x54
 8004600:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	2b54      	cmp	r3, #84	@ 0x54
 8004606:	d00b      	beq.n	8004620 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800460c:	f383 8811 	msr	BASEPRI, r3
 8004610:	f3bf 8f6f 	isb	sy
 8004614:	f3bf 8f4f 	dsb	sy
 8004618:	61bb      	str	r3, [r7, #24]
}
 800461a:	bf00      	nop
 800461c:	bf00      	nop
 800461e:	e7fd      	b.n	800461c <xTaskCreateStatic+0x68>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004620:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004622:	2b00      	cmp	r3, #0
 8004624:	d01e      	beq.n	8004664 <xTaskCreateStatic+0xb0>
 8004626:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004628:	2b00      	cmp	r3, #0
 800462a:	d01b      	beq.n	8004664 <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800462c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800462e:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004632:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004634:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004638:	2202      	movs	r2, #2
 800463a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800463e:	2300      	movs	r3, #0
 8004640:	9303      	str	r3, [sp, #12]
 8004642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004644:	9302      	str	r3, [sp, #8]
 8004646:	f107 0314 	add.w	r3, r7, #20
 800464a:	9301      	str	r3, [sp, #4]
 800464c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	687a      	ldr	r2, [r7, #4]
 8004654:	68b9      	ldr	r1, [r7, #8]
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 f850 	bl	80046fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800465c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800465e:	f000 f8cd 	bl	80047fc <prvAddNewTaskToReadyList>
 8004662:	e001      	b.n	8004668 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8004664:	2300      	movs	r3, #0
 8004666:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004668:	697b      	ldr	r3, [r7, #20]
	}
 800466a:	4618      	mov	r0, r3
 800466c:	3728      	adds	r7, #40	@ 0x28
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004672:	b580      	push	{r7, lr}
 8004674:	b08c      	sub	sp, #48	@ 0x30
 8004676:	af04      	add	r7, sp, #16
 8004678:	60f8      	str	r0, [r7, #12]
 800467a:	60b9      	str	r1, [r7, #8]
 800467c:	603b      	str	r3, [r7, #0]
 800467e:	4613      	mov	r3, r2
 8004680:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004682:	88fb      	ldrh	r3, [r7, #6]
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4618      	mov	r0, r3
 8004688:	f001 f800 	bl	800568c <pvPortMalloc>
 800468c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800468e:	697b      	ldr	r3, [r7, #20]
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00e      	beq.n	80046b2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004694:	2054      	movs	r0, #84	@ 0x54
 8004696:	f000 fff9 	bl	800568c <pvPortMalloc>
 800469a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d003      	beq.n	80046aa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	631a      	str	r2, [r3, #48]	@ 0x30
 80046a8:	e005      	b.n	80046b6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80046aa:	6978      	ldr	r0, [r7, #20]
 80046ac:	f001 f8b6 	bl	800581c <vPortFree>
 80046b0:	e001      	b.n	80046b6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80046b2:	2300      	movs	r3, #0
 80046b4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80046b6:	69fb      	ldr	r3, [r7, #28]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d017      	beq.n	80046ec <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80046bc:	69fb      	ldr	r3, [r7, #28]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80046c4:	88fa      	ldrh	r2, [r7, #6]
 80046c6:	2300      	movs	r3, #0
 80046c8:	9303      	str	r3, [sp, #12]
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	9302      	str	r3, [sp, #8]
 80046ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80046d0:	9301      	str	r3, [sp, #4]
 80046d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046d4:	9300      	str	r3, [sp, #0]
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f80e 	bl	80046fc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80046e0:	69f8      	ldr	r0, [r7, #28]
 80046e2:	f000 f88b 	bl	80047fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80046e6:	2301      	movs	r3, #1
 80046e8:	61bb      	str	r3, [r7, #24]
 80046ea:	e002      	b.n	80046f2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80046ec:	f04f 33ff 	mov.w	r3, #4294967295
 80046f0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80046f2:	69bb      	ldr	r3, [r7, #24]
	}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3720      	adds	r7, #32
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af00      	add	r7, sp, #0
 8004702:	60f8      	str	r0, [r7, #12]
 8004704:	60b9      	str	r1, [r7, #8]
 8004706:	607a      	str	r2, [r7, #4]
 8004708:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800470a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800470c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004714:	3b01      	subs	r3, #1
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800471c:	69bb      	ldr	r3, [r7, #24]
 800471e:	f023 0307 	bic.w	r3, r3, #7
 8004722:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004724:	69bb      	ldr	r3, [r7, #24]
 8004726:	f003 0307 	and.w	r3, r3, #7
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00b      	beq.n	8004746 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800472e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004732:	f383 8811 	msr	BASEPRI, r3
 8004736:	f3bf 8f6f 	isb	sy
 800473a:	f3bf 8f4f 	dsb	sy
 800473e:	617b      	str	r3, [r7, #20]
}
 8004740:	bf00      	nop
 8004742:	bf00      	nop
 8004744:	e7fd      	b.n	8004742 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004746:	2300      	movs	r3, #0
 8004748:	61fb      	str	r3, [r7, #28]
 800474a:	e012      	b.n	8004772 <prvInitialiseNewTask+0x76>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800474c:	68ba      	ldr	r2, [r7, #8]
 800474e:	69fb      	ldr	r3, [r7, #28]
 8004750:	4413      	add	r3, r2
 8004752:	7819      	ldrb	r1, [r3, #0]
 8004754:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	4413      	add	r3, r2
 800475a:	3334      	adds	r3, #52	@ 0x34
 800475c:	460a      	mov	r2, r1
 800475e:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8004760:	68ba      	ldr	r2, [r7, #8]
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	4413      	add	r3, r2
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d006      	beq.n	800477a <prvInitialiseNewTask+0x7e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	3301      	adds	r3, #1
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	69fb      	ldr	r3, [r7, #28]
 8004774:	2b0f      	cmp	r3, #15
 8004776:	d9e9      	bls.n	800474c <prvInitialiseNewTask+0x50>
 8004778:	e000      	b.n	800477c <prvInitialiseNewTask+0x80>
		{
			break;
 800477a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800477c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004786:	2b06      	cmp	r3, #6
 8004788:	d901      	bls.n	800478e <prvInitialiseNewTask+0x92>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800478a:	2306      	movs	r3, #6
 800478c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800478e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004790:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004792:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004794:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004796:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004798:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800479a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800479c:	2200      	movs	r2, #0
 800479e:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80047a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a2:	3304      	adds	r3, #4
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7ff fbb3 	bl	8003f10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80047aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ac:	3318      	adds	r3, #24
 80047ae:	4618      	mov	r0, r3
 80047b0:	f7ff fbae 	bl	8003f10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047b8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047bc:	f1c3 0207 	rsb	r2, r3, #7
 80047c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80047c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047c8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80047ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047cc:	2200      	movs	r2, #0
 80047ce:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80047d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d2:	2200      	movs	r2, #0
 80047d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	68f9      	ldr	r1, [r7, #12]
 80047dc:	69b8      	ldr	r0, [r7, #24]
 80047de:	f000 fd03 	bl	80051e8 <pxPortInitialiseStack>
 80047e2:	4602      	mov	r2, r0
 80047e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e6:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80047e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80047ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047f2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80047f4:	bf00      	nop
 80047f6:	3720      	adds	r7, #32
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}

080047fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
 8004802:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004804:	f000 fe20 	bl	8005448 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004808:	4b2a      	ldr	r3, [pc, #168]	@ (80048b4 <prvAddNewTaskToReadyList+0xb8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	3301      	adds	r3, #1
 800480e:	4a29      	ldr	r2, [pc, #164]	@ (80048b4 <prvAddNewTaskToReadyList+0xb8>)
 8004810:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004812:	4b29      	ldr	r3, [pc, #164]	@ (80048b8 <prvAddNewTaskToReadyList+0xbc>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2b00      	cmp	r3, #0
 8004818:	d109      	bne.n	800482e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800481a:	4a27      	ldr	r2, [pc, #156]	@ (80048b8 <prvAddNewTaskToReadyList+0xbc>)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004820:	4b24      	ldr	r3, [pc, #144]	@ (80048b4 <prvAddNewTaskToReadyList+0xb8>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d110      	bne.n	800484a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004828:	f000 fb2c 	bl	8004e84 <prvInitialiseTaskLists>
 800482c:	e00d      	b.n	800484a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800482e:	4b23      	ldr	r3, [pc, #140]	@ (80048bc <prvAddNewTaskToReadyList+0xc0>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d109      	bne.n	800484a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004836:	4b20      	ldr	r3, [pc, #128]	@ (80048b8 <prvAddNewTaskToReadyList+0xbc>)
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004840:	429a      	cmp	r2, r3
 8004842:	d802      	bhi.n	800484a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004844:	4a1c      	ldr	r2, [pc, #112]	@ (80048b8 <prvAddNewTaskToReadyList+0xbc>)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800484a:	4b1d      	ldr	r3, [pc, #116]	@ (80048c0 <prvAddNewTaskToReadyList+0xc4>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	3301      	adds	r3, #1
 8004850:	4a1b      	ldr	r2, [pc, #108]	@ (80048c0 <prvAddNewTaskToReadyList+0xc4>)
 8004852:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004858:	2201      	movs	r2, #1
 800485a:	409a      	lsls	r2, r3
 800485c:	4b19      	ldr	r3, [pc, #100]	@ (80048c4 <prvAddNewTaskToReadyList+0xc8>)
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4313      	orrs	r3, r2
 8004862:	4a18      	ldr	r2, [pc, #96]	@ (80048c4 <prvAddNewTaskToReadyList+0xc8>)
 8004864:	6013      	str	r3, [r2, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800486a:	4613      	mov	r3, r2
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	4413      	add	r3, r2
 8004870:	009b      	lsls	r3, r3, #2
 8004872:	4a15      	ldr	r2, [pc, #84]	@ (80048c8 <prvAddNewTaskToReadyList+0xcc>)
 8004874:	441a      	add	r2, r3
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	3304      	adds	r3, #4
 800487a:	4619      	mov	r1, r3
 800487c:	4610      	mov	r0, r2
 800487e:	f7ff fb54 	bl	8003f2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004882:	f000 fe13 	bl	80054ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004886:	4b0d      	ldr	r3, [pc, #52]	@ (80048bc <prvAddNewTaskToReadyList+0xc0>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d00e      	beq.n	80048ac <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800488e:	4b0a      	ldr	r3, [pc, #40]	@ (80048b8 <prvAddNewTaskToReadyList+0xbc>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004898:	429a      	cmp	r2, r3
 800489a:	d207      	bcs.n	80048ac <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800489c:	4b0b      	ldr	r3, [pc, #44]	@ (80048cc <prvAddNewTaskToReadyList+0xd0>)
 800489e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	f3bf 8f4f 	dsb	sy
 80048a8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80048ac:	bf00      	nop
 80048ae:	3708      	adds	r7, #8
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	20000510 	.word	0x20000510
 80048b8:	20000410 	.word	0x20000410
 80048bc:	2000051c 	.word	0x2000051c
 80048c0:	2000052c 	.word	0x2000052c
 80048c4:	20000518 	.word	0x20000518
 80048c8:	20000414 	.word	0x20000414
 80048cc:	e000ed04 	.word	0xe000ed04

080048d0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80048d8:	2300      	movs	r3, #0
 80048da:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d018      	beq.n	8004914 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80048e2:	4b14      	ldr	r3, [pc, #80]	@ (8004934 <vTaskDelay+0x64>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00b      	beq.n	8004902 <vTaskDelay+0x32>
	__asm volatile
 80048ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ee:	f383 8811 	msr	BASEPRI, r3
 80048f2:	f3bf 8f6f 	isb	sy
 80048f6:	f3bf 8f4f 	dsb	sy
 80048fa:	60bb      	str	r3, [r7, #8]
}
 80048fc:	bf00      	nop
 80048fe:	bf00      	nop
 8004900:	e7fd      	b.n	80048fe <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004902:	f000 f87d 	bl	8004a00 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004906:	2100      	movs	r1, #0
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f000 fc07 	bl	800511c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800490e:	f000 f885 	bl	8004a1c <xTaskResumeAll>
 8004912:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d107      	bne.n	800492a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800491a:	4b07      	ldr	r3, [pc, #28]	@ (8004938 <vTaskDelay+0x68>)
 800491c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004920:	601a      	str	r2, [r3, #0]
 8004922:	f3bf 8f4f 	dsb	sy
 8004926:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800492a:	bf00      	nop
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	20000538 	.word	0x20000538
 8004938:	e000ed04 	.word	0xe000ed04

0800493c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b08a      	sub	sp, #40	@ 0x28
 8004940:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004946:	2300      	movs	r3, #0
 8004948:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800494a:	463a      	mov	r2, r7
 800494c:	1d39      	adds	r1, r7, #4
 800494e:	f107 0308 	add.w	r3, r7, #8
 8004952:	4618      	mov	r0, r3
 8004954:	f7fb fd14 	bl	8000380 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004958:	6839      	ldr	r1, [r7, #0]
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	68ba      	ldr	r2, [r7, #8]
 800495e:	9202      	str	r2, [sp, #8]
 8004960:	9301      	str	r3, [sp, #4]
 8004962:	2300      	movs	r3, #0
 8004964:	9300      	str	r3, [sp, #0]
 8004966:	2300      	movs	r3, #0
 8004968:	460a      	mov	r2, r1
 800496a:	491f      	ldr	r1, [pc, #124]	@ (80049e8 <vTaskStartScheduler+0xac>)
 800496c:	481f      	ldr	r0, [pc, #124]	@ (80049ec <vTaskStartScheduler+0xb0>)
 800496e:	f7ff fe21 	bl	80045b4 <xTaskCreateStatic>
 8004972:	4603      	mov	r3, r0
 8004974:	4a1e      	ldr	r2, [pc, #120]	@ (80049f0 <vTaskStartScheduler+0xb4>)
 8004976:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004978:	4b1d      	ldr	r3, [pc, #116]	@ (80049f0 <vTaskStartScheduler+0xb4>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d002      	beq.n	8004986 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004980:	2301      	movs	r3, #1
 8004982:	617b      	str	r3, [r7, #20]
 8004984:	e001      	b.n	800498a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	2b01      	cmp	r3, #1
 800498e:	d116      	bne.n	80049be <vTaskStartScheduler+0x82>
	__asm volatile
 8004990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	613b      	str	r3, [r7, #16]
}
 80049a2:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80049a4:	4b13      	ldr	r3, [pc, #76]	@ (80049f4 <vTaskStartScheduler+0xb8>)
 80049a6:	f04f 32ff 	mov.w	r2, #4294967295
 80049aa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80049ac:	4b12      	ldr	r3, [pc, #72]	@ (80049f8 <vTaskStartScheduler+0xbc>)
 80049ae:	2201      	movs	r2, #1
 80049b0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80049b2:	4b12      	ldr	r3, [pc, #72]	@ (80049fc <vTaskStartScheduler+0xc0>)
 80049b4:	2200      	movs	r2, #0
 80049b6:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80049b8:	f000 fca2 	bl	8005300 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80049bc:	e00f      	b.n	80049de <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80049be:	697b      	ldr	r3, [r7, #20]
 80049c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049c4:	d10b      	bne.n	80049de <vTaskStartScheduler+0xa2>
	__asm volatile
 80049c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	60fb      	str	r3, [r7, #12]
}
 80049d8:	bf00      	nop
 80049da:	bf00      	nop
 80049dc:	e7fd      	b.n	80049da <vTaskStartScheduler+0x9e>
}
 80049de:	bf00      	nop
 80049e0:	3718      	adds	r7, #24
 80049e2:	46bd      	mov	sp, r7
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	08005b58 	.word	0x08005b58
 80049ec:	08004e55 	.word	0x08004e55
 80049f0:	20000534 	.word	0x20000534
 80049f4:	20000530 	.word	0x20000530
 80049f8:	2000051c 	.word	0x2000051c
 80049fc:	20000514 	.word	0x20000514

08004a00 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004a00:	b480      	push	{r7}
 8004a02:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8004a04:	4b04      	ldr	r3, [pc, #16]	@ (8004a18 <vTaskSuspendAll+0x18>)
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	3301      	adds	r3, #1
 8004a0a:	4a03      	ldr	r2, [pc, #12]	@ (8004a18 <vTaskSuspendAll+0x18>)
 8004a0c:	6013      	str	r3, [r2, #0]
}
 8004a0e:	bf00      	nop
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr
 8004a18:	20000538 	.word	0x20000538

08004a1c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b084      	sub	sp, #16
 8004a20:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004a22:	2300      	movs	r3, #0
 8004a24:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004a26:	2300      	movs	r3, #0
 8004a28:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004a2a:	4b42      	ldr	r3, [pc, #264]	@ (8004b34 <xTaskResumeAll+0x118>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10b      	bne.n	8004a4a <xTaskResumeAll+0x2e>
	__asm volatile
 8004a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a36:	f383 8811 	msr	BASEPRI, r3
 8004a3a:	f3bf 8f6f 	isb	sy
 8004a3e:	f3bf 8f4f 	dsb	sy
 8004a42:	603b      	str	r3, [r7, #0]
}
 8004a44:	bf00      	nop
 8004a46:	bf00      	nop
 8004a48:	e7fd      	b.n	8004a46 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004a4a:	f000 fcfd 	bl	8005448 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004a4e:	4b39      	ldr	r3, [pc, #228]	@ (8004b34 <xTaskResumeAll+0x118>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	3b01      	subs	r3, #1
 8004a54:	4a37      	ldr	r2, [pc, #220]	@ (8004b34 <xTaskResumeAll+0x118>)
 8004a56:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004a58:	4b36      	ldr	r3, [pc, #216]	@ (8004b34 <xTaskResumeAll+0x118>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d161      	bne.n	8004b24 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004a60:	4b35      	ldr	r3, [pc, #212]	@ (8004b38 <xTaskResumeAll+0x11c>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d05d      	beq.n	8004b24 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a68:	e02e      	b.n	8004ac8 <xTaskResumeAll+0xac>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8004a6a:	4b34      	ldr	r3, [pc, #208]	@ (8004b3c <xTaskResumeAll+0x120>)
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	68db      	ldr	r3, [r3, #12]
 8004a70:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	3318      	adds	r3, #24
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7ff fab4 	bl	8003fe4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	3304      	adds	r3, #4
 8004a80:	4618      	mov	r0, r3
 8004a82:	f7ff faaf 	bl	8003fe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a8a:	2201      	movs	r2, #1
 8004a8c:	409a      	lsls	r2, r3
 8004a8e:	4b2c      	ldr	r3, [pc, #176]	@ (8004b40 <xTaskResumeAll+0x124>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4313      	orrs	r3, r2
 8004a94:	4a2a      	ldr	r2, [pc, #168]	@ (8004b40 <xTaskResumeAll+0x124>)
 8004a96:	6013      	str	r3, [r2, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a9c:	4613      	mov	r3, r2
 8004a9e:	009b      	lsls	r3, r3, #2
 8004aa0:	4413      	add	r3, r2
 8004aa2:	009b      	lsls	r3, r3, #2
 8004aa4:	4a27      	ldr	r2, [pc, #156]	@ (8004b44 <xTaskResumeAll+0x128>)
 8004aa6:	441a      	add	r2, r3
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3304      	adds	r3, #4
 8004aac:	4619      	mov	r1, r3
 8004aae:	4610      	mov	r0, r2
 8004ab0:	f7ff fa3b 	bl	8003f2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ab8:	4b23      	ldr	r3, [pc, #140]	@ (8004b48 <xTaskResumeAll+0x12c>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d302      	bcc.n	8004ac8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8004ac2:	4b22      	ldr	r3, [pc, #136]	@ (8004b4c <xTaskResumeAll+0x130>)
 8004ac4:	2201      	movs	r2, #1
 8004ac6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8004b3c <xTaskResumeAll+0x120>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d1cc      	bne.n	8004a6a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d001      	beq.n	8004ada <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004ad6:	f000 fa73 	bl	8004fc0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8004ada:	4b1d      	ldr	r3, [pc, #116]	@ (8004b50 <xTaskResumeAll+0x134>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d010      	beq.n	8004b08 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004ae6:	f000 f837 	bl	8004b58 <xTaskIncrementTick>
 8004aea:	4603      	mov	r3, r0
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d002      	beq.n	8004af6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8004af0:	4b16      	ldr	r3, [pc, #88]	@ (8004b4c <xTaskResumeAll+0x130>)
 8004af2:	2201      	movs	r2, #1
 8004af4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	3b01      	subs	r3, #1
 8004afa:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d1f1      	bne.n	8004ae6 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8004b02:	4b13      	ldr	r3, [pc, #76]	@ (8004b50 <xTaskResumeAll+0x134>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004b08:	4b10      	ldr	r3, [pc, #64]	@ (8004b4c <xTaskResumeAll+0x130>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d009      	beq.n	8004b24 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004b10:	2301      	movs	r3, #1
 8004b12:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004b14:	4b0f      	ldr	r3, [pc, #60]	@ (8004b54 <xTaskResumeAll+0x138>)
 8004b16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b1a:	601a      	str	r2, [r3, #0]
 8004b1c:	f3bf 8f4f 	dsb	sy
 8004b20:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004b24:	f000 fcc2 	bl	80054ac <vPortExitCritical>

	return xAlreadyYielded;
 8004b28:	68bb      	ldr	r3, [r7, #8]
}
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bd80      	pop	{r7, pc}
 8004b32:	bf00      	nop
 8004b34:	20000538 	.word	0x20000538
 8004b38:	20000510 	.word	0x20000510
 8004b3c:	200004d0 	.word	0x200004d0
 8004b40:	20000518 	.word	0x20000518
 8004b44:	20000414 	.word	0x20000414
 8004b48:	20000410 	.word	0x20000410
 8004b4c:	20000524 	.word	0x20000524
 8004b50:	20000520 	.word	0x20000520
 8004b54:	e000ed04 	.word	0xe000ed04

08004b58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b086      	sub	sp, #24
 8004b5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004b5e:	2300      	movs	r3, #0
 8004b60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004b62:	4b51      	ldr	r3, [pc, #324]	@ (8004ca8 <xTaskIncrementTick+0x150>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	f040 808e 	bne.w	8004c88 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004b6c:	4b4f      	ldr	r3, [pc, #316]	@ (8004cac <xTaskIncrementTick+0x154>)
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	3301      	adds	r3, #1
 8004b72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004b74:	4a4d      	ldr	r2, [pc, #308]	@ (8004cac <xTaskIncrementTick+0x154>)
 8004b76:	693b      	ldr	r3, [r7, #16]
 8004b78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d121      	bne.n	8004bc4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004b80:	4b4b      	ldr	r3, [pc, #300]	@ (8004cb0 <xTaskIncrementTick+0x158>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00b      	beq.n	8004ba2 <xTaskIncrementTick+0x4a>
	__asm volatile
 8004b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b8e:	f383 8811 	msr	BASEPRI, r3
 8004b92:	f3bf 8f6f 	isb	sy
 8004b96:	f3bf 8f4f 	dsb	sy
 8004b9a:	603b      	str	r3, [r7, #0]
}
 8004b9c:	bf00      	nop
 8004b9e:	bf00      	nop
 8004ba0:	e7fd      	b.n	8004b9e <xTaskIncrementTick+0x46>
 8004ba2:	4b43      	ldr	r3, [pc, #268]	@ (8004cb0 <xTaskIncrementTick+0x158>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	4b42      	ldr	r3, [pc, #264]	@ (8004cb4 <xTaskIncrementTick+0x15c>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a40      	ldr	r2, [pc, #256]	@ (8004cb0 <xTaskIncrementTick+0x158>)
 8004bae:	6013      	str	r3, [r2, #0]
 8004bb0:	4a40      	ldr	r2, [pc, #256]	@ (8004cb4 <xTaskIncrementTick+0x15c>)
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6013      	str	r3, [r2, #0]
 8004bb6:	4b40      	ldr	r3, [pc, #256]	@ (8004cb8 <xTaskIncrementTick+0x160>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	3301      	adds	r3, #1
 8004bbc:	4a3e      	ldr	r2, [pc, #248]	@ (8004cb8 <xTaskIncrementTick+0x160>)
 8004bbe:	6013      	str	r3, [r2, #0]
 8004bc0:	f000 f9fe 	bl	8004fc0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004bc4:	4b3d      	ldr	r3, [pc, #244]	@ (8004cbc <xTaskIncrementTick+0x164>)
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	693a      	ldr	r2, [r7, #16]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d34d      	bcc.n	8004c6a <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bce:	4b38      	ldr	r3, [pc, #224]	@ (8004cb0 <xTaskIncrementTick+0x158>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d101      	bne.n	8004bdc <xTaskIncrementTick+0x84>
 8004bd8:	2301      	movs	r3, #1
 8004bda:	e000      	b.n	8004bde <xTaskIncrementTick+0x86>
 8004bdc:	2300      	movs	r3, #0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d004      	beq.n	8004bec <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004be2:	4b36      	ldr	r3, [pc, #216]	@ (8004cbc <xTaskIncrementTick+0x164>)
 8004be4:	f04f 32ff 	mov.w	r2, #4294967295
 8004be8:	601a      	str	r2, [r3, #0]
					break;
 8004bea:	e03e      	b.n	8004c6a <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004bec:	4b30      	ldr	r3, [pc, #192]	@ (8004cb0 <xTaskIncrementTick+0x158>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	68db      	ldr	r3, [r3, #12]
 8004bf2:	68db      	ldr	r3, [r3, #12]
 8004bf4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004bfc:	693a      	ldr	r2, [r7, #16]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d203      	bcs.n	8004c0c <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004c04:	4a2d      	ldr	r2, [pc, #180]	@ (8004cbc <xTaskIncrementTick+0x164>)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	6013      	str	r3, [r2, #0]
						break;
 8004c0a:	e02e      	b.n	8004c6a <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	3304      	adds	r3, #4
 8004c10:	4618      	mov	r0, r3
 8004c12:	f7ff f9e7 	bl	8003fe4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d004      	beq.n	8004c28 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004c1e:	68bb      	ldr	r3, [r7, #8]
 8004c20:	3318      	adds	r3, #24
 8004c22:	4618      	mov	r0, r3
 8004c24:	f7ff f9de 	bl	8003fe4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004c28:	68bb      	ldr	r3, [r7, #8]
 8004c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	409a      	lsls	r2, r3
 8004c30:	4b23      	ldr	r3, [pc, #140]	@ (8004cc0 <xTaskIncrementTick+0x168>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4313      	orrs	r3, r2
 8004c36:	4a22      	ldr	r2, [pc, #136]	@ (8004cc0 <xTaskIncrementTick+0x168>)
 8004c38:	6013      	str	r3, [r2, #0]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
 8004c3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c3e:	4613      	mov	r3, r2
 8004c40:	009b      	lsls	r3, r3, #2
 8004c42:	4413      	add	r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	4a1f      	ldr	r2, [pc, #124]	@ (8004cc4 <xTaskIncrementTick+0x16c>)
 8004c48:	441a      	add	r2, r3
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	4619      	mov	r1, r3
 8004c50:	4610      	mov	r0, r2
 8004c52:	f7ff f96a 	bl	8003f2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004c56:	68bb      	ldr	r3, [r7, #8]
 8004c58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c5a:	4b1b      	ldr	r3, [pc, #108]	@ (8004cc8 <xTaskIncrementTick+0x170>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d3b4      	bcc.n	8004bce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004c64:	2301      	movs	r3, #1
 8004c66:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c68:	e7b1      	b.n	8004bce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004c6a:	4b17      	ldr	r3, [pc, #92]	@ (8004cc8 <xTaskIncrementTick+0x170>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c70:	4914      	ldr	r1, [pc, #80]	@ (8004cc4 <xTaskIncrementTick+0x16c>)
 8004c72:	4613      	mov	r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	4413      	add	r3, r2
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	440b      	add	r3, r1
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d907      	bls.n	8004c92 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004c82:	2301      	movs	r3, #1
 8004c84:	617b      	str	r3, [r7, #20]
 8004c86:	e004      	b.n	8004c92 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8004c88:	4b10      	ldr	r3, [pc, #64]	@ (8004ccc <xTaskIncrementTick+0x174>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	3301      	adds	r3, #1
 8004c8e:	4a0f      	ldr	r2, [pc, #60]	@ (8004ccc <xTaskIncrementTick+0x174>)
 8004c90:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8004c92:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd0 <xTaskIncrementTick+0x178>)
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8004c9e:	697b      	ldr	r3, [r7, #20]
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3718      	adds	r7, #24
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	20000538 	.word	0x20000538
 8004cac:	20000514 	.word	0x20000514
 8004cb0:	200004c8 	.word	0x200004c8
 8004cb4:	200004cc 	.word	0x200004cc
 8004cb8:	20000528 	.word	0x20000528
 8004cbc:	20000530 	.word	0x20000530
 8004cc0:	20000518 	.word	0x20000518
 8004cc4:	20000414 	.word	0x20000414
 8004cc8:	20000410 	.word	0x20000410
 8004ccc:	20000520 	.word	0x20000520
 8004cd0:	20000524 	.word	0x20000524

08004cd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004cda:	4b27      	ldr	r3, [pc, #156]	@ (8004d78 <vTaskSwitchContext+0xa4>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d003      	beq.n	8004cea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004ce2:	4b26      	ldr	r3, [pc, #152]	@ (8004d7c <vTaskSwitchContext+0xa8>)
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004ce8:	e040      	b.n	8004d6c <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8004cea:	4b24      	ldr	r3, [pc, #144]	@ (8004d7c <vTaskSwitchContext+0xa8>)
 8004cec:	2200      	movs	r2, #0
 8004cee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8004cf0:	4b23      	ldr	r3, [pc, #140]	@ (8004d80 <vTaskSwitchContext+0xac>)
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	fab3 f383 	clz	r3, r3
 8004cfc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004cfe:	7afb      	ldrb	r3, [r7, #11]
 8004d00:	f1c3 031f 	rsb	r3, r3, #31
 8004d04:	617b      	str	r3, [r7, #20]
 8004d06:	491f      	ldr	r1, [pc, #124]	@ (8004d84 <vTaskSwitchContext+0xb0>)
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	4613      	mov	r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	009b      	lsls	r3, r3, #2
 8004d12:	440b      	add	r3, r1
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d10b      	bne.n	8004d32 <vTaskSwitchContext+0x5e>
	__asm volatile
 8004d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d1e:	f383 8811 	msr	BASEPRI, r3
 8004d22:	f3bf 8f6f 	isb	sy
 8004d26:	f3bf 8f4f 	dsb	sy
 8004d2a:	607b      	str	r3, [r7, #4]
}
 8004d2c:	bf00      	nop
 8004d2e:	bf00      	nop
 8004d30:	e7fd      	b.n	8004d2e <vTaskSwitchContext+0x5a>
 8004d32:	697a      	ldr	r2, [r7, #20]
 8004d34:	4613      	mov	r3, r2
 8004d36:	009b      	lsls	r3, r3, #2
 8004d38:	4413      	add	r3, r2
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	4a11      	ldr	r2, [pc, #68]	@ (8004d84 <vTaskSwitchContext+0xb0>)
 8004d3e:	4413      	add	r3, r2
 8004d40:	613b      	str	r3, [r7, #16]
 8004d42:	693b      	ldr	r3, [r7, #16]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	685a      	ldr	r2, [r3, #4]
 8004d48:	693b      	ldr	r3, [r7, #16]
 8004d4a:	605a      	str	r2, [r3, #4]
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	685a      	ldr	r2, [r3, #4]
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	3308      	adds	r3, #8
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d104      	bne.n	8004d62 <vTaskSwitchContext+0x8e>
 8004d58:	693b      	ldr	r3, [r7, #16]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	685a      	ldr	r2, [r3, #4]
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	605a      	str	r2, [r3, #4]
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	68db      	ldr	r3, [r3, #12]
 8004d68:	4a07      	ldr	r2, [pc, #28]	@ (8004d88 <vTaskSwitchContext+0xb4>)
 8004d6a:	6013      	str	r3, [r2, #0]
}
 8004d6c:	bf00      	nop
 8004d6e:	371c      	adds	r7, #28
 8004d70:	46bd      	mov	sp, r7
 8004d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d76:	4770      	bx	lr
 8004d78:	20000538 	.word	0x20000538
 8004d7c:	20000524 	.word	0x20000524
 8004d80:	20000518 	.word	0x20000518
 8004d84:	20000414 	.word	0x20000414
 8004d88:	20000410 	.word	0x20000410

08004d8c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b086      	sub	sp, #24
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	68db      	ldr	r3, [r3, #12]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10b      	bne.n	8004dba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004da6:	f383 8811 	msr	BASEPRI, r3
 8004daa:	f3bf 8f6f 	isb	sy
 8004dae:	f3bf 8f4f 	dsb	sy
 8004db2:	60fb      	str	r3, [r7, #12]
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop
 8004db8:	e7fd      	b.n	8004db6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	3318      	adds	r3, #24
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff f910 	bl	8003fe4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004dc4:	4b1d      	ldr	r3, [pc, #116]	@ (8004e3c <xTaskRemoveFromEventList+0xb0>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d11c      	bne.n	8004e06 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004dcc:	693b      	ldr	r3, [r7, #16]
 8004dce:	3304      	adds	r3, #4
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7ff f907 	bl	8003fe4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dda:	2201      	movs	r2, #1
 8004ddc:	409a      	lsls	r2, r3
 8004dde:	4b18      	ldr	r3, [pc, #96]	@ (8004e40 <xTaskRemoveFromEventList+0xb4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	4a16      	ldr	r2, [pc, #88]	@ (8004e40 <xTaskRemoveFromEventList+0xb4>)
 8004de6:	6013      	str	r3, [r2, #0]
 8004de8:	693b      	ldr	r3, [r7, #16]
 8004dea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dec:	4613      	mov	r3, r2
 8004dee:	009b      	lsls	r3, r3, #2
 8004df0:	4413      	add	r3, r2
 8004df2:	009b      	lsls	r3, r3, #2
 8004df4:	4a13      	ldr	r2, [pc, #76]	@ (8004e44 <xTaskRemoveFromEventList+0xb8>)
 8004df6:	441a      	add	r2, r3
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	3304      	adds	r3, #4
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	4610      	mov	r0, r2
 8004e00:	f7ff f893 	bl	8003f2a <vListInsertEnd>
 8004e04:	e005      	b.n	8004e12 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	3318      	adds	r3, #24
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	480e      	ldr	r0, [pc, #56]	@ (8004e48 <xTaskRemoveFromEventList+0xbc>)
 8004e0e:	f7ff f88c 	bl	8003f2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004e12:	693b      	ldr	r3, [r7, #16]
 8004e14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e16:	4b0d      	ldr	r3, [pc, #52]	@ (8004e4c <xTaskRemoveFromEventList+0xc0>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1c:	429a      	cmp	r2, r3
 8004e1e:	d905      	bls.n	8004e2c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004e20:	2301      	movs	r3, #1
 8004e22:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004e24:	4b0a      	ldr	r3, [pc, #40]	@ (8004e50 <xTaskRemoveFromEventList+0xc4>)
 8004e26:	2201      	movs	r2, #1
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	e001      	b.n	8004e30 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8004e30:	697b      	ldr	r3, [r7, #20]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	20000538 	.word	0x20000538
 8004e40:	20000518 	.word	0x20000518
 8004e44:	20000414 	.word	0x20000414
 8004e48:	200004d0 	.word	0x200004d0
 8004e4c:	20000410 	.word	0x20000410
 8004e50:	20000524 	.word	0x20000524

08004e54 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004e5c:	f000 f852 	bl	8004f04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004e60:	4b06      	ldr	r3, [pc, #24]	@ (8004e7c <prvIdleTask+0x28>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	2b01      	cmp	r3, #1
 8004e66:	d9f9      	bls.n	8004e5c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004e68:	4b05      	ldr	r3, [pc, #20]	@ (8004e80 <prvIdleTask+0x2c>)
 8004e6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e6e:	601a      	str	r2, [r3, #0]
 8004e70:	f3bf 8f4f 	dsb	sy
 8004e74:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004e78:	e7f0      	b.n	8004e5c <prvIdleTask+0x8>
 8004e7a:	bf00      	nop
 8004e7c:	20000414 	.word	0x20000414
 8004e80:	e000ed04 	.word	0xe000ed04

08004e84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b082      	sub	sp, #8
 8004e88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	607b      	str	r3, [r7, #4]
 8004e8e:	e00c      	b.n	8004eaa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e90:	687a      	ldr	r2, [r7, #4]
 8004e92:	4613      	mov	r3, r2
 8004e94:	009b      	lsls	r3, r3, #2
 8004e96:	4413      	add	r3, r2
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	4a12      	ldr	r2, [pc, #72]	@ (8004ee4 <prvInitialiseTaskLists+0x60>)
 8004e9c:	4413      	add	r3, r2
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7ff f816 	bl	8003ed0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	3301      	adds	r3, #1
 8004ea8:	607b      	str	r3, [r7, #4]
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2b06      	cmp	r3, #6
 8004eae:	d9ef      	bls.n	8004e90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004eb0:	480d      	ldr	r0, [pc, #52]	@ (8004ee8 <prvInitialiseTaskLists+0x64>)
 8004eb2:	f7ff f80d 	bl	8003ed0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004eb6:	480d      	ldr	r0, [pc, #52]	@ (8004eec <prvInitialiseTaskLists+0x68>)
 8004eb8:	f7ff f80a 	bl	8003ed0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004ebc:	480c      	ldr	r0, [pc, #48]	@ (8004ef0 <prvInitialiseTaskLists+0x6c>)
 8004ebe:	f7ff f807 	bl	8003ed0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004ec2:	480c      	ldr	r0, [pc, #48]	@ (8004ef4 <prvInitialiseTaskLists+0x70>)
 8004ec4:	f7ff f804 	bl	8003ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004ec8:	480b      	ldr	r0, [pc, #44]	@ (8004ef8 <prvInitialiseTaskLists+0x74>)
 8004eca:	f7ff f801 	bl	8003ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004ece:	4b0b      	ldr	r3, [pc, #44]	@ (8004efc <prvInitialiseTaskLists+0x78>)
 8004ed0:	4a05      	ldr	r2, [pc, #20]	@ (8004ee8 <prvInitialiseTaskLists+0x64>)
 8004ed2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8004f00 <prvInitialiseTaskLists+0x7c>)
 8004ed6:	4a05      	ldr	r2, [pc, #20]	@ (8004eec <prvInitialiseTaskLists+0x68>)
 8004ed8:	601a      	str	r2, [r3, #0]
}
 8004eda:	bf00      	nop
 8004edc:	3708      	adds	r7, #8
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bd80      	pop	{r7, pc}
 8004ee2:	bf00      	nop
 8004ee4:	20000414 	.word	0x20000414
 8004ee8:	200004a0 	.word	0x200004a0
 8004eec:	200004b4 	.word	0x200004b4
 8004ef0:	200004d0 	.word	0x200004d0
 8004ef4:	200004e4 	.word	0x200004e4
 8004ef8:	200004fc 	.word	0x200004fc
 8004efc:	200004c8 	.word	0x200004c8
 8004f00:	200004cc 	.word	0x200004cc

08004f04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	b082      	sub	sp, #8
 8004f08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f0a:	e019      	b.n	8004f40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004f0c:	f000 fa9c 	bl	8005448 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8004f10:	4b10      	ldr	r3, [pc, #64]	@ (8004f54 <prvCheckTasksWaitingTermination+0x50>)
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	3304      	adds	r3, #4
 8004f1c:	4618      	mov	r0, r3
 8004f1e:	f7ff f861 	bl	8003fe4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004f22:	4b0d      	ldr	r3, [pc, #52]	@ (8004f58 <prvCheckTasksWaitingTermination+0x54>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	3b01      	subs	r3, #1
 8004f28:	4a0b      	ldr	r2, [pc, #44]	@ (8004f58 <prvCheckTasksWaitingTermination+0x54>)
 8004f2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004f2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004f5c <prvCheckTasksWaitingTermination+0x58>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	3b01      	subs	r3, #1
 8004f32:	4a0a      	ldr	r2, [pc, #40]	@ (8004f5c <prvCheckTasksWaitingTermination+0x58>)
 8004f34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004f36:	f000 fab9 	bl	80054ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004f3a:	6878      	ldr	r0, [r7, #4]
 8004f3c:	f000 f810 	bl	8004f60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004f40:	4b06      	ldr	r3, [pc, #24]	@ (8004f5c <prvCheckTasksWaitingTermination+0x58>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d1e1      	bne.n	8004f0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004f48:	bf00      	nop
 8004f4a:	bf00      	nop
 8004f4c:	3708      	adds	r7, #8
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}
 8004f52:	bf00      	nop
 8004f54:	200004e4 	.word	0x200004e4
 8004f58:	20000510 	.word	0x20000510
 8004f5c:	200004f8 	.word	0x200004f8

08004f60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d108      	bne.n	8004f84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f76:	4618      	mov	r0, r3
 8004f78:	f000 fc50 	bl	800581c <vPortFree>
				vPortFree( pxTCB );
 8004f7c:	6878      	ldr	r0, [r7, #4]
 8004f7e:	f000 fc4d 	bl	800581c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004f82:	e019      	b.n	8004fb8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f8a:	2b01      	cmp	r3, #1
 8004f8c:	d103      	bne.n	8004f96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 fc44 	bl	800581c <vPortFree>
	}
 8004f94:	e010      	b.n	8004fb8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d00b      	beq.n	8004fb8 <prvDeleteTCB+0x58>
	__asm volatile
 8004fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa4:	f383 8811 	msr	BASEPRI, r3
 8004fa8:	f3bf 8f6f 	isb	sy
 8004fac:	f3bf 8f4f 	dsb	sy
 8004fb0:	60fb      	str	r3, [r7, #12]
}
 8004fb2:	bf00      	nop
 8004fb4:	bf00      	nop
 8004fb6:	e7fd      	b.n	8004fb4 <prvDeleteTCB+0x54>
	}
 8004fb8:	bf00      	nop
 8004fba:	3710      	adds	r7, #16
 8004fbc:	46bd      	mov	sp, r7
 8004fbe:	bd80      	pop	{r7, pc}

08004fc0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	b083      	sub	sp, #12
 8004fc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8005004 <prvResetNextTaskUnblockTime+0x44>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d101      	bne.n	8004fd4 <prvResetNextTaskUnblockTime+0x14>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e000      	b.n	8004fd6 <prvResetNextTaskUnblockTime+0x16>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d004      	beq.n	8004fe4 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004fda:	4b0b      	ldr	r3, [pc, #44]	@ (8005008 <prvResetNextTaskUnblockTime+0x48>)
 8004fdc:	f04f 32ff 	mov.w	r2, #4294967295
 8004fe0:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004fe2:	e008      	b.n	8004ff6 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004fe4:	4b07      	ldr	r3, [pc, #28]	@ (8005004 <prvResetNextTaskUnblockTime+0x44>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	4a05      	ldr	r2, [pc, #20]	@ (8005008 <prvResetNextTaskUnblockTime+0x48>)
 8004ff4:	6013      	str	r3, [r2, #0]
}
 8004ff6:	bf00      	nop
 8004ff8:	370c      	adds	r7, #12
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
 8005002:	bf00      	nop
 8005004:	200004c8 	.word	0x200004c8
 8005008:	20000530 	.word	0x20000530

0800500c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800500c:	b580      	push	{r7, lr}
 800500e:	b086      	sub	sp, #24
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005018:	2300      	movs	r3, #0
 800501a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d070      	beq.n	8005104 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005022:	4b3b      	ldr	r3, [pc, #236]	@ (8005110 <xTaskPriorityDisinherit+0x104>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	693a      	ldr	r2, [r7, #16]
 8005028:	429a      	cmp	r2, r3
 800502a:	d00b      	beq.n	8005044 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800502c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005030:	f383 8811 	msr	BASEPRI, r3
 8005034:	f3bf 8f6f 	isb	sy
 8005038:	f3bf 8f4f 	dsb	sy
 800503c:	60fb      	str	r3, [r7, #12]
}
 800503e:	bf00      	nop
 8005040:	bf00      	nop
 8005042:	e7fd      	b.n	8005040 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005044:	693b      	ldr	r3, [r7, #16]
 8005046:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005048:	2b00      	cmp	r3, #0
 800504a:	d10b      	bne.n	8005064 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800504c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005050:	f383 8811 	msr	BASEPRI, r3
 8005054:	f3bf 8f6f 	isb	sy
 8005058:	f3bf 8f4f 	dsb	sy
 800505c:	60bb      	str	r3, [r7, #8]
}
 800505e:	bf00      	nop
 8005060:	bf00      	nop
 8005062:	e7fd      	b.n	8005060 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005068:	1e5a      	subs	r2, r3, #1
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005072:	693b      	ldr	r3, [r7, #16]
 8005074:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005076:	429a      	cmp	r2, r3
 8005078:	d044      	beq.n	8005104 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800507a:	693b      	ldr	r3, [r7, #16]
 800507c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800507e:	2b00      	cmp	r3, #0
 8005080:	d140      	bne.n	8005104 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	3304      	adds	r3, #4
 8005086:	4618      	mov	r0, r3
 8005088:	f7fe ffac 	bl	8003fe4 <uxListRemove>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d115      	bne.n	80050be <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005092:	693b      	ldr	r3, [r7, #16]
 8005094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005096:	491f      	ldr	r1, [pc, #124]	@ (8005114 <xTaskPriorityDisinherit+0x108>)
 8005098:	4613      	mov	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4413      	add	r3, r2
 800509e:	009b      	lsls	r3, r3, #2
 80050a0:	440b      	add	r3, r1
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10a      	bne.n	80050be <xTaskPriorityDisinherit+0xb2>
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ac:	2201      	movs	r2, #1
 80050ae:	fa02 f303 	lsl.w	r3, r2, r3
 80050b2:	43da      	mvns	r2, r3
 80050b4:	4b18      	ldr	r3, [pc, #96]	@ (8005118 <xTaskPriorityDisinherit+0x10c>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4013      	ands	r3, r2
 80050ba:	4a17      	ldr	r2, [pc, #92]	@ (8005118 <xTaskPriorityDisinherit+0x10c>)
 80050bc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80050be:	693b      	ldr	r3, [r7, #16]
 80050c0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80050c2:	693b      	ldr	r3, [r7, #16]
 80050c4:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050c6:	693b      	ldr	r3, [r7, #16]
 80050c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050ca:	f1c3 0207 	rsb	r2, r3, #7
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80050d2:	693b      	ldr	r3, [r7, #16]
 80050d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d6:	2201      	movs	r2, #1
 80050d8:	409a      	lsls	r2, r3
 80050da:	4b0f      	ldr	r3, [pc, #60]	@ (8005118 <xTaskPriorityDisinherit+0x10c>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4313      	orrs	r3, r2
 80050e0:	4a0d      	ldr	r2, [pc, #52]	@ (8005118 <xTaskPriorityDisinherit+0x10c>)
 80050e2:	6013      	str	r3, [r2, #0]
 80050e4:	693b      	ldr	r3, [r7, #16]
 80050e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050e8:	4613      	mov	r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	4413      	add	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4a08      	ldr	r2, [pc, #32]	@ (8005114 <xTaskPriorityDisinherit+0x108>)
 80050f2:	441a      	add	r2, r3
 80050f4:	693b      	ldr	r3, [r7, #16]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4619      	mov	r1, r3
 80050fa:	4610      	mov	r0, r2
 80050fc:	f7fe ff15 	bl	8003f2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005100:	2301      	movs	r3, #1
 8005102:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005104:	697b      	ldr	r3, [r7, #20]
	}
 8005106:	4618      	mov	r0, r3
 8005108:	3718      	adds	r7, #24
 800510a:	46bd      	mov	sp, r7
 800510c:	bd80      	pop	{r7, pc}
 800510e:	bf00      	nop
 8005110:	20000410 	.word	0x20000410
 8005114:	20000414 	.word	0x20000414
 8005118:	20000518 	.word	0x20000518

0800511c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b084      	sub	sp, #16
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005126:	4b29      	ldr	r3, [pc, #164]	@ (80051cc <prvAddCurrentTaskToDelayedList+0xb0>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800512c:	4b28      	ldr	r3, [pc, #160]	@ (80051d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	3304      	adds	r3, #4
 8005132:	4618      	mov	r0, r3
 8005134:	f7fe ff56 	bl	8003fe4 <uxListRemove>
 8005138:	4603      	mov	r3, r0
 800513a:	2b00      	cmp	r3, #0
 800513c:	d10b      	bne.n	8005156 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800513e:	4b24      	ldr	r3, [pc, #144]	@ (80051d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005144:	2201      	movs	r2, #1
 8005146:	fa02 f303 	lsl.w	r3, r2, r3
 800514a:	43da      	mvns	r2, r3
 800514c:	4b21      	ldr	r3, [pc, #132]	@ (80051d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4013      	ands	r3, r2
 8005152:	4a20      	ldr	r2, [pc, #128]	@ (80051d4 <prvAddCurrentTaskToDelayedList+0xb8>)
 8005154:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800515c:	d10a      	bne.n	8005174 <prvAddCurrentTaskToDelayedList+0x58>
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d007      	beq.n	8005174 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005164:	4b1a      	ldr	r3, [pc, #104]	@ (80051d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	3304      	adds	r3, #4
 800516a:	4619      	mov	r1, r3
 800516c:	481a      	ldr	r0, [pc, #104]	@ (80051d8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800516e:	f7fe fedc 	bl	8003f2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005172:	e026      	b.n	80051c2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4413      	add	r3, r2
 800517a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800517c:	4b14      	ldr	r3, [pc, #80]	@ (80051d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	68ba      	ldr	r2, [r7, #8]
 8005182:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005184:	68ba      	ldr	r2, [r7, #8]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	429a      	cmp	r2, r3
 800518a:	d209      	bcs.n	80051a0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800518c:	4b13      	ldr	r3, [pc, #76]	@ (80051dc <prvAddCurrentTaskToDelayedList+0xc0>)
 800518e:	681a      	ldr	r2, [r3, #0]
 8005190:	4b0f      	ldr	r3, [pc, #60]	@ (80051d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	3304      	adds	r3, #4
 8005196:	4619      	mov	r1, r3
 8005198:	4610      	mov	r0, r2
 800519a:	f7fe feea 	bl	8003f72 <vListInsert>
}
 800519e:	e010      	b.n	80051c2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80051a0:	4b0f      	ldr	r3, [pc, #60]	@ (80051e0 <prvAddCurrentTaskToDelayedList+0xc4>)
 80051a2:	681a      	ldr	r2, [r3, #0]
 80051a4:	4b0a      	ldr	r3, [pc, #40]	@ (80051d0 <prvAddCurrentTaskToDelayedList+0xb4>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	3304      	adds	r3, #4
 80051aa:	4619      	mov	r1, r3
 80051ac:	4610      	mov	r0, r2
 80051ae:	f7fe fee0 	bl	8003f72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80051b2:	4b0c      	ldr	r3, [pc, #48]	@ (80051e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	68ba      	ldr	r2, [r7, #8]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d202      	bcs.n	80051c2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80051bc:	4a09      	ldr	r2, [pc, #36]	@ (80051e4 <prvAddCurrentTaskToDelayedList+0xc8>)
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	6013      	str	r3, [r2, #0]
}
 80051c2:	bf00      	nop
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}
 80051ca:	bf00      	nop
 80051cc:	20000514 	.word	0x20000514
 80051d0:	20000410 	.word	0x20000410
 80051d4:	20000518 	.word	0x20000518
 80051d8:	200004fc 	.word	0x200004fc
 80051dc:	200004cc 	.word	0x200004cc
 80051e0:	200004c8 	.word	0x200004c8
 80051e4:	20000530 	.word	0x20000530

080051e8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80051e8:	b480      	push	{r7}
 80051ea:	b085      	sub	sp, #20
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	60f8      	str	r0, [r7, #12]
 80051f0:	60b9      	str	r1, [r7, #8]
 80051f2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	3b04      	subs	r3, #4
 80051f8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005200:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	3b04      	subs	r3, #4
 8005206:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005208:	68bb      	ldr	r3, [r7, #8]
 800520a:	f023 0201 	bic.w	r2, r3, #1
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	3b04      	subs	r3, #4
 8005216:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005218:	4a0c      	ldr	r2, [pc, #48]	@ (800524c <pxPortInitialiseStack+0x64>)
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	3b14      	subs	r3, #20
 8005222:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	3b04      	subs	r3, #4
 800522e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	f06f 0202 	mvn.w	r2, #2
 8005236:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	3b20      	subs	r3, #32
 800523c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800523e:	68fb      	ldr	r3, [r7, #12]
}
 8005240:	4618      	mov	r0, r3
 8005242:	3714      	adds	r7, #20
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr
 800524c:	08005251 	.word	0x08005251

08005250 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005250:	b480      	push	{r7}
 8005252:	b085      	sub	sp, #20
 8005254:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005256:	2300      	movs	r3, #0
 8005258:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800525a:	4b13      	ldr	r3, [pc, #76]	@ (80052a8 <prvTaskExitError+0x58>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005262:	d00b      	beq.n	800527c <prvTaskExitError+0x2c>
	__asm volatile
 8005264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005268:	f383 8811 	msr	BASEPRI, r3
 800526c:	f3bf 8f6f 	isb	sy
 8005270:	f3bf 8f4f 	dsb	sy
 8005274:	60fb      	str	r3, [r7, #12]
}
 8005276:	bf00      	nop
 8005278:	bf00      	nop
 800527a:	e7fd      	b.n	8005278 <prvTaskExitError+0x28>
	__asm volatile
 800527c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005280:	f383 8811 	msr	BASEPRI, r3
 8005284:	f3bf 8f6f 	isb	sy
 8005288:	f3bf 8f4f 	dsb	sy
 800528c:	60bb      	str	r3, [r7, #8]
}
 800528e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005290:	bf00      	nop
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d0fc      	beq.n	8005292 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005298:	bf00      	nop
 800529a:	bf00      	nop
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	2000000c 	.word	0x2000000c
 80052ac:	00000000 	.word	0x00000000

080052b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80052b0:	4b07      	ldr	r3, [pc, #28]	@ (80052d0 <pxCurrentTCBConst2>)
 80052b2:	6819      	ldr	r1, [r3, #0]
 80052b4:	6808      	ldr	r0, [r1, #0]
 80052b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052ba:	f380 8809 	msr	PSP, r0
 80052be:	f3bf 8f6f 	isb	sy
 80052c2:	f04f 0000 	mov.w	r0, #0
 80052c6:	f380 8811 	msr	BASEPRI, r0
 80052ca:	4770      	bx	lr
 80052cc:	f3af 8000 	nop.w

080052d0 <pxCurrentTCBConst2>:
 80052d0:	20000410 	.word	0x20000410
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80052d4:	bf00      	nop
 80052d6:	bf00      	nop

080052d8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80052d8:	4808      	ldr	r0, [pc, #32]	@ (80052fc <prvPortStartFirstTask+0x24>)
 80052da:	6800      	ldr	r0, [r0, #0]
 80052dc:	6800      	ldr	r0, [r0, #0]
 80052de:	f380 8808 	msr	MSP, r0
 80052e2:	f04f 0000 	mov.w	r0, #0
 80052e6:	f380 8814 	msr	CONTROL, r0
 80052ea:	b662      	cpsie	i
 80052ec:	b661      	cpsie	f
 80052ee:	f3bf 8f4f 	dsb	sy
 80052f2:	f3bf 8f6f 	isb	sy
 80052f6:	df00      	svc	0
 80052f8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80052fa:	bf00      	nop
 80052fc:	e000ed08 	.word	0xe000ed08

08005300 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b086      	sub	sp, #24
 8005304:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005306:	4b47      	ldr	r3, [pc, #284]	@ (8005424 <xPortStartScheduler+0x124>)
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a47      	ldr	r2, [pc, #284]	@ (8005428 <xPortStartScheduler+0x128>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d10b      	bne.n	8005328 <xPortStartScheduler+0x28>
	__asm volatile
 8005310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005314:	f383 8811 	msr	BASEPRI, r3
 8005318:	f3bf 8f6f 	isb	sy
 800531c:	f3bf 8f4f 	dsb	sy
 8005320:	613b      	str	r3, [r7, #16]
}
 8005322:	bf00      	nop
 8005324:	bf00      	nop
 8005326:	e7fd      	b.n	8005324 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005328:	4b3e      	ldr	r3, [pc, #248]	@ (8005424 <xPortStartScheduler+0x124>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a3f      	ldr	r2, [pc, #252]	@ (800542c <xPortStartScheduler+0x12c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d10b      	bne.n	800534a <xPortStartScheduler+0x4a>
	__asm volatile
 8005332:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005336:	f383 8811 	msr	BASEPRI, r3
 800533a:	f3bf 8f6f 	isb	sy
 800533e:	f3bf 8f4f 	dsb	sy
 8005342:	60fb      	str	r3, [r7, #12]
}
 8005344:	bf00      	nop
 8005346:	bf00      	nop
 8005348:	e7fd      	b.n	8005346 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800534a:	4b39      	ldr	r3, [pc, #228]	@ (8005430 <xPortStartScheduler+0x130>)
 800534c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	781b      	ldrb	r3, [r3, #0]
 8005352:	b2db      	uxtb	r3, r3
 8005354:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	22ff      	movs	r2, #255	@ 0xff
 800535a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800535c:	697b      	ldr	r3, [r7, #20]
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	b2db      	uxtb	r3, r3
 8005362:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005364:	78fb      	ldrb	r3, [r7, #3]
 8005366:	b2db      	uxtb	r3, r3
 8005368:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800536c:	b2da      	uxtb	r2, r3
 800536e:	4b31      	ldr	r3, [pc, #196]	@ (8005434 <xPortStartScheduler+0x134>)
 8005370:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005372:	4b31      	ldr	r3, [pc, #196]	@ (8005438 <xPortStartScheduler+0x138>)
 8005374:	2207      	movs	r2, #7
 8005376:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005378:	e009      	b.n	800538e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800537a:	4b2f      	ldr	r3, [pc, #188]	@ (8005438 <xPortStartScheduler+0x138>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	3b01      	subs	r3, #1
 8005380:	4a2d      	ldr	r2, [pc, #180]	@ (8005438 <xPortStartScheduler+0x138>)
 8005382:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005384:	78fb      	ldrb	r3, [r7, #3]
 8005386:	b2db      	uxtb	r3, r3
 8005388:	005b      	lsls	r3, r3, #1
 800538a:	b2db      	uxtb	r3, r3
 800538c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800538e:	78fb      	ldrb	r3, [r7, #3]
 8005390:	b2db      	uxtb	r3, r3
 8005392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005396:	2b80      	cmp	r3, #128	@ 0x80
 8005398:	d0ef      	beq.n	800537a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800539a:	4b27      	ldr	r3, [pc, #156]	@ (8005438 <xPortStartScheduler+0x138>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f1c3 0307 	rsb	r3, r3, #7
 80053a2:	2b04      	cmp	r3, #4
 80053a4:	d00b      	beq.n	80053be <xPortStartScheduler+0xbe>
	__asm volatile
 80053a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053aa:	f383 8811 	msr	BASEPRI, r3
 80053ae:	f3bf 8f6f 	isb	sy
 80053b2:	f3bf 8f4f 	dsb	sy
 80053b6:	60bb      	str	r3, [r7, #8]
}
 80053b8:	bf00      	nop
 80053ba:	bf00      	nop
 80053bc:	e7fd      	b.n	80053ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80053be:	4b1e      	ldr	r3, [pc, #120]	@ (8005438 <xPortStartScheduler+0x138>)
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	021b      	lsls	r3, r3, #8
 80053c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005438 <xPortStartScheduler+0x138>)
 80053c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80053c8:	4b1b      	ldr	r3, [pc, #108]	@ (8005438 <xPortStartScheduler+0x138>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80053d0:	4a19      	ldr	r2, [pc, #100]	@ (8005438 <xPortStartScheduler+0x138>)
 80053d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	b2da      	uxtb	r2, r3
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80053dc:	4b17      	ldr	r3, [pc, #92]	@ (800543c <xPortStartScheduler+0x13c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	4a16      	ldr	r2, [pc, #88]	@ (800543c <xPortStartScheduler+0x13c>)
 80053e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80053e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80053e8:	4b14      	ldr	r3, [pc, #80]	@ (800543c <xPortStartScheduler+0x13c>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	4a13      	ldr	r2, [pc, #76]	@ (800543c <xPortStartScheduler+0x13c>)
 80053ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80053f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80053f4:	f000 f8da 	bl	80055ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80053f8:	4b11      	ldr	r3, [pc, #68]	@ (8005440 <xPortStartScheduler+0x140>)
 80053fa:	2200      	movs	r2, #0
 80053fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80053fe:	f000 f8f9 	bl	80055f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005402:	4b10      	ldr	r3, [pc, #64]	@ (8005444 <xPortStartScheduler+0x144>)
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a0f      	ldr	r2, [pc, #60]	@ (8005444 <xPortStartScheduler+0x144>)
 8005408:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800540c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800540e:	f7ff ff63 	bl	80052d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005412:	f7ff fc5f 	bl	8004cd4 <vTaskSwitchContext>
	prvTaskExitError();
 8005416:	f7ff ff1b 	bl	8005250 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3718      	adds	r7, #24
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}
 8005424:	e000ed00 	.word	0xe000ed00
 8005428:	410fc271 	.word	0x410fc271
 800542c:	410fc270 	.word	0x410fc270
 8005430:	e000e400 	.word	0xe000e400
 8005434:	2000053c 	.word	0x2000053c
 8005438:	20000540 	.word	0x20000540
 800543c:	e000ed20 	.word	0xe000ed20
 8005440:	2000000c 	.word	0x2000000c
 8005444:	e000ef34 	.word	0xe000ef34

08005448 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
	__asm volatile
 800544e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005452:	f383 8811 	msr	BASEPRI, r3
 8005456:	f3bf 8f6f 	isb	sy
 800545a:	f3bf 8f4f 	dsb	sy
 800545e:	607b      	str	r3, [r7, #4]
}
 8005460:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005462:	4b10      	ldr	r3, [pc, #64]	@ (80054a4 <vPortEnterCritical+0x5c>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	3301      	adds	r3, #1
 8005468:	4a0e      	ldr	r2, [pc, #56]	@ (80054a4 <vPortEnterCritical+0x5c>)
 800546a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800546c:	4b0d      	ldr	r3, [pc, #52]	@ (80054a4 <vPortEnterCritical+0x5c>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2b01      	cmp	r3, #1
 8005472:	d110      	bne.n	8005496 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005474:	4b0c      	ldr	r3, [pc, #48]	@ (80054a8 <vPortEnterCritical+0x60>)
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	b2db      	uxtb	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d00b      	beq.n	8005496 <vPortEnterCritical+0x4e>
	__asm volatile
 800547e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005482:	f383 8811 	msr	BASEPRI, r3
 8005486:	f3bf 8f6f 	isb	sy
 800548a:	f3bf 8f4f 	dsb	sy
 800548e:	603b      	str	r3, [r7, #0]
}
 8005490:	bf00      	nop
 8005492:	bf00      	nop
 8005494:	e7fd      	b.n	8005492 <vPortEnterCritical+0x4a>
	}
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	2000000c 	.word	0x2000000c
 80054a8:	e000ed04 	.word	0xe000ed04

080054ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80054ac:	b480      	push	{r7}
 80054ae:	b083      	sub	sp, #12
 80054b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80054b2:	4b12      	ldr	r3, [pc, #72]	@ (80054fc <vPortExitCritical+0x50>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10b      	bne.n	80054d2 <vPortExitCritical+0x26>
	__asm volatile
 80054ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054be:	f383 8811 	msr	BASEPRI, r3
 80054c2:	f3bf 8f6f 	isb	sy
 80054c6:	f3bf 8f4f 	dsb	sy
 80054ca:	607b      	str	r3, [r7, #4]
}
 80054cc:	bf00      	nop
 80054ce:	bf00      	nop
 80054d0:	e7fd      	b.n	80054ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80054d2:	4b0a      	ldr	r3, [pc, #40]	@ (80054fc <vPortExitCritical+0x50>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3b01      	subs	r3, #1
 80054d8:	4a08      	ldr	r2, [pc, #32]	@ (80054fc <vPortExitCritical+0x50>)
 80054da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80054dc:	4b07      	ldr	r3, [pc, #28]	@ (80054fc <vPortExitCritical+0x50>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d105      	bne.n	80054f0 <vPortExitCritical+0x44>
 80054e4:	2300      	movs	r3, #0
 80054e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	f383 8811 	msr	BASEPRI, r3
}
 80054ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80054f0:	bf00      	nop
 80054f2:	370c      	adds	r7, #12
 80054f4:	46bd      	mov	sp, r7
 80054f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fa:	4770      	bx	lr
 80054fc:	2000000c 	.word	0x2000000c

08005500 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005500:	f3ef 8009 	mrs	r0, PSP
 8005504:	f3bf 8f6f 	isb	sy
 8005508:	4b15      	ldr	r3, [pc, #84]	@ (8005560 <pxCurrentTCBConst>)
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	f01e 0f10 	tst.w	lr, #16
 8005510:	bf08      	it	eq
 8005512:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005516:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800551a:	6010      	str	r0, [r2, #0]
 800551c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005520:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005524:	f380 8811 	msr	BASEPRI, r0
 8005528:	f3bf 8f4f 	dsb	sy
 800552c:	f3bf 8f6f 	isb	sy
 8005530:	f7ff fbd0 	bl	8004cd4 <vTaskSwitchContext>
 8005534:	f04f 0000 	mov.w	r0, #0
 8005538:	f380 8811 	msr	BASEPRI, r0
 800553c:	bc09      	pop	{r0, r3}
 800553e:	6819      	ldr	r1, [r3, #0]
 8005540:	6808      	ldr	r0, [r1, #0]
 8005542:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005546:	f01e 0f10 	tst.w	lr, #16
 800554a:	bf08      	it	eq
 800554c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005550:	f380 8809 	msr	PSP, r0
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	4770      	bx	lr
 800555a:	bf00      	nop
 800555c:	f3af 8000 	nop.w

08005560 <pxCurrentTCBConst>:
 8005560:	20000410 	.word	0x20000410
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005564:	bf00      	nop
 8005566:	bf00      	nop

08005568 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005568:	b580      	push	{r7, lr}
 800556a:	b082      	sub	sp, #8
 800556c:	af00      	add	r7, sp, #0
	__asm volatile
 800556e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005572:	f383 8811 	msr	BASEPRI, r3
 8005576:	f3bf 8f6f 	isb	sy
 800557a:	f3bf 8f4f 	dsb	sy
 800557e:	607b      	str	r3, [r7, #4]
}
 8005580:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005582:	f7ff fae9 	bl	8004b58 <xTaskIncrementTick>
 8005586:	4603      	mov	r3, r0
 8005588:	2b00      	cmp	r3, #0
 800558a:	d003      	beq.n	8005594 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800558c:	4b06      	ldr	r3, [pc, #24]	@ (80055a8 <SysTick_Handler+0x40>)
 800558e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	2300      	movs	r3, #0
 8005596:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005598:	683b      	ldr	r3, [r7, #0]
 800559a:	f383 8811 	msr	BASEPRI, r3
}
 800559e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80055a0:	bf00      	nop
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}
 80055a8:	e000ed04 	.word	0xe000ed04

080055ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80055b0:	4b0b      	ldr	r3, [pc, #44]	@ (80055e0 <vPortSetupTimerInterrupt+0x34>)
 80055b2:	2200      	movs	r2, #0
 80055b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80055b6:	4b0b      	ldr	r3, [pc, #44]	@ (80055e4 <vPortSetupTimerInterrupt+0x38>)
 80055b8:	2200      	movs	r2, #0
 80055ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80055bc:	4b0a      	ldr	r3, [pc, #40]	@ (80055e8 <vPortSetupTimerInterrupt+0x3c>)
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	4a0a      	ldr	r2, [pc, #40]	@ (80055ec <vPortSetupTimerInterrupt+0x40>)
 80055c2:	fba2 2303 	umull	r2, r3, r2, r3
 80055c6:	099b      	lsrs	r3, r3, #6
 80055c8:	4a09      	ldr	r2, [pc, #36]	@ (80055f0 <vPortSetupTimerInterrupt+0x44>)
 80055ca:	3b01      	subs	r3, #1
 80055cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80055ce:	4b04      	ldr	r3, [pc, #16]	@ (80055e0 <vPortSetupTimerInterrupt+0x34>)
 80055d0:	2207      	movs	r2, #7
 80055d2:	601a      	str	r2, [r3, #0]
}
 80055d4:	bf00      	nop
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	e000e010 	.word	0xe000e010
 80055e4:	e000e018 	.word	0xe000e018
 80055e8:	20000000 	.word	0x20000000
 80055ec:	10624dd3 	.word	0x10624dd3
 80055f0:	e000e014 	.word	0xe000e014

080055f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80055f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005604 <vPortEnableVFP+0x10>
 80055f8:	6801      	ldr	r1, [r0, #0]
 80055fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80055fe:	6001      	str	r1, [r0, #0]
 8005600:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005602:	bf00      	nop
 8005604:	e000ed88 	.word	0xe000ed88

08005608 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005608:	b480      	push	{r7}
 800560a:	b085      	sub	sp, #20
 800560c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800560e:	f3ef 8305 	mrs	r3, IPSR
 8005612:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	2b0f      	cmp	r3, #15
 8005618:	d915      	bls.n	8005646 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800561a:	4a18      	ldr	r2, [pc, #96]	@ (800567c <vPortValidateInterruptPriority+0x74>)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	4413      	add	r3, r2
 8005620:	781b      	ldrb	r3, [r3, #0]
 8005622:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005624:	4b16      	ldr	r3, [pc, #88]	@ (8005680 <vPortValidateInterruptPriority+0x78>)
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	7afa      	ldrb	r2, [r7, #11]
 800562a:	429a      	cmp	r2, r3
 800562c:	d20b      	bcs.n	8005646 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800562e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005632:	f383 8811 	msr	BASEPRI, r3
 8005636:	f3bf 8f6f 	isb	sy
 800563a:	f3bf 8f4f 	dsb	sy
 800563e:	607b      	str	r3, [r7, #4]
}
 8005640:	bf00      	nop
 8005642:	bf00      	nop
 8005644:	e7fd      	b.n	8005642 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005646:	4b0f      	ldr	r3, [pc, #60]	@ (8005684 <vPortValidateInterruptPriority+0x7c>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800564e:	4b0e      	ldr	r3, [pc, #56]	@ (8005688 <vPortValidateInterruptPriority+0x80>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	429a      	cmp	r2, r3
 8005654:	d90b      	bls.n	800566e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	603b      	str	r3, [r7, #0]
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	e7fd      	b.n	800566a <vPortValidateInterruptPriority+0x62>
	}
 800566e:	bf00      	nop
 8005670:	3714      	adds	r7, #20
 8005672:	46bd      	mov	sp, r7
 8005674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005678:	4770      	bx	lr
 800567a:	bf00      	nop
 800567c:	e000e3f0 	.word	0xe000e3f0
 8005680:	2000053c 	.word	0x2000053c
 8005684:	e000ed0c 	.word	0xe000ed0c
 8005688:	20000540 	.word	0x20000540

0800568c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b08a      	sub	sp, #40	@ 0x28
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005694:	2300      	movs	r3, #0
 8005696:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005698:	f7ff f9b2 	bl	8004a00 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800569c:	4b5a      	ldr	r3, [pc, #360]	@ (8005808 <pvPortMalloc+0x17c>)
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d101      	bne.n	80056a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80056a4:	f000 f916 	bl	80058d4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80056a8:	4b58      	ldr	r3, [pc, #352]	@ (800580c <pvPortMalloc+0x180>)
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	4013      	ands	r3, r2
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	f040 8090 	bne.w	80057d6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d01e      	beq.n	80056fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80056bc:	2208      	movs	r2, #8
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4413      	add	r3, r2
 80056c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	f003 0307 	and.w	r3, r3, #7
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d015      	beq.n	80056fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f023 0307 	bic.w	r3, r3, #7
 80056d4:	3308      	adds	r3, #8
 80056d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	f003 0307 	and.w	r3, r3, #7
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00b      	beq.n	80056fa <pvPortMalloc+0x6e>
	__asm volatile
 80056e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056e6:	f383 8811 	msr	BASEPRI, r3
 80056ea:	f3bf 8f6f 	isb	sy
 80056ee:	f3bf 8f4f 	dsb	sy
 80056f2:	617b      	str	r3, [r7, #20]
}
 80056f4:	bf00      	nop
 80056f6:	bf00      	nop
 80056f8:	e7fd      	b.n	80056f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d06a      	beq.n	80057d6 <pvPortMalloc+0x14a>
 8005700:	4b43      	ldr	r3, [pc, #268]	@ (8005810 <pvPortMalloc+0x184>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	687a      	ldr	r2, [r7, #4]
 8005706:	429a      	cmp	r2, r3
 8005708:	d865      	bhi.n	80057d6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800570a:	4b42      	ldr	r3, [pc, #264]	@ (8005814 <pvPortMalloc+0x188>)
 800570c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800570e:	4b41      	ldr	r3, [pc, #260]	@ (8005814 <pvPortMalloc+0x188>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005714:	e004      	b.n	8005720 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005716:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005718:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800571a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005720:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	687a      	ldr	r2, [r7, #4]
 8005726:	429a      	cmp	r2, r3
 8005728:	d903      	bls.n	8005732 <pvPortMalloc+0xa6>
 800572a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1f1      	bne.n	8005716 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005732:	4b35      	ldr	r3, [pc, #212]	@ (8005808 <pvPortMalloc+0x17c>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005738:	429a      	cmp	r2, r3
 800573a:	d04c      	beq.n	80057d6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2208      	movs	r2, #8
 8005742:	4413      	add	r3, r2
 8005744:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005746:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005748:	681a      	ldr	r2, [r3, #0]
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800574e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005750:	685a      	ldr	r2, [r3, #4]
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	1ad2      	subs	r2, r2, r3
 8005756:	2308      	movs	r3, #8
 8005758:	005b      	lsls	r3, r3, #1
 800575a:	429a      	cmp	r2, r3
 800575c:	d920      	bls.n	80057a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800575e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	4413      	add	r3, r2
 8005764:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005766:	69bb      	ldr	r3, [r7, #24]
 8005768:	f003 0307 	and.w	r3, r3, #7
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00b      	beq.n	8005788 <pvPortMalloc+0xfc>
	__asm volatile
 8005770:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005774:	f383 8811 	msr	BASEPRI, r3
 8005778:	f3bf 8f6f 	isb	sy
 800577c:	f3bf 8f4f 	dsb	sy
 8005780:	613b      	str	r3, [r7, #16]
}
 8005782:	bf00      	nop
 8005784:	bf00      	nop
 8005786:	e7fd      	b.n	8005784 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578a:	685a      	ldr	r2, [r3, #4]
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	1ad2      	subs	r2, r2, r3
 8005790:	69bb      	ldr	r3, [r7, #24]
 8005792:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800579a:	69b8      	ldr	r0, [r7, #24]
 800579c:	f000 f8fc 	bl	8005998 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80057a0:	4b1b      	ldr	r3, [pc, #108]	@ (8005810 <pvPortMalloc+0x184>)
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	4a19      	ldr	r2, [pc, #100]	@ (8005810 <pvPortMalloc+0x184>)
 80057ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80057ae:	4b18      	ldr	r3, [pc, #96]	@ (8005810 <pvPortMalloc+0x184>)
 80057b0:	681a      	ldr	r2, [r3, #0]
 80057b2:	4b19      	ldr	r3, [pc, #100]	@ (8005818 <pvPortMalloc+0x18c>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d203      	bcs.n	80057c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80057ba:	4b15      	ldr	r3, [pc, #84]	@ (8005810 <pvPortMalloc+0x184>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a16      	ldr	r2, [pc, #88]	@ (8005818 <pvPortMalloc+0x18c>)
 80057c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80057c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057c4:	685a      	ldr	r2, [r3, #4]
 80057c6:	4b11      	ldr	r3, [pc, #68]	@ (800580c <pvPortMalloc+0x180>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	431a      	orrs	r2, r3
 80057cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80057d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057d2:	2200      	movs	r2, #0
 80057d4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80057d6:	f7ff f921 	bl	8004a1c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	f003 0307 	and.w	r3, r3, #7
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d00b      	beq.n	80057fc <pvPortMalloc+0x170>
	__asm volatile
 80057e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057e8:	f383 8811 	msr	BASEPRI, r3
 80057ec:	f3bf 8f6f 	isb	sy
 80057f0:	f3bf 8f4f 	dsb	sy
 80057f4:	60fb      	str	r3, [r7, #12]
}
 80057f6:	bf00      	nop
 80057f8:	bf00      	nop
 80057fa:	e7fd      	b.n	80057f8 <pvPortMalloc+0x16c>
	return pvReturn;
 80057fc:	69fb      	ldr	r3, [r7, #28]
}
 80057fe:	4618      	mov	r0, r3
 8005800:	3728      	adds	r7, #40	@ 0x28
 8005802:	46bd      	mov	sp, r7
 8005804:	bd80      	pop	{r7, pc}
 8005806:	bf00      	nop
 8005808:	2000254c 	.word	0x2000254c
 800580c:	20002558 	.word	0x20002558
 8005810:	20002550 	.word	0x20002550
 8005814:	20002544 	.word	0x20002544
 8005818:	20002554 	.word	0x20002554

0800581c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b086      	sub	sp, #24
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d04a      	beq.n	80058c4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800582e:	2308      	movs	r3, #8
 8005830:	425b      	negs	r3, r3
 8005832:	697a      	ldr	r2, [r7, #20]
 8005834:	4413      	add	r3, r2
 8005836:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005838:	697b      	ldr	r3, [r7, #20]
 800583a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	685a      	ldr	r2, [r3, #4]
 8005840:	4b22      	ldr	r3, [pc, #136]	@ (80058cc <vPortFree+0xb0>)
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4013      	ands	r3, r2
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10b      	bne.n	8005862 <vPortFree+0x46>
	__asm volatile
 800584a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584e:	f383 8811 	msr	BASEPRI, r3
 8005852:	f3bf 8f6f 	isb	sy
 8005856:	f3bf 8f4f 	dsb	sy
 800585a:	60fb      	str	r3, [r7, #12]
}
 800585c:	bf00      	nop
 800585e:	bf00      	nop
 8005860:	e7fd      	b.n	800585e <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005862:	693b      	ldr	r3, [r7, #16]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d00b      	beq.n	8005882 <vPortFree+0x66>
	__asm volatile
 800586a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800586e:	f383 8811 	msr	BASEPRI, r3
 8005872:	f3bf 8f6f 	isb	sy
 8005876:	f3bf 8f4f 	dsb	sy
 800587a:	60bb      	str	r3, [r7, #8]
}
 800587c:	bf00      	nop
 800587e:	bf00      	nop
 8005880:	e7fd      	b.n	800587e <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005882:	693b      	ldr	r3, [r7, #16]
 8005884:	685a      	ldr	r2, [r3, #4]
 8005886:	4b11      	ldr	r3, [pc, #68]	@ (80058cc <vPortFree+0xb0>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d019      	beq.n	80058c4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d115      	bne.n	80058c4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005898:	693b      	ldr	r3, [r7, #16]
 800589a:	685a      	ldr	r2, [r3, #4]
 800589c:	4b0b      	ldr	r3, [pc, #44]	@ (80058cc <vPortFree+0xb0>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	43db      	mvns	r3, r3
 80058a2:	401a      	ands	r2, r3
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80058a8:	f7ff f8aa 	bl	8004a00 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80058ac:	693b      	ldr	r3, [r7, #16]
 80058ae:	685a      	ldr	r2, [r3, #4]
 80058b0:	4b07      	ldr	r3, [pc, #28]	@ (80058d0 <vPortFree+0xb4>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4413      	add	r3, r2
 80058b6:	4a06      	ldr	r2, [pc, #24]	@ (80058d0 <vPortFree+0xb4>)
 80058b8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80058ba:	6938      	ldr	r0, [r7, #16]
 80058bc:	f000 f86c 	bl	8005998 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80058c0:	f7ff f8ac 	bl	8004a1c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80058c4:	bf00      	nop
 80058c6:	3718      	adds	r7, #24
 80058c8:	46bd      	mov	sp, r7
 80058ca:	bd80      	pop	{r7, pc}
 80058cc:	20002558 	.word	0x20002558
 80058d0:	20002550 	.word	0x20002550

080058d4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80058da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80058de:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80058e0:	4b27      	ldr	r3, [pc, #156]	@ (8005980 <prvHeapInit+0xac>)
 80058e2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f003 0307 	and.w	r3, r3, #7
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d00c      	beq.n	8005908 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	3307      	adds	r3, #7
 80058f2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f023 0307 	bic.w	r3, r3, #7
 80058fa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80058fc:	68ba      	ldr	r2, [r7, #8]
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	4a1f      	ldr	r2, [pc, #124]	@ (8005980 <prvHeapInit+0xac>)
 8005904:	4413      	add	r3, r2
 8005906:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800590c:	4a1d      	ldr	r2, [pc, #116]	@ (8005984 <prvHeapInit+0xb0>)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005912:	4b1c      	ldr	r3, [pc, #112]	@ (8005984 <prvHeapInit+0xb0>)
 8005914:	2200      	movs	r2, #0
 8005916:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	68ba      	ldr	r2, [r7, #8]
 800591c:	4413      	add	r3, r2
 800591e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005920:	2208      	movs	r2, #8
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	1a9b      	subs	r3, r3, r2
 8005926:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	f023 0307 	bic.w	r3, r3, #7
 800592e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	4a15      	ldr	r2, [pc, #84]	@ (8005988 <prvHeapInit+0xb4>)
 8005934:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005936:	4b14      	ldr	r3, [pc, #80]	@ (8005988 <prvHeapInit+0xb4>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	2200      	movs	r2, #0
 800593c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800593e:	4b12      	ldr	r3, [pc, #72]	@ (8005988 <prvHeapInit+0xb4>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	2200      	movs	r2, #0
 8005944:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	68fa      	ldr	r2, [r7, #12]
 800594e:	1ad2      	subs	r2, r2, r3
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005954:	4b0c      	ldr	r3, [pc, #48]	@ (8005988 <prvHeapInit+0xb4>)
 8005956:	681a      	ldr	r2, [r3, #0]
 8005958:	683b      	ldr	r3, [r7, #0]
 800595a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	685b      	ldr	r3, [r3, #4]
 8005960:	4a0a      	ldr	r2, [pc, #40]	@ (800598c <prvHeapInit+0xb8>)
 8005962:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	4a09      	ldr	r2, [pc, #36]	@ (8005990 <prvHeapInit+0xbc>)
 800596a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800596c:	4b09      	ldr	r3, [pc, #36]	@ (8005994 <prvHeapInit+0xc0>)
 800596e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005972:	601a      	str	r2, [r3, #0]
}
 8005974:	bf00      	nop
 8005976:	3714      	adds	r7, #20
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr
 8005980:	20000544 	.word	0x20000544
 8005984:	20002544 	.word	0x20002544
 8005988:	2000254c 	.word	0x2000254c
 800598c:	20002554 	.word	0x20002554
 8005990:	20002550 	.word	0x20002550
 8005994:	20002558 	.word	0x20002558

08005998 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005998:	b480      	push	{r7}
 800599a:	b085      	sub	sp, #20
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80059a0:	4b28      	ldr	r3, [pc, #160]	@ (8005a44 <prvInsertBlockIntoFreeList+0xac>)
 80059a2:	60fb      	str	r3, [r7, #12]
 80059a4:	e002      	b.n	80059ac <prvInsertBlockIntoFreeList+0x14>
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	60fb      	str	r3, [r7, #12]
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d8f7      	bhi.n	80059a6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	68ba      	ldr	r2, [r7, #8]
 80059c0:	4413      	add	r3, r2
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d108      	bne.n	80059da <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	685a      	ldr	r2, [r3, #4]
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	685b      	ldr	r3, [r3, #4]
 80059d0:	441a      	add	r2, r3
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	68ba      	ldr	r2, [r7, #8]
 80059e4:	441a      	add	r2, r3
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	429a      	cmp	r2, r3
 80059ec:	d118      	bne.n	8005a20 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681a      	ldr	r2, [r3, #0]
 80059f2:	4b15      	ldr	r3, [pc, #84]	@ (8005a48 <prvInsertBlockIntoFreeList+0xb0>)
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d00d      	beq.n	8005a16 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	441a      	add	r2, r3
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	601a      	str	r2, [r3, #0]
 8005a14:	e008      	b.n	8005a28 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005a16:	4b0c      	ldr	r3, [pc, #48]	@ (8005a48 <prvInsertBlockIntoFreeList+0xb0>)
 8005a18:	681a      	ldr	r2, [r3, #0]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	601a      	str	r2, [r3, #0]
 8005a1e:	e003      	b.n	8005a28 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	d002      	beq.n	8005a36 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	687a      	ldr	r2, [r7, #4]
 8005a34:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005a36:	bf00      	nop
 8005a38:	3714      	adds	r7, #20
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	20002544 	.word	0x20002544
 8005a48:	2000254c 	.word	0x2000254c

08005a4c <memset>:
 8005a4c:	4402      	add	r2, r0
 8005a4e:	4603      	mov	r3, r0
 8005a50:	4293      	cmp	r3, r2
 8005a52:	d100      	bne.n	8005a56 <memset+0xa>
 8005a54:	4770      	bx	lr
 8005a56:	f803 1b01 	strb.w	r1, [r3], #1
 8005a5a:	e7f9      	b.n	8005a50 <memset+0x4>

08005a5c <__libc_init_array>:
 8005a5c:	b570      	push	{r4, r5, r6, lr}
 8005a5e:	4d0d      	ldr	r5, [pc, #52]	@ (8005a94 <__libc_init_array+0x38>)
 8005a60:	4c0d      	ldr	r4, [pc, #52]	@ (8005a98 <__libc_init_array+0x3c>)
 8005a62:	1b64      	subs	r4, r4, r5
 8005a64:	10a4      	asrs	r4, r4, #2
 8005a66:	2600      	movs	r6, #0
 8005a68:	42a6      	cmp	r6, r4
 8005a6a:	d109      	bne.n	8005a80 <__libc_init_array+0x24>
 8005a6c:	4d0b      	ldr	r5, [pc, #44]	@ (8005a9c <__libc_init_array+0x40>)
 8005a6e:	4c0c      	ldr	r4, [pc, #48]	@ (8005aa0 <__libc_init_array+0x44>)
 8005a70:	f000 f826 	bl	8005ac0 <_init>
 8005a74:	1b64      	subs	r4, r4, r5
 8005a76:	10a4      	asrs	r4, r4, #2
 8005a78:	2600      	movs	r6, #0
 8005a7a:	42a6      	cmp	r6, r4
 8005a7c:	d105      	bne.n	8005a8a <__libc_init_array+0x2e>
 8005a7e:	bd70      	pop	{r4, r5, r6, pc}
 8005a80:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a84:	4798      	blx	r3
 8005a86:	3601      	adds	r6, #1
 8005a88:	e7ee      	b.n	8005a68 <__libc_init_array+0xc>
 8005a8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a8e:	4798      	blx	r3
 8005a90:	3601      	adds	r6, #1
 8005a92:	e7f2      	b.n	8005a7a <__libc_init_array+0x1e>
 8005a94:	08005b98 	.word	0x08005b98
 8005a98:	08005b98 	.word	0x08005b98
 8005a9c:	08005b98 	.word	0x08005b98
 8005aa0:	08005b9c 	.word	0x08005b9c

08005aa4 <memcpy>:
 8005aa4:	440a      	add	r2, r1
 8005aa6:	4291      	cmp	r1, r2
 8005aa8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005aac:	d100      	bne.n	8005ab0 <memcpy+0xc>
 8005aae:	4770      	bx	lr
 8005ab0:	b510      	push	{r4, lr}
 8005ab2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005ab6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005aba:	4291      	cmp	r1, r2
 8005abc:	d1f9      	bne.n	8005ab2 <memcpy+0xe>
 8005abe:	bd10      	pop	{r4, pc}

08005ac0 <_init>:
 8005ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ac2:	bf00      	nop
 8005ac4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ac6:	bc08      	pop	{r3}
 8005ac8:	469e      	mov	lr, r3
 8005aca:	4770      	bx	lr

08005acc <_fini>:
 8005acc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ace:	bf00      	nop
 8005ad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005ad2:	bc08      	pop	{r3}
 8005ad4:	469e      	mov	lr, r3
 8005ad6:	4770      	bx	lr
