
AVRASM ver. 2.1.30  C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm Sun Mar 13 22:36:21 2016

C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm(1086): warning: Register r5 already defined by the .DEF directive
C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm(1087): warning: Register r4 already defined by the .DEF directive
C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm(1088): warning: Register r7 already defined by the .DEF directive
C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm(1089): warning: Register r6 already defined by the .DEF directive
C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm(1090): warning: Register r9 already defined by the .DEF directive
C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm(1091): warning: Register r8 already defined by the .DEF directive
C:\Users\P\Desktop\SALEHI\code\m2\Debug\List\m2.asm(1092): warning: Register r11 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8A
                 ;Program type           : Application
                 ;Clock frequency        : 14.745600 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8A
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _rx_wr_index=R5
                 	.DEF _rx_rd_index=R4
                 	.DEF _rx_counter=R7
                 	.DEF _i=R6
                 	.DEF __lcd_x=R9
                 	.DEF __lcd_y=R8
                 	.DEF __lcd_maxx=R11
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c094      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 c0be      	RJMP _ext_int1_isr
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 cff7      	RJMP 0x00
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b c0b6      	RJMP _usart_rx_isr
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _a:
000013 0201
000014 0403
000015 0201
000016 0304      	.DB  0x1,0x2,0x3,0x4,0x1,0x2,0x4,0x3
000017 0301
000018 0402
000019 0301
00001a 0204      	.DB  0x1,0x3,0x2,0x4,0x1,0x3,0x4,0x2
00001b 0401
00001c 0203
00001d 0401
00001e 0302      	.DB  0x1,0x4,0x3,0x2,0x1,0x4,0x2,0x3
00001f 0102
000020 0403
000021 0102
000022 0304      	.DB  0x2,0x1,0x3,0x4,0x2,0x1,0x4,0x3
000023 0302
000024 0401
000025 0302
000026 0104      	.DB  0x2,0x3,0x1,0x4,0x2,0x3,0x4,0x1
000027 0402
000028 0301
000029 0402
00002a 0103      	.DB  0x2,0x4,0x1,0x3,0x2,0x4,0x3,0x1
00002b 0103
00002c 0402
00002d 0103
00002e 0204      	.DB  0x3,0x1,0x2,0x4,0x3,0x1,0x4,0x2
00002f 0203
000030 0401
000031 0203
000032 0104      	.DB  0x3,0x2,0x1,0x4,0x3,0x2,0x4,0x1
000033 0403
000034 0102
000035 0403
000036 0201      	.DB  0x3,0x4,0x2,0x1,0x3,0x4,0x1,0x2
000037 0104
000038 0302
000039 0104
00003a 0203      	.DB  0x4,0x1,0x2,0x3,0x4,0x1,0x3,0x2
00003b 0204
00003c 0301
00003d 0204
00003e 0103      	.DB  0x4,0x2,0x1,0x3,0x4,0x2,0x3,0x1
00003f 0304
000040 0201
000041 0304
000042 0102      	.DB  0x4,0x3,0x1,0x2,0x4,0x3,0x2,0x1
                 _tbl10_G101:
000043 2710
000044 03e8
000045 0064
000046 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000047 0001      	.DB  0x1,0x0
                 _tbl16_G101:
000048 1000
000049 0100
00004a 0010
00004b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00004c 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00004d 0000
00004e 0000      	.DB  0x0,0x0,0x0,0x0
                 
                 _0x0:
00004f 2020
000050 4f43
000051 4c49
000052 2020      	.DB  0x20,0x20,0x43,0x4F,0x49,0x4C,0x20,0x20
000053 5753
000054 5449
000055 4843
000056 0020      	.DB  0x53,0x57,0x49,0x54,0x43,0x48,0x20,0x0
000057 2020
000058 2020
000059 2020
00005a 5953      	.DB  0x20,0x20,0x20,0x20,0x20,0x20,0x53,0x59
00005b 5453
00005c 4d45
00005d 0020
00005e 5453      	.DB  0x53,0x54,0x45,0x4D,0x20,0x0,0x53,0x54
00005f 2050
000060 4553
000061 2054
000062 4553      	.DB  0x50,0x20,0x53,0x45,0x54,0x20,0x53,0x45
000063 2051
000064 5453
000065 0052
000066 2020      	.DB  0x51,0x20,0x53,0x54,0x52,0x0,0x20,0x20
000067 2020
000068 0020      	.DB  0x20,0x20,0x20,0x0
                 _0x2000003:
000069 c080      	.DB  0x80,0xC0
                 
                 __GLOBAL_INI_TBL:
00006a 0001      	.DW  0x01
00006b 0002      	.DW  0x02
00006c 0098      	.DW  __REG_BIT_VARS*2
                 
00006d 0004      	.DW  0x04
00006e 0004      	.DW  0x04
00006f 009a      	.DW  __REG_VARS*2
                 
000070 0010      	.DW  0x10
000071 0160      	.DW  _0xA
000072 009e      	.DW  _0x0*2
                 
000073 000e      	.DW  0x0E
000074 0170      	.DW  _0xA+16
000075 00ae      	.DW  _0x0*2+16
                 
000076 0010      	.DW  0x10
000077 017e      	.DW  _0xA+30
000078 00bc      	.DW  _0x0*2+30
                 
000079 0006      	.DW  0x06
00007a 018e      	.DW  _0xA+46
00007b 00cc      	.DW  _0x0*2+46
                 
00007c 0002      	.DW  0x02
00007d 0194      	.DW  _0xA+52
00007e 00ac      	.DW  _0x0*2+14
                 
00007f 0002      	.DW  0x02
000080 0196      	.DW  _0xA+54
000081 00ac      	.DW  _0x0*2+14
                 
000082 0002      	.DW  0x02
000083 0198      	.DW  _0xA+56
000084 00ac      	.DW  _0x0*2+14
                 
000085 0006      	.DW  0x06
000086 019a      	.DW  _0x18
000087 00cc      	.DW  _0x0*2+46
                 
000088 0002      	.DW  0x02
000089 01a0      	.DW  _0x18+6
00008a 00ac      	.DW  _0x0*2+14
                 
00008b 0002      	.DW  0x02
00008c 01a2      	.DW  _0x18+8
00008d 00ac      	.DW  _0x0*2+14
                 
00008e 0002      	.DW  0x02
00008f 01a4      	.DW  _0x18+10
000090 00ac      	.DW  _0x0*2+14
                 
000091 0002      	.DW  0x02
000092 01ae      	.DW  __base_y_G100
000093 00d2      	.DW  _0x2000003*2
                 
                 _0xFFFFFFFF:
000094 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000095 94f8      	CLI
000096 27ee      	CLR  R30
000097 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000098 e0f1      	LDI  R31,1
000099 bffb      	OUT  GICR,R31
00009a bfeb      	OUT  GICR,R30
00009b bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00009c e08d      	LDI  R24,(14-2)+1
00009d e0a2      	LDI  R26,2
00009e 27bb      	CLR  R27
                 __CLEAR_REG:
00009f 93ed      	ST   X+,R30
0000a0 958a      	DEC  R24
0000a1 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
0000a2 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
0000a3 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
0000a4 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
0000a5 93ed      	ST   X+,R30
0000a6 9701      	SBIW R24,1
0000a7 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
0000a8 ede4      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
0000a9 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000aa 9185      	LPM  R24,Z+
0000ab 9195      	LPM  R25,Z+
0000ac 9700      	SBIW R24,0
0000ad f061      	BREQ __GLOBAL_INI_END
0000ae 91a5      	LPM  R26,Z+
0000af 91b5      	LPM  R27,Z+
0000b0 9005      	LPM  R0,Z+
0000b1 9015      	LPM  R1,Z+
0000b2 01bf      	MOVW R22,R30
0000b3 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000b4 9005      	LPM  R0,Z+
0000b5 920d      	ST   X+,R0
0000b6 9701      	SBIW R24,1
0000b7 f7e1      	BRNE __GLOBAL_INI_LOOP
0000b8 01fb      	MOVW R30,R22
0000b9 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000ba e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000bb bfed      	OUT  SPL,R30
0000bc e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000bd bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000be e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000bf e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000c0 c023      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 3/13/2016
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega8A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 14.745600 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <alcd.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;// External Interrupt 1 service routine
                 ;interrupt [EXT_INT1] void ext_int1_isr(void)
                 ; 0000 0020 {
                 
                 	.CSEG
                 _ext_int1_isr:
                 ; .FSTART _ext_int1_isr
                 ; 0000 0021 
                 ; 0000 0022 
                 ; 0000 0023 }
0000c1 9518      	RETI
                 ; .FEND
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;// USART Receiver buffer
                 ;#define RX_BUFFER_SIZE 8
                 ;char rx_buffer[RX_BUFFER_SIZE];
                 ;
                 ;#if RX_BUFFER_SIZE <= 256
                 ;unsigned char rx_wr_index=0,rx_rd_index=0;
                 ;#else
                 ;unsigned int rx_wr_index=0,rx_rd_index=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE < 256
                 ;unsigned char rx_counter=0;
                 ;#else
                 ;unsigned int rx_counter=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART Receiver buffer overflow
                 ;bit rx_buffer_overflow;
                 ;
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 0040 {
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
0000c2 93ea      	ST   -Y,R30
0000c3 93fa      	ST   -Y,R31
0000c4 b7ef      	IN   R30,SREG
0000c5 93ea      	ST   -Y,R30
                 ; 0000 0041 char status,data;
                 ; 0000 0042 status=UCSRA;
0000c6 d163      	RCALL __SAVELOCR2
                 ;	status -> R17
                 ;	data -> R16
0000c7 b11b      	IN   R17,11
                 ; 0000 0043 data=UDR;
0000c8 b10c      	IN   R16,12
                 ; 0000 0044 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000c9 2fe1      	MOV  R30,R17
0000ca 71ec      	ANDI R30,LOW(0x1C)
0000cb f489      	BRNE _0x3
                 ; 0000 0045    {
                 ; 0000 0046    rx_buffer[rx_wr_index++]=data;
0000cc 2de5      	MOV  R30,R5
0000cd 9453      	INC  R5
0000ce e0f0      	LDI  R31,0
0000cf 55ea      	SUBI R30,LOW(-_rx_buffer)
0000d0 4ffe      	SBCI R31,HIGH(-_rx_buffer)
0000d1 8300      	ST   Z,R16
                 ; 0000 0047 #if RX_BUFFER_SIZE == 256
                 ; 0000 0048    // special case for receiver buffer size=256
                 ; 0000 0049    if (++rx_counter == 0) rx_buffer_overflow=1;
                 ; 0000 004A #else
                 ; 0000 004B    if (rx_wr_index == RX_BUFFER_SIZE) rx_wr_index=0;
0000d2 e0e8      	LDI  R30,LOW(8)
0000d3 15e5      	CP   R30,R5
0000d4 f409      	BRNE _0x4
0000d5 2455      	CLR  R5
                 ; 0000 004C    if (++rx_counter == RX_BUFFER_SIZE)
                 _0x4:
0000d6 9473      	INC  R7
0000d7 e0e8      	LDI  R30,LOW(8)
0000d8 15e7      	CP   R30,R7
0000d9 f419      	BRNE _0x5
                 ; 0000 004D       {
                 ; 0000 004E       rx_counter=0;
0000da 2477      	CLR  R7
                 ; 0000 004F       rx_buffer_overflow=1;
0000db 9468      	SET
0000dc f820      	BLD  R2,0
                 ; 0000 0050       }
                 ; 0000 0051 #endif
                 ; 0000 0052    }
                 _0x5:
                 ; 0000 0053 }
                 _0x3:
0000dd 9109      	LD   R16,Y+
0000de 9119      	LD   R17,Y+
0000df 91e9      	LD   R30,Y+
0000e0 bfef      	OUT  SREG,R30
0000e1 91f9      	LD   R31,Y+
0000e2 91e9      	LD   R30,Y+
0000e3 9518      	RETI
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 005A {
                 ; 0000 005B char data;
                 ; 0000 005C while (rx_counter==0);
                 ;	data -> R17
                 ; 0000 005D data=rx_buffer[rx_rd_index++];
                 ; 0000 005E #if RX_BUFFER_SIZE != 256
                 ; 0000 005F if (rx_rd_index == RX_BUFFER_SIZE) rx_rd_index=0;
                 ; 0000 0060 #endif
                 ; 0000 0061 #asm("cli")
                 ; 0000 0062 --rx_counter;
                 ; 0000 0063 #asm("sei")
                 ; 0000 0064 return data;
                 ; 0000 0065 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ; flash char a[24][4]={{1,2,3,4},{1,2,4,3},{1,3,2,4},{1,3,4,2},{1,4,3,2},{1,4,2,3},
                 ;                     {2,1,3,4},{2,1,4,3},{2,3,1,4},{2,3,4,1},{2,4,1,3},{2,4,3,1},
                 ;                     {3,1,2,4},{3,1,4,2},{3,2,1,4},{3,2,4,1},{3,4,2,1},{3,4,1,2},
                 ;                     {4,1,2,3},{4,1,3,2},{4,2,1,3},{4,2,3,1},{4,3,1,2},{4,3,2,1}};
                 ; char i=0;
                 ;void seq(void);
                 ;void main(void)
                 ; 0000 0072 {
                 _main:
                 ; .FSTART _main
                 ; 0000 0073 
                 ; 0000 0074 
                 ; 0000 0075 // Input/Output Ports initialization
                 ; 0000 0076 // Port B initialization
                 ; 0000 0077 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0078 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
0000e4 e0e0      	LDI  R30,LOW(0)
0000e5 bbe7      	OUT  0x17,R30
                 ; 0000 0079 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 007A PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
0000e6 bbe8      	OUT  0x18,R30
                 ; 0000 007B 
                 ; 0000 007C // Port C initialization
                 ; 0000 007D // Function: Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 007E DDRC=(0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
0000e7 bbe4      	OUT  0x14,R30
                 ; 0000 007F // State: Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0080 PORTC=(0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
0000e8 bbe5      	OUT  0x15,R30
                 ; 0000 0081 
                 ; 0000 0082 // Port D initialization
                 ; 0000 0083 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0084 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
0000e9 bbe1      	OUT  0x11,R30
                 ; 0000 0085 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0086 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
0000ea bbe2      	OUT  0x12,R30
                 ; 0000 0087 
                 ; 0000 0088 // Timer/Counter 0 initialization
                 ; 0000 0089 // Clock source: System Clock
                 ; 0000 008A // Clock value: Timer 0 Stopped
                 ; 0000 008B TCCR0=(0<<CS02) | (0<<CS01) | (0<<CS00);
0000eb bfe3      	OUT  0x33,R30
                 ; 0000 008C TCNT0=0x00;
0000ec bfe2      	OUT  0x32,R30
                 ; 0000 008D 
                 ; 0000 008E // Timer/Counter 1 initialization
                 ; 0000 008F // Clock source: System Clock
                 ; 0000 0090 // Clock value: Timer1 Stopped
                 ; 0000 0091 // Mode: Normal top=0xFFFF
                 ; 0000 0092 // OC1A output: Disconnected
                 ; 0000 0093 // OC1B output: Disconnected
                 ; 0000 0094 // Noise Canceler: Off
                 ; 0000 0095 // Input Capture on Falling Edge
                 ; 0000 0096 // Timer1 Overflow Interrupt: Off
                 ; 0000 0097 // Input Capture Interrupt: Off
                 ; 0000 0098 // Compare A Match Interrupt: Off
                 ; 0000 0099 // Compare B Match Interrupt: Off
                 ; 0000 009A TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
0000ed bdef      	OUT  0x2F,R30
                 ; 0000 009B TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
0000ee bdee      	OUT  0x2E,R30
                 ; 0000 009C TCNT1H=0x00;
0000ef bded      	OUT  0x2D,R30
                 ; 0000 009D TCNT1L=0x00;
0000f0 bdec      	OUT  0x2C,R30
                 ; 0000 009E ICR1H=0x00;
0000f1 bde7      	OUT  0x27,R30
                 ; 0000 009F ICR1L=0x00;
0000f2 bde6      	OUT  0x26,R30
                 ; 0000 00A0 OCR1AH=0x00;
0000f3 bdeb      	OUT  0x2B,R30
                 ; 0000 00A1 OCR1AL=0x00;
0000f4 bdea      	OUT  0x2A,R30
                 ; 0000 00A2 OCR1BH=0x00;
0000f5 bde9      	OUT  0x29,R30
                 ; 0000 00A3 OCR1BL=0x00;
0000f6 bde8      	OUT  0x28,R30
                 ; 0000 00A4 
                 ; 0000 00A5 // Timer/Counter 2 initialization
                 ; 0000 00A6 // Clock source: System Clock
                 ; 0000 00A7 // Clock value: Timer2 Stopped
                 ; 0000 00A8 // Mode: Normal top=0xFF
                 ; 0000 00A9 // OC2 output: Disconnected
                 ; 0000 00AA ASSR=0<<AS2;
0000f7 bde2      	OUT  0x22,R30
                 ; 0000 00AB TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
0000f8 bde5      	OUT  0x25,R30
                 ; 0000 00AC TCNT2=0x00;
0000f9 bde4      	OUT  0x24,R30
                 ; 0000 00AD OCR2=0x00;
0000fa bde3      	OUT  0x23,R30
                 ; 0000 00AE 
                 ; 0000 00AF // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 00B0 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<TOIE0);
0000fb bfe9      	OUT  0x39,R30
                 ; 0000 00B1 
                 ; 0000 00B2 // External Interrupt(s) initialization
                 ; 0000 00B3 // INT0: Off
                 ; 0000 00B4 // INT1: Off
                 ; 0000 00B5 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
0000fc bfe5      	OUT  0x35,R30
                 ; 0000 00B6 
                 ; 0000 00B7 // USART initialization
                 ; 0000 00B8 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 00B9 // USART Receiver: On
                 ; 0000 00BA // USART Transmitter: On
                 ; 0000 00BB // USART Mode: Asynchronous
                 ; 0000 00BC // USART Baud Rate: 9600
                 ; 0000 00BD UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
0000fd b9eb      	OUT  0xB,R30
                 ; 0000 00BE UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
0000fe e9e8      	LDI  R30,LOW(152)
0000ff b9ea      	OUT  0xA,R30
                 ; 0000 00BF UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
000100 e8e6      	LDI  R30,LOW(134)
000101 bde0      	OUT  0x20,R30
                 ; 0000 00C0 UBRRH=0x00;
000102 e0e0      	LDI  R30,LOW(0)
000103 bde0      	OUT  0x20,R30
                 ; 0000 00C1 UBRRL=0x5F;
000104 e5ef      	LDI  R30,LOW(95)
000105 b9e9      	OUT  0x9,R30
                 ; 0000 00C2 
                 ; 0000 00C3 // Analog Comparator initialization
                 ; 0000 00C4 // Analog Comparator: Off
                 ; 0000 00C5 // The Analog Comparator's positive input is
                 ; 0000 00C6 // connected to the AIN0 pin
                 ; 0000 00C7 // The Analog Comparator's negative input is
                 ; 0000 00C8 // connected to the AIN1 pin
                 ; 0000 00C9 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000106 e8e0      	LDI  R30,LOW(128)
000107 b9e8      	OUT  0x8,R30
                 ; 0000 00CA SFIOR=(0<<ACME);
000108 e0e0      	LDI  R30,LOW(0)
000109 bfe0      	OUT  0x30,R30
                 ; 0000 00CB 
                 ; 0000 00CC // ADC initialization
                 ; 0000 00CD // ADC disabled
                 ; 0000 00CE ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00010a b9e6      	OUT  0x6,R30
                 ; 0000 00CF 
                 ; 0000 00D0 // SPI initialization
                 ; 0000 00D1 // SPI disabled
                 ; 0000 00D2 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00010b b9ed      	OUT  0xD,R30
                 ; 0000 00D3 
                 ; 0000 00D4 // TWI initialization
                 ; 0000 00D5 // TWI disabled
                 ; 0000 00D6 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00010c bfe6      	OUT  0x36,R30
                 ; 0000 00D7 
                 ; 0000 00D8 // Alphanumeric LCD initialization
                 ; 0000 00D9 // Connections are specified in the
                 ; 0000 00DA // Project|Configure|C Compiler|Libraries|Alphanumeric LCD menu:
                 ; 0000 00DB // RS - PORTD Bit 4
                 ; 0000 00DC // RD - PORTC Bit 0
                 ; 0000 00DD // EN - PORTC Bit 1
                 ; 0000 00DE // D4 - PORTC Bit 5
                 ; 0000 00DF // D5 - PORTC Bit 4
                 ; 0000 00E0 // D6 - PORTC Bit 3
                 ; 0000 00E1 // D7 - PORTC Bit 2
                 ; 0000 00E2 // Characters/line: 16
                 ; 0000 00E3 lcd_init(16);
00010d e1a0      	LDI  R26,LOW(16)
00010e d0be      	RCALL _lcd_init
                 ; 0000 00E4 lcd_clear();
00010f d089      	RCALL _lcd_clear
                 ; 0000 00E5 lcd_puts("  COIL  SWITCH ");
                +
000110 e6a0     +LDI R26 , LOW ( _0xA + ( 0 ) )
000111 e0b1     +LDI R27 , HIGH ( _0xA + ( 0 ) )
                 	__POINTW2MN _0xA,0
000112 d0a9      	RCALL _lcd_puts
                 ; 0000 00E6 lcd_puts("      SYSTEM ");
                +
000113 e7a0     +LDI R26 , LOW ( _0xA + ( 16 ) )
000114 e0b1     +LDI R27 , HIGH ( _0xA + ( 16 ) )
                 	__POINTW2MN _0xA,16
000115 d0a6      	RCALL _lcd_puts
                 ; 0000 00E7 delay_ms(2000);
000116 eda0      	LDI  R26,LOW(2000)
000117 e0b7      	LDI  R27,HIGH(2000)
000118 d102      	RCALL _delay_ms
                 ; 0000 00E8 lcd_clear();
000119 d07f      	RCALL _lcd_clear
                 ; 0000 00E9 lcd_puts("STP SET SEQ STR");
                +
00011a e7ae     +LDI R26 , LOW ( _0xA + ( 30 ) )
00011b e0b1     +LDI R27 , HIGH ( _0xA + ( 30 ) )
                 	__POINTW2MN _0xA,30
00011c d09f      	RCALL _lcd_puts
                 ; 0000 00EA lcd_gotoxy(0,1);
00011d d0df      	RCALL SUBOPT_0x0
                 ; 0000 00EB lcd_puts("     ");
                +
00011e e8ae     +LDI R26 , LOW ( _0xA + ( 46 ) )
00011f e0b1     +LDI R27 , HIGH ( _0xA + ( 46 ) )
                 	__POINTW2MN _0xA,46
000120 d0e0      	RCALL SUBOPT_0x1
                 ; 0000 00EC lcd_putchar(a[i][0]+48);
000121 d0e8      	RCALL SUBOPT_0x2
                 ; 0000 00ED lcd_puts(" ");
                +
000122 e9a4     +LDI R26 , LOW ( _0xA + ( 52 ) )
000123 e0b1     +LDI R27 , HIGH ( _0xA + ( 52 ) )
                 	__POINTW2MN _0xA,52
000124 d0dc      	RCALL SUBOPT_0x1
                 ; 0000 00EE lcd_putchar(a[i][1]+48);
000125 9631      	ADIW R30,1
000126 d0e3      	RCALL SUBOPT_0x2
                 ; 0000 00EF lcd_puts(" ");
                +
000127 e9a6     +LDI R26 , LOW ( _0xA + ( 54 ) )
000128 e0b1     +LDI R27 , HIGH ( _0xA + ( 54 ) )
                 	__POINTW2MN _0xA,54
000129 d0d7      	RCALL SUBOPT_0x1
                 ; 0000 00F0 lcd_putchar(a[i][2]+48);
00012a 9632      	ADIW R30,2
00012b d0de      	RCALL SUBOPT_0x2
                 ; 0000 00F1 lcd_puts(" ");
                +
00012c e9a8     +LDI R26 , LOW ( _0xA + ( 56 ) )
00012d e0b1     +LDI R27 , HIGH ( _0xA + ( 56 ) )
                 	__POINTW2MN _0xA,56
00012e d0d2      	RCALL SUBOPT_0x1
                 ; 0000 00F2 lcd_putchar(a[i][3]+48);
00012f 9633      	ADIW R30,3
000130 d0d9      	RCALL SUBOPT_0x2
                 ; 0000 00F3 
                 ; 0000 00F4 // Global enable interrupts
                 ; 0000 00F5 #asm("sei")
000131 9478      	sei
                 ; 0000 00F6 //putchar('t');
                 ; 0000 00F7 
                 ; 0000 00F8 while (1)
                 _0xB:
                 ; 0000 00F9       {
                 ; 0000 00FA       delay_ms(200);
000132 eca8      	LDI  R26,LOW(200)
000133 d0da      	RCALL SUBOPT_0x3
                 ; 0000 00FB if (PIND.7==1) putchar('s');//start
000134 9b87      	SBIS 0x10,7
000135 c002      	RJMP _0xE
000136 e7a3      	LDI  R26,LOW(115)
000137 c00b      	RJMP _0x19
                 ; 0000 00FC else if (PINB.0==1) seq();
                 _0xE:
000138 9bb0      	SBIS 0x16,0
000139 c002      	RJMP _0x10
00013a d00b      	RCALL _seq
                 ; 0000 00FD else if (PINB.1==1) putchar(i);
00013b c008      	RJMP _0x11
                 _0x10:
00013c 9bb1      	SBIS 0x16,1
00013d c002      	RJMP _0x12
00013e 2da6      	MOV  R26,R6
00013f c003      	RJMP _0x19
                 ; 0000 00FE else if (PINB.2==1) putchar('t');//stop
                 _0x12:
000140 9bb2      	SBIS 0x16,2
000141 c002      	RJMP _0x14
000142 e7a4      	LDI  R26,LOW(116)
                 _0x19:
000143 d0b2      	RCALL _putchar
                 ; 0000 00FF 
                 ; 0000 0100       }
                 _0x14:
                 _0x11:
000144 cfed      	RJMP _0xB
                 ; 0000 0101 }
                 _0x15:
000145 cfff      	RJMP _0x15
                 ; .FEND
                 
                 	.DSEG
                 _0xA:
000160           	.BYTE 0x3A
                 ;
                 ;
                 ;void seq(void){
                 ; 0000 0104 void seq(void){
                 
                 	.CSEG
                 _seq:
                 ; .FSTART _seq
                 ; 0000 0105 if (i<23)i++;
000146 e1e7      	LDI  R30,LOW(23)
000147 166e      	CP   R6,R30
000148 f410      	BRSH _0x16
000149 9463      	INC  R6
                 ; 0000 0106 else i=0;
00014a c001      	RJMP _0x17
                 _0x16:
00014b 2466      	CLR  R6
                 ; 0000 0107 lcd_gotoxy(0,1);
                 _0x17:
00014c d0b0      	RCALL SUBOPT_0x0
                 ; 0000 0108 lcd_puts("     ");
                +
00014d e9aa     +LDI R26 , LOW ( _0x18 + ( 0 ) )
00014e e0b1     +LDI R27 , HIGH ( _0x18 + ( 0 ) )
                 	__POINTW2MN _0x18,0
00014f d0b1      	RCALL SUBOPT_0x1
                 ; 0000 0109 lcd_putchar(a[i][0]+48);
000150 d0b9      	RCALL SUBOPT_0x2
                 ; 0000 010A lcd_puts(" ");
                +
000151 eaa0     +LDI R26 , LOW ( _0x18 + ( 6 ) )
000152 e0b1     +LDI R27 , HIGH ( _0x18 + ( 6 ) )
                 	__POINTW2MN _0x18,6
000153 d0ad      	RCALL SUBOPT_0x1
                 ; 0000 010B lcd_putchar(a[i][1]+48);
000154 9631      	ADIW R30,1
000155 d0b4      	RCALL SUBOPT_0x2
                 ; 0000 010C lcd_puts(" ");
                +
000156 eaa2     +LDI R26 , LOW ( _0x18 + ( 8 ) )
000157 e0b1     +LDI R27 , HIGH ( _0x18 + ( 8 ) )
                 	__POINTW2MN _0x18,8
000158 d0a8      	RCALL SUBOPT_0x1
                 ; 0000 010D lcd_putchar(a[i][2]+48);
000159 9632      	ADIW R30,2
00015a d0af      	RCALL SUBOPT_0x2
                 ; 0000 010E lcd_puts(" ");
                +
00015b eaa4     +LDI R26 , LOW ( _0x18 + ( 10 ) )
00015c e0b1     +LDI R27 , HIGH ( _0x18 + ( 10 ) )
                 	__POINTW2MN _0x18,10
00015d d0a3      	RCALL SUBOPT_0x1
                 ; 0000 010F lcd_putchar(a[i][3]+48);
00015e 9633      	ADIW R30,3
00015f d0aa      	RCALL SUBOPT_0x2
                 ; 0000 0110 
                 ; 0000 0111 
                 ; 0000 0112 }
000160 9508      	RET
                 ; .FEND
                 
                 	.DSEG
                 _0x18:
00019a           	.BYTE 0xC
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.DSEG
                 
                 	.CSEG
                 __lcd_write_nibble_G100:
                 ; .FSTART __lcd_write_nibble_G100
000161 93aa      	ST   -Y,R26
000162 81e8      	LD   R30,Y
000163 71e0      	ANDI R30,LOW(0x10)
000164 f011      	BREQ _0x2000004
000165 9aad      	SBI  0x15,5
000166 c001      	RJMP _0x2000005
                 _0x2000004:
000167 98ad      	CBI  0x15,5
                 _0x2000005:
000168 81e8      	LD   R30,Y
000169 72e0      	ANDI R30,LOW(0x20)
00016a f011      	BREQ _0x2000006
00016b 9aac      	SBI  0x15,4
00016c c001      	RJMP _0x2000007
                 _0x2000006:
00016d 98ac      	CBI  0x15,4
                 _0x2000007:
00016e 81e8      	LD   R30,Y
00016f 74e0      	ANDI R30,LOW(0x40)
000170 f011      	BREQ _0x2000008
000171 9aab      	SBI  0x15,3
000172 c001      	RJMP _0x2000009
                 _0x2000008:
000173 98ab      	CBI  0x15,3
                 _0x2000009:
000174 81e8      	LD   R30,Y
000175 78e0      	ANDI R30,LOW(0x80)
000176 f011      	BREQ _0x200000A
000177 9aaa      	SBI  0x15,2
000178 c001      	RJMP _0x200000B
                 _0x200000A:
000179 98aa      	CBI  0x15,2
                 _0x200000B:
00017a d095      	RCALL SUBOPT_0x4
00017b 9aa9      	SBI  0x15,1
00017c d093      	RCALL SUBOPT_0x4
00017d 98a9      	CBI  0x15,1
00017e d091      	RCALL SUBOPT_0x4
00017f c07b      	RJMP _0x2080001
                 ; .FEND
                 __lcd_write_data:
                 ; .FSTART __lcd_write_data
000180 93aa      	ST   -Y,R26
000181 81a8      	LD   R26,Y
000182 dfde      	RCALL __lcd_write_nibble_G100
000183 81e8          ld    r30,y
000184 95e2          swap  r30
000185 83e8          st    y,r30
000186 81a8      	LD   R26,Y
000187 dfd9      	RCALL __lcd_write_nibble_G100
                +
000188 ef86     +LDI R24 , LOW ( 246 )
                +__DELAY_USB_LOOP :
000189 958a     +DEC R24
00018a f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 246
00018b c06f      	RJMP _0x2080001
                 ; .FEND
                 _lcd_gotoxy:
                 ; .FSTART _lcd_gotoxy
00018c 93aa      	ST   -Y,R26
00018d 81e8      	LD   R30,Y
00018e e0f0      	LDI  R31,0
00018f 55e2      	SUBI R30,LOW(-__base_y_G100)
000190 4ffe      	SBCI R31,HIGH(-__base_y_G100)
000191 81e0      	LD   R30,Z
000192 81a9      	LDD  R26,Y+1
000193 0fae      	ADD  R26,R30
000194 dfeb      	RCALL __lcd_write_data
000195 8099      	LDD  R9,Y+1
000196 8088      	LDD  R8,Y+0
000197 9622      	ADIW R28,2
000198 9508      	RET
                 ; .FEND
                 _lcd_clear:
                 ; .FSTART _lcd_clear
000199 e0a2      	LDI  R26,LOW(2)
00019a dfe5      	RCALL __lcd_write_data
00019b e0a3      	LDI  R26,LOW(3)
00019c d071      	RCALL SUBOPT_0x3
00019d e0ac      	LDI  R26,LOW(12)
00019e dfe1      	RCALL __lcd_write_data
00019f e0a1      	LDI  R26,LOW(1)
0001a0 dfdf      	RCALL __lcd_write_data
0001a1 e0a3      	LDI  R26,LOW(3)
0001a2 d06b      	RCALL SUBOPT_0x3
0001a3 e0e0      	LDI  R30,LOW(0)
0001a4 2e8e      	MOV  R8,R30
0001a5 2e9e      	MOV  R9,R30
0001a6 9508      	RET
                 ; .FEND
                 _lcd_putchar:
                 ; .FSTART _lcd_putchar
0001a7 93aa      	ST   -Y,R26
0001a8 81a8      	LD   R26,Y
0001a9 30aa      	CPI  R26,LOW(0xA)
0001aa f011      	BREQ _0x2000011
0001ab 149b      	CP   R9,R11
0001ac f048      	BRLO _0x2000010
                 _0x2000011:
0001ad e0e0      	LDI  R30,LOW(0)
0001ae 93ea      	ST   -Y,R30
0001af 9483      	INC  R8
0001b0 2da8      	MOV  R26,R8
0001b1 dfda      	RCALL _lcd_gotoxy
0001b2 81a8      	LD   R26,Y
0001b3 30aa      	CPI  R26,LOW(0xA)
0001b4 f409      	BRNE _0x2000013
0001b5 c045      	RJMP _0x2080001
                 _0x2000013:
                 _0x2000010:
0001b6 9493      	INC  R9
0001b7 9a94      	SBI  0x12,4
0001b8 81a8      	LD   R26,Y
0001b9 dfc6      	RCALL __lcd_write_data
0001ba 9894      	CBI  0x12,4
0001bb c03f      	RJMP _0x2080001
                 ; .FEND
                 _lcd_puts:
                 ; .FSTART _lcd_puts
0001bc 93ba      	ST   -Y,R27
0001bd 93aa      	ST   -Y,R26
0001be 931a      	ST   -Y,R17
                 _0x2000014:
0001bf 81a9      	LDD  R26,Y+1
0001c0 81ba      	LDD  R27,Y+1+1
0001c1 91ed      	LD   R30,X+
0001c2 83a9      	STD  Y+1,R26
0001c3 83ba      	STD  Y+1+1,R27
0001c4 2f1e      	MOV  R17,R30
0001c5 30e0      	CPI  R30,0
0001c6 f019      	BREQ _0x2000016
0001c7 2fa1      	MOV  R26,R17
0001c8 dfde      	RCALL _lcd_putchar
0001c9 cff5      	RJMP _0x2000014
                 _0x2000016:
0001ca 8118      	LDD  R17,Y+0
0001cb 9623      	ADIW R28,3
0001cc 9508      	RET
                 ; .FEND
                 _lcd_init:
                 ; .FSTART _lcd_init
0001cd 93aa      	ST   -Y,R26
0001ce 9aa5      	SBI  0x14,5
0001cf 9aa4      	SBI  0x14,4
0001d0 9aa3      	SBI  0x14,3
0001d1 9aa2      	SBI  0x14,2
0001d2 9aa1      	SBI  0x14,1
0001d3 9a8c      	SBI  0x11,4
0001d4 9aa0      	SBI  0x14,0
0001d5 98a9      	CBI  0x15,1
0001d6 9894      	CBI  0x12,4
0001d7 98a8      	CBI  0x15,0
0001d8 80b8      	LDD  R11,Y+0
0001d9 81e8      	LD   R30,Y
0001da 58e0      	SUBI R30,-LOW(128)
                +
0001db 93e0 01b0+STS __base_y_G100 + ( 2 ) , R30
                 	__PUTB1MN __base_y_G100,2
0001dd 81e8      	LD   R30,Y
0001de 54e0      	SUBI R30,-LOW(192)
                +
0001df 93e0 01b1+STS __base_y_G100 + ( 3 ) , R30
                 	__PUTB1MN __base_y_G100,3
0001e1 e1a4      	LDI  R26,LOW(20)
0001e2 d02b      	RCALL SUBOPT_0x3
0001e3 d030      	RCALL SUBOPT_0x5
0001e4 d02f      	RCALL SUBOPT_0x5
0001e5 d02e      	RCALL SUBOPT_0x5
0001e6 e2a0      	LDI  R26,LOW(32)
0001e7 df79      	RCALL __lcd_write_nibble_G100
                +
0001e8 e781     +LDI R24 , LOW ( 369 )
0001e9 e091     +LDI R25 , HIGH ( 369 )
                +__DELAY_USW_LOOP :
0001ea 9701     +SBIW R24 , 1
0001eb f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 369
0001ec e2a8      	LDI  R26,LOW(40)
0001ed df92      	RCALL __lcd_write_data
0001ee e0a4      	LDI  R26,LOW(4)
0001ef df90      	RCALL __lcd_write_data
0001f0 e8a5      	LDI  R26,LOW(133)
0001f1 df8e      	RCALL __lcd_write_data
0001f2 e0a6      	LDI  R26,LOW(6)
0001f3 df8c      	RCALL __lcd_write_data
0001f4 dfa4      	RCALL _lcd_clear
0001f5 c005      	RJMP _0x2080001
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 _putchar:
                 ; .FSTART _putchar
0001f6 93aa      	ST   -Y,R26
                 putchar0:
0001f7 9b5d           sbis usr,udre
0001f8 cffe           rjmp putchar0
0001f9 81e8           ld   r30,y
0001fa b9ec           out  udr,r30
                 _0x2080001:
0001fb 9621      	ADIW R28,1
0001fc 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer:
0001a6           	.BYTE 0x8
                 __base_y_G100:
0001ae           	.BYTE 0x4
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0001fd e0e0      	LDI  R30,LOW(0)
0001fe 93ea      	ST   -Y,R30
0001ff e0a1      	LDI  R26,LOW(1)
000200 cf8b      	RJMP _lcd_gotoxy
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:47 WORDS
                 SUBOPT_0x1:
000201 dfba      	RCALL _lcd_puts
000202 2de6      	MOV  R30,R6
000203 e2a6      	LDI  R26,LOW(_a*2)
000204 e0b0      	LDI  R27,HIGH(_a*2)
000205 e0f0      	LDI  R31,0
000206 d01e      	RCALL __LSLW2
000207 0fea      	ADD  R30,R26
000208 1ffb      	ADC  R31,R27
000209 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 8 TIMES, CODE SIZE REDUCTION:19 WORDS
                 SUBOPT_0x2:
00020a 91e4      	LPM  R30,Z
00020b 5de0      	SUBI R30,-LOW(48)
00020c 2fae      	MOV  R26,R30
00020d cf99      	RJMP _lcd_putchar
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x3:
00020e e0b0      	LDI  R27,0
00020f c00b      	RJMP _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:2 WORDS
                 SUBOPT_0x4:
                +
000210 e189     +LDI R24 , LOW ( 25 )
                +__DELAY_USB_LOOP :
000211 958a     +DEC R24
000212 f7f1     +BRNE __DELAY_USB_LOOP
                 	__DELAY_USB 25
000213 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:8 WORDS
                 SUBOPT_0x5:
000214 e3a0      	LDI  R26,LOW(48)
000215 df4b      	RCALL __lcd_write_nibble_G100
                +
000216 e781     +LDI R24 , LOW ( 369 )
000217 e091     +LDI R25 , HIGH ( 369 )
                +__DELAY_USW_LOOP :
000218 9701     +SBIW R24 , 1
000219 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 369
00021a 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
00021b 9610      	adiw r26,0
00021c f039      	breq __delay_ms1
                 __delay_ms0:
                +
00021d e686     +LDI R24 , LOW ( 0xE66 )
00021e e09e     +LDI R25 , HIGH ( 0xE66 )
                +__DELAY_USW_LOOP :
00021f 9701     +SBIW R24 , 1
000220 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xE66
000221 95a8      	wdr
000222 9711      	sbiw r26,1
000223 f7c9      	brne __delay_ms0
                 __delay_ms1:
000224 9508      	ret
                 
                 __LSLW2:
000225 0fee      	LSL  R30
000226 1fff      	ROL  R31
000227 0fee      	LSL  R30
000228 1fff      	ROL  R31
000229 9508      	RET
                 
                 __SAVELOCR2:
00022a 931a      	ST   -Y,R17
00022b 930a      	ST   -Y,R16
00022c 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8A register use summary:
r0 :   4 r1 :   1 r2 :   1 r3 :   0 r4 :   0 r5 :   4 r6 :   5 r7 :   3 
r8 :   4 r9 :   4 r10:   0 r11:   2 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   4 r17:   8 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:  17 r25:   5 r26:  58 r27:  20 r28:   4 r29:   1 r30: 117 r31:  13 
x  :   4 y  :  45 z  :  10 
Registers used: 23 out of 35 (65.7%)

ATmega8A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   1 add   :   2 
adiw  :  10 and   :   0 andi  :   5 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   8 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 
brlt  :   0 brmi  :   0 brne  :  13 brpl  :   0 brsh  :   1 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 cbi   :   9 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :   5 
cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   4 
cpc   :   0 cpi   :   3 cpse  :   0 dec   :   3 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   3 
inc   :   5 ld    :  21 ldd   :   7 ldi   :  80 lds   :   0 lpm   :   9 
lsl   :   2 lsr   :   0 mov   :  10 movw  :   3 mul   :   0 muls  :   0 
mulsu :   0 neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  42 
pop   :   0 push  :   0 rcall :  56 ret   :  11 reti  :   2 rjmp  :  45 
rol   :   2 ror   :   0 sbc   :   0 sbci  :   2 sbi   :  13 sbic  :   0 
sbis  :   5 sbiw  :   7 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  21 std   :   2 
sts   :   2 sub   :   0 subi  :   5 swap  :   1 tst   :   0 wdr   :   1 

Instructions used: 42 out of 114 (36.8%)

ATmega8A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00045a    854    260   1114    8192  13.6%
[.dseg] 0x000060 0x0001b2      0     82     82    1024   8.0%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 7 warnings
