# CSC 313 Quick Reference Guide - Chapters 1-4

## Number Systems & Conversions

### Binary to Decimal
(1101)â‚‚ = 1Ã—2Â³ + 1Ã—2Â² + 0Ã—2Â¹ + 1Ã—2â° = 8+4+0+1 = 13

### Decimal to Binary
Divide by 2, record remainders bottom-to-top

### Hex/Octal Shortcuts
- 4 binary bits = 1 hex digit
- 3 binary bits = 1 octal digit

### Hex Table
| Hex | Binary | Decimal |
|-----|--------|---------|
| A   | 1010   | 10      |
| B   | 1011   | 11      |
| C   | 1100   | 12      |
| D   | 1101   | 13      |
| E   | 1110   | 14      |
| F   | 1111   | 15      |

---

## Complements & Signed Numbers

### 1's Complement
Flip all bits: 1011 â†’ 0100

### 2's Complement
Flip all bits and add 1: 1011 â†’ 0100 + 1 = 0101

### 2's Complement Range
n-bit: -2^(n-1) to +2^(n-1) - 1
- 4-bit: -8 to +7
- 8-bit: -128 to +127

### Subtraction Using 2's Complement
A - B = A + (2's complement of B)

---

## Binary Codes

### BCD (Binary Coded Decimal)
Each decimal digit â†’ 4 bits
395 = 0011 1001 0101

### Gray Code
Only one bit changes between consecutive numbers
Used in K-maps

### ASCII
7-bit character code
- 'A' = 65 (1000001)
- '0' = 48 (0110000)

---

## Boolean Algebra - Key Theorems

### Basic Laws
- A + 0 = A
- A Â· 1 = A
- A + 1 = 1
- A Â· 0 = 0
- A + A = A
- A Â· A = A
- A + A' = 1
- A Â· A' = 0
- (A')' = A

### DeMorgan's Theorems (CRITICAL!)
- (A + B)' = A' Â· B'
- (A Â· B)' = A' + B'

### Absorption
- A + AÂ·B = A
- AÂ·(A + B) = A
- A + A'Â·B = A + B

### Consensus
- AÂ·B + A'Â·C + BÂ·C = AÂ·B + A'Â·C

---

## Canonical Forms

### Minterms (m)
Product terms where function = 1
F = Î£(1,3,5,7) = mâ‚ + mâ‚ƒ + mâ‚… + mâ‚‡

### Maxterms (M)
Sum terms where function = 0
F = Î (0,2,4,6) = Mâ‚€ Â· Mâ‚‚ Â· Mâ‚„ Â· Mâ‚†

### Relationship
Î£(1,3,5,7) = Î (0,2,4,6) (same function!)

---

## K-Map Rules

### Grouping
- Sizes: 1, 2, 4, 8, 16 (powers of 2 only!)
- Make groups as LARGE as possible
- Groups can overlap
- Edges wrap around (top-bottom, left-right)
- Corners are adjacent in 4-variable maps

### Gray Code Order
- 2-var: 00, 01, 11, 10
- 4-var rows: 00, 01, 11, 10
- 4-var cols: 00, 01, 11, 10

### Don't-Cares (X)
- Include in groups if helpful
- Don't create groups just for X's
- Goal: maximize group size

### Reading Groups
- Variable doesn't change â†’ keep it
- Variable changes â†’ eliminate it
- Always 0 â†’ use complement (A')
- Always 1 â†’ use normal (A)

---

## XOR Properties (MEMORIZE!)

- A âŠ• 0 = A
- A âŠ• 1 = A'
- A âŠ• A = 0
- A âŠ• A' = 1
- A âŠ• B = A'Â·B + AÂ·B'
- A âŠ• B âŠ• C = 1 when ODD number of 1s

---

## Gate Implementations

### NAND-NAND
Implements SOP directly
F = AÂ·B + CÂ·D â†’ Use NAND gates

### NOR-NOR
Implements POS directly
F = (A+B)Â·(C+D) â†’ Use NOR gates

### Universal Gates
- NAND can implement AND, OR, NOT
- NOR can implement AND, OR, NOT

---

## Combinational Circuits

### Half Adder
- S = A âŠ• B
- C = A Â· B

### Full Adder
- S = A âŠ• B âŠ• Cin
- Cout = AÂ·B + AÂ·Cin + BÂ·Cin
- Alternative: Cout = AÂ·B + (AâŠ•B)Â·Cin

### BCD Adder
Add 6 (0110) when:
- Sum > 9, OR
- Carry out = 1

### 2Ã—2 Multiplier
4 AND gates + adders
Result is 4 bits

---

## MSI Components

### Decoder (n-to-2â¿)
- n inputs â†’ 2â¿ outputs
- Only ONE output active
- Each output = minterm
- Example: 3-to-8 decoder

### Encoder (2â¿-to-n)
- 2â¿ inputs â†’ n outputs
- Encodes position to binary
- Priority encoder handles multiple inputs

### Multiplexer (2â¿-to-1)
- 2â¿ data inputs
- n select inputs
- 1 output
- Selects one input to route to output
- Can implement ANY Boolean function!

### Comparator
Compares two numbers
- Outputs: A>B, A=B, A<B
- Can cascade for larger numbers

---

## MUX Function Implementation

### Method 1: Direct (n vars, 2â¿-to-1 MUX)
- Variables â†’ select lines
- Function values â†’ data inputs

### Method 2: Reduced (n vars, 2â¿â»Â¹-to-1 MUX)
- n-1 variables â†’ select lines
- Last variable used in data inputs
- Data inputs: 0, 1, var, or var'

---

## Verilog Basics

### Operators
- & (AND)
- | (OR)
- ~ (NOT)
- ^ (XOR)
- ~^ or ^~ (XNOR)

### Dataflow
```verilog
assign Y = A & B | C;
```

### Behavioral
```verilog
always @(A, B)
begin
    if (A > B)
        Y = 1;
    else
        Y = 0;
end
```

---

## Common Mistakes to Avoid

1. âŒ Forgetting Gray code order in K-maps
2. âŒ Not wrapping around edges in K-maps
3. âŒ Wrong group sizes (must be powers of 2)
4. âŒ Confusing minterms (Î£) with maxterms (Î )
5. âŒ Forgetting to add 6 in BCD addition
6. âŒ Wrong 2's complement range
7. âŒ Applying DeMorgan's incorrectly
8. âŒ Not using don't-cares to simplify
9. âŒ Confusing encoder and decoder
10. âŒ Wrong MUX select line count

---

## Test-Taking Strategy

1. **Read carefully**: Understand what's being asked
2. **Show work**: Partial credit is possible
3. **Check units**: Binary, decimal, hex?
4. **Verify**: Test your answer with simple case
5. **Time management**: Don't get stuck on one problem
6. **K-maps**: Draw carefully, use ruler if needed
7. **Truth tables**: Be systematic, don't skip rows
8. **Simplify**: Always look for simplification opportunities
9. **Label clearly**: Especially in circuit diagrams
10. **Stay calm**: You've got this!

---

## Formula Sheet

### Number Systems
- Binary to Decimal: Î£(bit Ã— 2^position)
- 2's Complement: Flip bits + 1
- Range (n-bit 2's comp): -2^(n-1) to 2^(n-1)-1

### Boolean Algebra
- DeMorgan's: (A+B)' = A'Â·B', (AÂ·B)' = A'+B'
- XOR: AâŠ•B = A'Â·B + AÂ·B'

### Adders
- Half Adder: S=AâŠ•B, C=AÂ·B
- Full Adder: S=AâŠ•BâŠ•Cin, Cout=AÂ·B+(AâŠ•B)Â·Cin

### MSI
- Decoder: n inputs, 2â¿ outputs
- Encoder: 2â¿ inputs, n outputs
- MUX: 2â¿ data + n select â†’ 1 output

Good luck! ğŸ“
