Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Oct  8 19:34:29 2022
| Host         : Lenovo-9i-Joe-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hw_testbench_control_sets_placed.rpt
| Design       : hw_testbench
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               7 |            3 |
| No           | Yes                   | No                     |              32 |            8 |
| Yes          | No                    | No                     |              24 |            5 |
| Yes          | No                    | Yes                    |              65 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------+--------------------+------------------+----------------+--------------+
|    Clock Signal   |     Enable Signal     |  Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------+--------------------+------------------+----------------+--------------+
|  u0/inst/clk_out1 |                       |                    |                2 |              3 |         1.50 |
|  u0/inst/clk_out1 |                       | LED_OBUF[0]        |                3 |              7 |         2.33 |
|  u0/inst/clk_out1 | uut/R2out[0]_i_1_n_0  |                    |                3 |             12 |         4.00 |
|  u0/inst/clk_out1 | uut/nstate[0]         |                    |                2 |             12 |         6.00 |
|  u0/inst/clk_out1 | lfsr0/lfsr_ld         | LED_OBUF[0]        |                3 |             16 |         5.33 |
|  u0/inst/clk_out1 | sevenseg0/vectorsDone | LED_OBUF[0]        |                7 |             17 |         2.43 |
|  u0/inst/clk_out1 |                       | sevenseg0/u0/clear |                8 |             32 |         4.00 |
|  u0/inst/clk_out1 | uut/ordy_reg_0        | LED_OBUF[0]        |                8 |             32 |         4.00 |
+-------------------+-----------------------+--------------------+------------------+----------------+--------------+


