# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"AddRoundKey_Decrypt_tb_func_synth.v" \
"../../../../../AddRoundKey_Decryption.srcs/sim_1/new/AddRoundKey_Decrypt_tb.v" \

# Do not sort compile order
nosort
