# compile vhdl design source files
vhdl xil_defaultlib  "../../../adder.ip_user_files/bd/top/ip/top_c_counter_binary_0_0/sim/top_c_counter_binary_0_0.vhd"

# Do not sort compile order
nosort
