Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jul  9 16:15:07 2019
| Host         : WK142 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 38 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.975        0.000                      0                   82        0.035        0.000                      0                   82        4.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk12MHz                {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 41.666}       83.333          12.000          
sys_clk_pin             {0.000 41.660}       83.330          12.000          
  clk_out1_clk_wiz_0_1  {0.000 5.000}        10.000          100.004         
  clkfbout_clk_wiz_0_1  {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk12MHz                                                                                                                                                                 16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0          5.975        0.000                      0                   82        0.277        0.000                      0                   82        4.500        0.000                       0                    40  
  clkfbout_clk_wiz_0                                                                                                                                                     16.667        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.992        0.000                      0                   82        0.277        0.000                      0                   82        4.500        0.000                       0                    40  
  clkfbout_clk_wiz_0_1                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          5.975        0.000                      0                   82        0.035        0.000                      0                   82  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        5.975        0.000                      0                   82        0.035        0.000                      0                   82  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk12MHz
  To Clock:  clk12MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12MHz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.669    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.669    xadc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[10]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[11]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[12]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[13]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.614%)  route 0.201ns (52.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT3 (Prop_lut3_I2_O)        0.042    -0.160 r  spi_inst/bit_counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    spi_inst/bit_counter/count[2]_i_1__0_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.107    -0.438    spi_inst/bit_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xadc_inst/FSM_sequential_daddr_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/FSM_sequential_daddr_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/FSM_sequential_daddr_in_reg/Q
                         net (fo=3, routed)           0.187    -0.216    xadc_inst/daddr_in
    SLICE_X16Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  xadc_inst/FSM_sequential_daddr_in_i_1/O
                         net (fo=1, routed)           0.000    -0.171    xadc_inst/FSM_sequential_daddr_in_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
                         clock pessimism              0.238    -0.544    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.091    -0.453    xadc_inst/FSM_sequential_daddr_in_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.019%)  route 0.201ns (51.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.157 r  spi_inst/bit_counter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    spi_inst/bit_counter/p_0_in[1]
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.091    -0.454    spi_inst/bit_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[7]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[7]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.072    -0.438    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/get_active/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          0.231    -0.171    spi_inst/get_active/dout_reg[0]_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  spi_inst/get_active/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    spi_inst/get_active/dout[0]_i_1_n_0
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X17Y76         FDRE (Hold_fdre_C_D)         0.092    -0.452    spi_inst/get_active/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[5]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[5]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.066    -0.444    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[0]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[0]
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.059    -0.451    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 f  spi_inst/bit_counter/count_reg[0]/Q
                         net (fo=11, routed)          0.276    -0.128    spi_inst/bit_counter/Q[0]
    SLICE_X17Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.083 r  spi_inst/bit_counter/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    spi_inst/bit_counter/count[0]_i_1__1_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.092    -0.453    spi_inst/bit_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 spi_inst/sck_counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/sck_counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.548    -0.542    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  spi_inst/sck_counter/count_reg[4]/Q
                         net (fo=5, routed)           0.259    -0.155    spi_inst/sck_counter/count_reg_n_0_[4]
    SLICE_X16Y72         LUT5 (Prop_lut5_I0_O)        0.098    -0.057 r  spi_inst/sck_counter/count[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.057    spi_inst/sck_counter/p_0_in__0[4]
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
                         clock pessimism              0.238    -0.542    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.107    -0.435    spi_inst/sck_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 xadc_inst/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.771%)  route 0.294ns (61.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/valid_reg/Q
                         net (fo=3, routed)           0.294    -0.109    xadc_inst/valid
    SLICE_X16Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.064 r  xadc_inst/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.064    xadc_inst/valid_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
                         clock pessimism              0.238    -0.544    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.092    -0.452    xadc_inst/valid_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.388    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        xadc_inst/xadc_wiz_inst/inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y76     spi_inst/get_active/dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y72     spi_inst/sck_counter/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y72     spi_inst/sck_counter/count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y75     xadc_inst/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y75     xadc_inst/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y74     xadc_inst/data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y74     xadc_inst/data_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y75     xadc_inst/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y74     xadc_inst/data_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y76     spi_inst/get_active/dout_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y76     spi_inst/get_active/dout_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk12MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.992ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.226     8.855    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.650    xadc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.226     8.855    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.650    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.226     8.855    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.650    xadc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.226     8.855    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.650    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.650    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.992    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.226     8.855    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.686    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.028ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.226     8.855    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.686    xadc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.028    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[10]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.226     8.925    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.720    xadc_inst/data_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[11]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.226     8.925    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.720    xadc_inst/data_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[12]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.226     8.925    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.720    xadc_inst/data_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[13]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.446ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.226     8.925    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.720    xadc_inst/data_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.720    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.614%)  route 0.201ns (52.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT3 (Prop_lut3_I2_O)        0.042    -0.160 r  spi_inst/bit_counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    spi_inst/bit_counter/count[2]_i_1__0_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.107    -0.438    spi_inst/bit_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 xadc_inst/FSM_sequential_daddr_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/FSM_sequential_daddr_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/FSM_sequential_daddr_in_reg/Q
                         net (fo=3, routed)           0.187    -0.216    xadc_inst/daddr_in
    SLICE_X16Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  xadc_inst/FSM_sequential_daddr_in_i_1/O
                         net (fo=1, routed)           0.000    -0.171    xadc_inst/FSM_sequential_daddr_in_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
                         clock pessimism              0.238    -0.544    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.091    -0.453    xadc_inst/FSM_sequential_daddr_in_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.019%)  route 0.201ns (51.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.157 r  spi_inst/bit_counter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    spi_inst/bit_counter/p_0_in[1]
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.091    -0.454    spi_inst/bit_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[7]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[7]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.072    -0.438    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/get_active/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          0.231    -0.171    spi_inst/get_active/dout_reg[0]_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  spi_inst/get_active/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    spi_inst/get_active/dout[0]_i_1_n_0
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
                         clock pessimism              0.238    -0.544    
    SLICE_X17Y76         FDRE (Hold_fdre_C_D)         0.092    -0.452    spi_inst/get_active/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[5]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[5]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.066    -0.444    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[0]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[0]
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.270    -0.510    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.059    -0.451    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 f  spi_inst/bit_counter/count_reg[0]/Q
                         net (fo=11, routed)          0.276    -0.128    spi_inst/bit_counter/Q[0]
    SLICE_X17Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.083 r  spi_inst/bit_counter/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    spi_inst/bit_counter/count[0]_i_1__1_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
                         clock pessimism              0.238    -0.545    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.092    -0.453    spi_inst/bit_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 spi_inst/sck_counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/sck_counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.548    -0.542    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  spi_inst/sck_counter/count_reg[4]/Q
                         net (fo=5, routed)           0.259    -0.155    spi_inst/sck_counter/count_reg_n_0_[4]
    SLICE_X16Y72         LUT5 (Prop_lut5_I0_O)        0.098    -0.057 r  spi_inst/sck_counter/count[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.057    spi_inst/sck_counter/p_0_in__0[4]
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
                         clock pessimism              0.238    -0.542    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.107    -0.435    spi_inst/sck_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 xadc_inst/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.771%)  route 0.294ns (61.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/valid_reg/Q
                         net (fo=3, routed)           0.294    -0.109    xadc_inst/valid
    SLICE_X16Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.064 r  xadc_inst/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.064    xadc_inst/valid_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
                         clock pessimism              0.238    -0.544    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.092    -0.452    xadc_inst/valid_reg
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.388    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        xadc_inst/xadc_wiz_inst/inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y76     spi_inst/get_active/dout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y72     spi_inst/sck_counter/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X16Y72     spi_inst/sck_counter/count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y75     xadc_inst/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y75     xadc_inst/data_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X16Y74     xadc_inst/data_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y74     xadc_inst/data_reg[10]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y75     xadc_inst/data_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y74     xadc_inst/data_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y75     spi_inst/bit_counter/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y76     spi_inst/get_active/dout_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y76     spi_inst/get_active/dout_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.669    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.669    xadc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[10]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[11]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[12]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[13]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.557    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/C
                         clock pessimism              0.571     9.151    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.614%)  route 0.201ns (52.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT3 (Prop_lut3_I2_O)        0.042    -0.160 r  spi_inst/bit_counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    spi_inst/bit_counter/count[2]_i_1__0_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/C
                         clock pessimism              0.238    -0.545    
                         clock uncertainty            0.242    -0.302    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.107    -0.195    spi_inst/bit_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xadc_inst/FSM_sequential_daddr_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/FSM_sequential_daddr_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/FSM_sequential_daddr_in_reg/Q
                         net (fo=3, routed)           0.187    -0.216    xadc_inst/daddr_in
    SLICE_X16Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  xadc_inst/FSM_sequential_daddr_in_i_1/O
                         net (fo=1, routed)           0.000    -0.171    xadc_inst/FSM_sequential_daddr_in_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.091    -0.210    xadc_inst/FSM_sequential_daddr_in_reg
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.019%)  route 0.201ns (51.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.157 r  spi_inst/bit_counter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    spi_inst/bit_counter/p_0_in[1]
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
                         clock pessimism              0.238    -0.545    
                         clock uncertainty            0.242    -0.302    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.091    -0.211    spi_inst/bit_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[7]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[7]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.270    -0.510    
                         clock uncertainty            0.242    -0.267    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.072    -0.195    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/get_active/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          0.231    -0.171    spi_inst/get_active/dout_reg[0]_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  spi_inst/get_active/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    spi_inst/get_active/dout[0]_i_1_n_0
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X17Y76         FDRE (Hold_fdre_C_D)         0.092    -0.209    spi_inst/get_active/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[5]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[5]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.270    -0.510    
                         clock uncertainty            0.242    -0.267    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.066    -0.201    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[0]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[0]
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.270    -0.510    
                         clock uncertainty            0.242    -0.267    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.059    -0.208    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 f  spi_inst/bit_counter/count_reg[0]/Q
                         net (fo=11, routed)          0.276    -0.128    spi_inst/bit_counter/Q[0]
    SLICE_X17Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.083 r  spi_inst/bit_counter/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    spi_inst/bit_counter/count[0]_i_1__1_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
                         clock pessimism              0.238    -0.545    
                         clock uncertainty            0.242    -0.302    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.092    -0.210    spi_inst/bit_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 spi_inst/sck_counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/sck_counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.548    -0.542    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  spi_inst/sck_counter/count_reg[4]/Q
                         net (fo=5, routed)           0.259    -0.155    spi_inst/sck_counter/count_reg_n_0_[4]
    SLICE_X16Y72         LUT5 (Prop_lut5_I0_O)        0.098    -0.057 r  spi_inst/sck_counter/count[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.057    spi_inst/sck_counter/p_0_in__0[4]
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
                         clock pessimism              0.238    -0.542    
                         clock uncertainty            0.242    -0.299    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.107    -0.192    spi_inst/sck_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 xadc_inst/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.771%)  route 0.294ns (61.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/valid_reg/Q
                         net (fo=3, routed)           0.294    -0.109    xadc_inst/valid
    SLICE_X16Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.064 r  xadc_inst/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.064    xadc_inst/valid_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.092    -0.209    xadc_inst/valid_reg
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.145    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[2]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[2]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[6]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X15Y75         FDRE (Setup_fdre_C_CE)      -0.205     8.633    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          8.633    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.669    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.011ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.469ns  (logic 0.828ns (23.869%)  route 2.641ns (76.131%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 8.581 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.770     2.658    xadc_inst/data0
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.415     8.581    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[1]/C
                         clock pessimism              0.500     9.080    
                         clock uncertainty           -0.242     8.838    
    SLICE_X14Y75         FDRE (Setup_fdre_C_CE)      -0.169     8.669    xadc_inst/data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.669    
                         arrival time                          -2.658    
  -------------------------------------------------------------------
                         slack                                  6.011    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[10]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[10]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[11]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[11]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[12]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[12]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[12]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[13]_lopt_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 0.828ns (24.634%)  route 2.533ns (75.366%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.811ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.698    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.098 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -2.437    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.341 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.530    -0.811    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.456    -0.355 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          1.071     0.716    spi_inst/sck_counter/count_reg[3]_0
    SLICE_X16Y74         LUT6 (Prop_lut6_I0_O)        0.124     0.840 f  spi_inst/sck_counter/count[3]_i_4/O
                         net (fo=3, routed)           0.354     1.194    spi_inst/bit_counter/count_reg[3]_1
    SLICE_X16Y76         LUT6 (Prop_lut6_I4_O)        0.124     1.318 r  spi_inst/bit_counter/data[15]_i_2/O
                         net (fo=2, routed)           0.446     1.763    xadc_inst/valid_reg_0
    SLICE_X16Y76         LUT3 (Prop_lut3_I1_O)        0.124     1.887 r  xadc_inst/data[15]_i_1/O
                         net (fo=24, routed)          0.663     2.550    xadc_inst/data0
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    M9                                                0.000    10.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         1.395    11.394 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.556    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063     5.494 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.075    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.166 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          1.414     8.580    xadc_inst/CLK
    SLICE_X17Y74         FDRE                                         r  xadc_inst/data_reg[13]_lopt_replica/C
                         clock pessimism              0.571     9.150    
                         clock uncertainty           -0.242     8.908    
    SLICE_X17Y74         FDRE (Setup_fdre_C_CE)      -0.205     8.703    xadc_inst/data_reg[13]_lopt_replica
  -------------------------------------------------------------------
                         required time                          8.703    
                         arrival time                          -2.550    
  -------------------------------------------------------------------
                         slack                                  6.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.183ns (47.614%)  route 0.201ns (52.386%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT3 (Prop_lut3_I2_O)        0.042    -0.160 r  spi_inst/bit_counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    spi_inst/bit_counter/count[2]_i_1__0_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[2]/C
                         clock pessimism              0.238    -0.545    
                         clock uncertainty            0.242    -0.302    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.107    -0.195    spi_inst/bit_counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 xadc_inst/FSM_sequential_daddr_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/FSM_sequential_daddr_in_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/FSM_sequential_daddr_in_reg/Q
                         net (fo=3, routed)           0.187    -0.216    xadc_inst/daddr_in
    SLICE_X16Y76         LUT2 (Prop_lut2_I1_O)        0.045    -0.171 r  xadc_inst/FSM_sequential_daddr_in_i_1/O
                         net (fo=1, routed)           0.000    -0.171    xadc_inst/FSM_sequential_daddr_in_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/FSM_sequential_daddr_in_reg/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.091    -0.210    xadc_inst/FSM_sequential_daddr_in_reg
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.019%)  route 0.201ns (51.981%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  spi_inst/bit_counter/count_reg[1]/Q
                         net (fo=10, routed)          0.201    -0.202    spi_inst/bit_counter/Q[1]
    SLICE_X17Y75         LUT2 (Prop_lut2_I0_O)        0.045    -0.157 r  spi_inst/bit_counter/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.157    spi_inst/bit_counter/p_0_in[1]
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[1]/C
                         clock pessimism              0.238    -0.545    
                         clock uncertainty            0.242    -0.302    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.091    -0.211    spi_inst/bit_counter/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[7]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[7]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[7]/C
                         clock pessimism              0.270    -0.510    
                         clock uncertainty            0.242    -0.267    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.072    -0.195    xadc_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.195    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 spi_inst/get_active/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/get_active/dout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  spi_inst/get_active/dout_reg[0]/Q
                         net (fo=10, routed)          0.231    -0.171    spi_inst/get_active/dout_reg[0]_0
    SLICE_X17Y76         LUT6 (Prop_lut6_I0_O)        0.045    -0.126 r  spi_inst/get_active/dout[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    spi_inst/get_active/dout[0]_i_1_n_0
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    spi_inst/get_active/CLK
    SLICE_X17Y76         FDRE                                         r  spi_inst/get_active/dout_reg[0]/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X17Y76         FDRE (Hold_fdre_C_D)         0.092    -0.209    spi_inst/get_active/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[5]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[5]
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X15Y75         FDRE                                         r  xadc_inst/data_reg[5]/C
                         clock pessimism              0.270    -0.510    
                         clock uncertainty            0.242    -0.267    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.066    -0.201    xadc_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 xadc_inst/xadc_wiz_inst/inst/DCLK
                            (rising edge-triggered cell XADC clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.256ns (59.508%)  route 0.174ns (40.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.270ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    xadc_inst/xadc_wiz_inst/dclk_in
    XADC_X0Y0            XADC                                         r  xadc_inst/xadc_wiz_inst/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      0.256    -0.289 r  xadc_inst/xadc_wiz_inst/inst/DO[0]
                         net (fo=1, routed)           0.174    -0.114    xadc_inst/do_out[0]
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    xadc_inst/CLK
    SLICE_X14Y75         FDRE                                         r  xadc_inst/data_reg[0]/C
                         clock pessimism              0.270    -0.510    
                         clock uncertainty            0.242    -0.267    
    SLICE_X14Y75         FDRE (Hold_fdre_C_D)         0.059    -0.208    xadc_inst/data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 spi_inst/bit_counter/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/bit_counter/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.290%)  route 0.276ns (59.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.545    -0.545    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.404 f  spi_inst/bit_counter/count_reg[0]/Q
                         net (fo=11, routed)          0.276    -0.128    spi_inst/bit_counter/Q[0]
    SLICE_X17Y75         LUT1 (Prop_lut1_I0_O)        0.045    -0.083 r  spi_inst/bit_counter/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.083    spi_inst/bit_counter/count[0]_i_1__1_n_0
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.782    spi_inst/bit_counter/CLK
    SLICE_X17Y75         FDRE                                         r  spi_inst/bit_counter/count_reg[0]/C
                         clock pessimism              0.238    -0.545    
                         clock uncertainty            0.242    -0.302    
    SLICE_X17Y75         FDRE (Hold_fdre_C_D)         0.092    -0.210    spi_inst/bit_counter/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 spi_inst/sck_counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_inst/sck_counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.226ns (46.637%)  route 0.259ns (53.363%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.779ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.548    -0.542    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y72         FDRE (Prop_fdre_C_Q)         0.128    -0.414 r  spi_inst/sck_counter/count_reg[4]/Q
                         net (fo=5, routed)           0.259    -0.155    spi_inst/sck_counter/count_reg_n_0_[4]
    SLICE_X16Y72         LUT5 (Prop_lut5_I0_O)        0.098    -0.057 r  spi_inst/sck_counter/count[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.057    spi_inst/sck_counter/p_0_in__0[4]
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.813    -0.779    spi_inst/sck_counter/CLK
    SLICE_X16Y72         FDRE                                         r  spi_inst/sck_counter/count_reg[4]/C
                         clock pessimism              0.238    -0.542    
                         clock uncertainty            0.242    -0.299    
    SLICE_X16Y72         FDRE (Hold_fdre_C_D)         0.107    -0.192    spi_inst/sck_counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.192    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 xadc_inst/valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.771%)  route 0.294ns (61.229%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.673    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.601 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.115    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.089 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.546    -0.544    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  xadc_inst/valid_reg/Q
                         net (fo=3, routed)           0.294    -0.109    xadc_inst/valid
    SLICE_X16Y76         LUT3 (Prop_lut3_I0_O)        0.045    -0.064 r  xadc_inst/valid_i_1/O
                         net (fo=1, routed)           0.000    -0.064    xadc_inst/valid_i_1_n_0
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk12MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.901    clk_wiz_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.151 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.622    clk_wiz_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.593 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=38, routed)          0.811    -0.781    xadc_inst/CLK
    SLICE_X16Y76         FDRE                                         r  xadc_inst/valid_reg/C
                         clock pessimism              0.238    -0.544    
                         clock uncertainty            0.242    -0.301    
    SLICE_X16Y76         FDRE (Hold_fdre_C_D)         0.092    -0.209    xadc_inst/valid_reg
  -------------------------------------------------------------------
                         required time                          0.209    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.145    





