$date
	Mon Feb  4 16:50:13 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_max $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module DUT $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & out [3:0] $end
$var reg 4 ' wi [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b110 !
b110 &
b110 '
b110 #
b110 %
b0 "
b0 $
#20
b111 !
b111 &
b111 '
b111 #
b111 %
#30
b1000 !
b1000 &
b1000 '
b1000 #
b1000 %
b100 "
b100 $
#40
b1001 !
b1001 &
b1001 '
b1001 #
b1001 %
b0 "
b0 $
#50
b1100 !
b1100 &
b1100 '
b1010 #
b1010 %
b1100 "
b1100 $
#60
b1011 !
b1011 &
b1011 '
b1011 #
b1011 %
b0 "
b0 $
#70
b1100 !
b1100 &
b1100 '
b1100 #
b1100 %
b1010 "
b1010 $
#80
b1101 !
b1101 &
b1101 '
b1101 #
b1101 %
b0 "
b0 $
#90
b1110 !
b1110 &
b1110 '
b1110 #
b1110 %
b1000 "
b1000 $
#100
b1111 !
b1111 &
b1111 '
b1111 #
b1111 %
b0 "
b0 $
#110
b1001 !
b1001 &
b1001 '
b0 #
b0 %
b1001 "
b1001 $
#120
b1 #
b1 %
b1 "
b1 $
#130
b10 !
b10 &
b10 '
b10 #
b10 %
#140
b1001 !
b1001 &
b1001 '
b11 #
b11 %
b1001 "
b1001 $
#150
b100 !
b100 &
b100 '
b100 #
b100 %
b1 "
b1 $
#160
b101 !
b101 &
b101 '
b101 #
b101 %
#170
b110 !
b110 &
b110 '
b110 #
b110 %
#180
b1001 !
b1001 &
b1001 '
b111 #
b111 %
b1001 "
b1001 $
#190
b1000 !
b1000 &
b1000 '
b1000 #
b1000 %
b1 "
b1 $
