
Encoder_Exercises.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050b4  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08005294  08005294  00006294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005318  08005318  00007060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005318  08005318  00006318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005320  08005320  00007060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005320  08005320  00006320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005324  08005324  00006324  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08005328  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000324  20000060  08005388  00007060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  08005388  00007384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007060  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001302e  00000000  00000000  00007090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000271b  00000000  00000000  0001a0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  0001c7e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ca8  00000000  00000000  0001d820  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026b1f  00000000  00000000  0001e4c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000129b4  00000000  00000000  00044fe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fbd9a  00000000  00000000  0005799b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00153735  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a6c  00000000  00000000  00153778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  001581e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000060 	.word	0x20000060
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800527c 	.word	0x0800527c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000064 	.word	0x20000064
 800021c:	0800527c 	.word	0x0800527c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__aeabi_d2f>:
 8000a6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a74:	bf24      	itt	cs
 8000a76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a7e:	d90d      	bls.n	8000a9c <__aeabi_d2f+0x30>
 8000a80:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a8c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a94:	bf08      	it	eq
 8000a96:	f020 0001 	biceq.w	r0, r0, #1
 8000a9a:	4770      	bx	lr
 8000a9c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000aa0:	d121      	bne.n	8000ae6 <__aeabi_d2f+0x7a>
 8000aa2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000aa6:	bfbc      	itt	lt
 8000aa8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000aac:	4770      	bxlt	lr
 8000aae:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ab2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ab6:	f1c2 0218 	rsb	r2, r2, #24
 8000aba:	f1c2 0c20 	rsb	ip, r2, #32
 8000abe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ac2:	fa20 f002 	lsr.w	r0, r0, r2
 8000ac6:	bf18      	it	ne
 8000ac8:	f040 0001 	orrne.w	r0, r0, #1
 8000acc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ad4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ad8:	ea40 000c 	orr.w	r0, r0, ip
 8000adc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ae4:	e7cc      	b.n	8000a80 <__aeabi_d2f+0x14>
 8000ae6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aea:	d107      	bne.n	8000afc <__aeabi_d2f+0x90>
 8000aec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af0:	bf1e      	ittt	ne
 8000af2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000af6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000afa:	4770      	bxne	lr
 8000afc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b00:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b04:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_uldivmod>:
 8000b0c:	b953      	cbnz	r3, 8000b24 <__aeabi_uldivmod+0x18>
 8000b0e:	b94a      	cbnz	r2, 8000b24 <__aeabi_uldivmod+0x18>
 8000b10:	2900      	cmp	r1, #0
 8000b12:	bf08      	it	eq
 8000b14:	2800      	cmpeq	r0, #0
 8000b16:	bf1c      	itt	ne
 8000b18:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000b1c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000b20:	f000 b988 	b.w	8000e34 <__aeabi_idiv0>
 8000b24:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b2c:	f000 f806 	bl	8000b3c <__udivmoddi4>
 8000b30:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b38:	b004      	add	sp, #16
 8000b3a:	4770      	bx	lr

08000b3c <__udivmoddi4>:
 8000b3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b40:	9d08      	ldr	r5, [sp, #32]
 8000b42:	468e      	mov	lr, r1
 8000b44:	4604      	mov	r4, r0
 8000b46:	4688      	mov	r8, r1
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d14a      	bne.n	8000be2 <__udivmoddi4+0xa6>
 8000b4c:	428a      	cmp	r2, r1
 8000b4e:	4617      	mov	r7, r2
 8000b50:	d962      	bls.n	8000c18 <__udivmoddi4+0xdc>
 8000b52:	fab2 f682 	clz	r6, r2
 8000b56:	b14e      	cbz	r6, 8000b6c <__udivmoddi4+0x30>
 8000b58:	f1c6 0320 	rsb	r3, r6, #32
 8000b5c:	fa01 f806 	lsl.w	r8, r1, r6
 8000b60:	fa20 f303 	lsr.w	r3, r0, r3
 8000b64:	40b7      	lsls	r7, r6
 8000b66:	ea43 0808 	orr.w	r8, r3, r8
 8000b6a:	40b4      	lsls	r4, r6
 8000b6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b70:	fa1f fc87 	uxth.w	ip, r7
 8000b74:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b78:	0c23      	lsrs	r3, r4, #16
 8000b7a:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b7e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b82:	fb01 f20c 	mul.w	r2, r1, ip
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d909      	bls.n	8000b9e <__udivmoddi4+0x62>
 8000b8a:	18fb      	adds	r3, r7, r3
 8000b8c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000b90:	f080 80ea 	bcs.w	8000d68 <__udivmoddi4+0x22c>
 8000b94:	429a      	cmp	r2, r3
 8000b96:	f240 80e7 	bls.w	8000d68 <__udivmoddi4+0x22c>
 8000b9a:	3902      	subs	r1, #2
 8000b9c:	443b      	add	r3, r7
 8000b9e:	1a9a      	subs	r2, r3, r2
 8000ba0:	b2a3      	uxth	r3, r4
 8000ba2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ba6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000baa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000bae:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb2:	459c      	cmp	ip, r3
 8000bb4:	d909      	bls.n	8000bca <__udivmoddi4+0x8e>
 8000bb6:	18fb      	adds	r3, r7, r3
 8000bb8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000bbc:	f080 80d6 	bcs.w	8000d6c <__udivmoddi4+0x230>
 8000bc0:	459c      	cmp	ip, r3
 8000bc2:	f240 80d3 	bls.w	8000d6c <__udivmoddi4+0x230>
 8000bc6:	443b      	add	r3, r7
 8000bc8:	3802      	subs	r0, #2
 8000bca:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000bce:	eba3 030c 	sub.w	r3, r3, ip
 8000bd2:	2100      	movs	r1, #0
 8000bd4:	b11d      	cbz	r5, 8000bde <__udivmoddi4+0xa2>
 8000bd6:	40f3      	lsrs	r3, r6
 8000bd8:	2200      	movs	r2, #0
 8000bda:	e9c5 3200 	strd	r3, r2, [r5]
 8000bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d905      	bls.n	8000bf2 <__udivmoddi4+0xb6>
 8000be6:	b10d      	cbz	r5, 8000bec <__udivmoddi4+0xb0>
 8000be8:	e9c5 0100 	strd	r0, r1, [r5]
 8000bec:	2100      	movs	r1, #0
 8000bee:	4608      	mov	r0, r1
 8000bf0:	e7f5      	b.n	8000bde <__udivmoddi4+0xa2>
 8000bf2:	fab3 f183 	clz	r1, r3
 8000bf6:	2900      	cmp	r1, #0
 8000bf8:	d146      	bne.n	8000c88 <__udivmoddi4+0x14c>
 8000bfa:	4573      	cmp	r3, lr
 8000bfc:	d302      	bcc.n	8000c04 <__udivmoddi4+0xc8>
 8000bfe:	4282      	cmp	r2, r0
 8000c00:	f200 8105 	bhi.w	8000e0e <__udivmoddi4+0x2d2>
 8000c04:	1a84      	subs	r4, r0, r2
 8000c06:	eb6e 0203 	sbc.w	r2, lr, r3
 8000c0a:	2001      	movs	r0, #1
 8000c0c:	4690      	mov	r8, r2
 8000c0e:	2d00      	cmp	r5, #0
 8000c10:	d0e5      	beq.n	8000bde <__udivmoddi4+0xa2>
 8000c12:	e9c5 4800 	strd	r4, r8, [r5]
 8000c16:	e7e2      	b.n	8000bde <__udivmoddi4+0xa2>
 8000c18:	2a00      	cmp	r2, #0
 8000c1a:	f000 8090 	beq.w	8000d3e <__udivmoddi4+0x202>
 8000c1e:	fab2 f682 	clz	r6, r2
 8000c22:	2e00      	cmp	r6, #0
 8000c24:	f040 80a4 	bne.w	8000d70 <__udivmoddi4+0x234>
 8000c28:	1a8a      	subs	r2, r1, r2
 8000c2a:	0c03      	lsrs	r3, r0, #16
 8000c2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c30:	b280      	uxth	r0, r0
 8000c32:	b2bc      	uxth	r4, r7
 8000c34:	2101      	movs	r1, #1
 8000c36:	fbb2 fcfe 	udiv	ip, r2, lr
 8000c3a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c42:	fb04 f20c 	mul.w	r2, r4, ip
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d907      	bls.n	8000c5a <__udivmoddi4+0x11e>
 8000c4a:	18fb      	adds	r3, r7, r3
 8000c4c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000c50:	d202      	bcs.n	8000c58 <__udivmoddi4+0x11c>
 8000c52:	429a      	cmp	r2, r3
 8000c54:	f200 80e0 	bhi.w	8000e18 <__udivmoddi4+0x2dc>
 8000c58:	46c4      	mov	ip, r8
 8000c5a:	1a9b      	subs	r3, r3, r2
 8000c5c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c60:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c64:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c68:	fb02 f404 	mul.w	r4, r2, r4
 8000c6c:	429c      	cmp	r4, r3
 8000c6e:	d907      	bls.n	8000c80 <__udivmoddi4+0x144>
 8000c70:	18fb      	adds	r3, r7, r3
 8000c72:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000c76:	d202      	bcs.n	8000c7e <__udivmoddi4+0x142>
 8000c78:	429c      	cmp	r4, r3
 8000c7a:	f200 80ca 	bhi.w	8000e12 <__udivmoddi4+0x2d6>
 8000c7e:	4602      	mov	r2, r0
 8000c80:	1b1b      	subs	r3, r3, r4
 8000c82:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c86:	e7a5      	b.n	8000bd4 <__udivmoddi4+0x98>
 8000c88:	f1c1 0620 	rsb	r6, r1, #32
 8000c8c:	408b      	lsls	r3, r1
 8000c8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000c92:	431f      	orrs	r7, r3
 8000c94:	fa0e f401 	lsl.w	r4, lr, r1
 8000c98:	fa20 f306 	lsr.w	r3, r0, r6
 8000c9c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ca0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ca4:	4323      	orrs	r3, r4
 8000ca6:	fa00 f801 	lsl.w	r8, r0, r1
 8000caa:	fa1f fc87 	uxth.w	ip, r7
 8000cae:	fbbe f0f9 	udiv	r0, lr, r9
 8000cb2:	0c1c      	lsrs	r4, r3, #16
 8000cb4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000cb8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000cbc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000cc0:	45a6      	cmp	lr, r4
 8000cc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000cc6:	d909      	bls.n	8000cdc <__udivmoddi4+0x1a0>
 8000cc8:	193c      	adds	r4, r7, r4
 8000cca:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000cce:	f080 809c 	bcs.w	8000e0a <__udivmoddi4+0x2ce>
 8000cd2:	45a6      	cmp	lr, r4
 8000cd4:	f240 8099 	bls.w	8000e0a <__udivmoddi4+0x2ce>
 8000cd8:	3802      	subs	r0, #2
 8000cda:	443c      	add	r4, r7
 8000cdc:	eba4 040e 	sub.w	r4, r4, lr
 8000ce0:	fa1f fe83 	uxth.w	lr, r3
 8000ce4:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ce8:	fb09 4413 	mls	r4, r9, r3, r4
 8000cec:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cf0:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cf4:	45a4      	cmp	ip, r4
 8000cf6:	d908      	bls.n	8000d0a <__udivmoddi4+0x1ce>
 8000cf8:	193c      	adds	r4, r7, r4
 8000cfa:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000cfe:	f080 8082 	bcs.w	8000e06 <__udivmoddi4+0x2ca>
 8000d02:	45a4      	cmp	ip, r4
 8000d04:	d97f      	bls.n	8000e06 <__udivmoddi4+0x2ca>
 8000d06:	3b02      	subs	r3, #2
 8000d08:	443c      	add	r4, r7
 8000d0a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000d0e:	eba4 040c 	sub.w	r4, r4, ip
 8000d12:	fba0 ec02 	umull	lr, ip, r0, r2
 8000d16:	4564      	cmp	r4, ip
 8000d18:	4673      	mov	r3, lr
 8000d1a:	46e1      	mov	r9, ip
 8000d1c:	d362      	bcc.n	8000de4 <__udivmoddi4+0x2a8>
 8000d1e:	d05f      	beq.n	8000de0 <__udivmoddi4+0x2a4>
 8000d20:	b15d      	cbz	r5, 8000d3a <__udivmoddi4+0x1fe>
 8000d22:	ebb8 0203 	subs.w	r2, r8, r3
 8000d26:	eb64 0409 	sbc.w	r4, r4, r9
 8000d2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d2e:	fa22 f301 	lsr.w	r3, r2, r1
 8000d32:	431e      	orrs	r6, r3
 8000d34:	40cc      	lsrs	r4, r1
 8000d36:	e9c5 6400 	strd	r6, r4, [r5]
 8000d3a:	2100      	movs	r1, #0
 8000d3c:	e74f      	b.n	8000bde <__udivmoddi4+0xa2>
 8000d3e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d42:	0c01      	lsrs	r1, r0, #16
 8000d44:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d48:	b280      	uxth	r0, r0
 8000d4a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d4e:	463b      	mov	r3, r7
 8000d50:	4638      	mov	r0, r7
 8000d52:	463c      	mov	r4, r7
 8000d54:	46b8      	mov	r8, r7
 8000d56:	46be      	mov	lr, r7
 8000d58:	2620      	movs	r6, #32
 8000d5a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d5e:	eba2 0208 	sub.w	r2, r2, r8
 8000d62:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d66:	e766      	b.n	8000c36 <__udivmoddi4+0xfa>
 8000d68:	4601      	mov	r1, r0
 8000d6a:	e718      	b.n	8000b9e <__udivmoddi4+0x62>
 8000d6c:	4610      	mov	r0, r2
 8000d6e:	e72c      	b.n	8000bca <__udivmoddi4+0x8e>
 8000d70:	f1c6 0220 	rsb	r2, r6, #32
 8000d74:	fa2e f302 	lsr.w	r3, lr, r2
 8000d78:	40b7      	lsls	r7, r6
 8000d7a:	40b1      	lsls	r1, r6
 8000d7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d80:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d84:	430a      	orrs	r2, r1
 8000d86:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d8a:	b2bc      	uxth	r4, r7
 8000d8c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d90:	0c11      	lsrs	r1, r2, #16
 8000d92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d96:	fb08 f904 	mul.w	r9, r8, r4
 8000d9a:	40b0      	lsls	r0, r6
 8000d9c:	4589      	cmp	r9, r1
 8000d9e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000da2:	b280      	uxth	r0, r0
 8000da4:	d93e      	bls.n	8000e24 <__udivmoddi4+0x2e8>
 8000da6:	1879      	adds	r1, r7, r1
 8000da8:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000dac:	d201      	bcs.n	8000db2 <__udivmoddi4+0x276>
 8000dae:	4589      	cmp	r9, r1
 8000db0:	d81f      	bhi.n	8000df2 <__udivmoddi4+0x2b6>
 8000db2:	eba1 0109 	sub.w	r1, r1, r9
 8000db6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dba:	fb09 f804 	mul.w	r8, r9, r4
 8000dbe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dc2:	b292      	uxth	r2, r2
 8000dc4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000dc8:	4542      	cmp	r2, r8
 8000dca:	d229      	bcs.n	8000e20 <__udivmoddi4+0x2e4>
 8000dcc:	18ba      	adds	r2, r7, r2
 8000dce:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000dd2:	d2c4      	bcs.n	8000d5e <__udivmoddi4+0x222>
 8000dd4:	4542      	cmp	r2, r8
 8000dd6:	d2c2      	bcs.n	8000d5e <__udivmoddi4+0x222>
 8000dd8:	f1a9 0102 	sub.w	r1, r9, #2
 8000ddc:	443a      	add	r2, r7
 8000dde:	e7be      	b.n	8000d5e <__udivmoddi4+0x222>
 8000de0:	45f0      	cmp	r8, lr
 8000de2:	d29d      	bcs.n	8000d20 <__udivmoddi4+0x1e4>
 8000de4:	ebbe 0302 	subs.w	r3, lr, r2
 8000de8:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000dec:	3801      	subs	r0, #1
 8000dee:	46e1      	mov	r9, ip
 8000df0:	e796      	b.n	8000d20 <__udivmoddi4+0x1e4>
 8000df2:	eba7 0909 	sub.w	r9, r7, r9
 8000df6:	4449      	add	r1, r9
 8000df8:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dfc:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e00:	fb09 f804 	mul.w	r8, r9, r4
 8000e04:	e7db      	b.n	8000dbe <__udivmoddi4+0x282>
 8000e06:	4673      	mov	r3, lr
 8000e08:	e77f      	b.n	8000d0a <__udivmoddi4+0x1ce>
 8000e0a:	4650      	mov	r0, sl
 8000e0c:	e766      	b.n	8000cdc <__udivmoddi4+0x1a0>
 8000e0e:	4608      	mov	r0, r1
 8000e10:	e6fd      	b.n	8000c0e <__udivmoddi4+0xd2>
 8000e12:	443b      	add	r3, r7
 8000e14:	3a02      	subs	r2, #2
 8000e16:	e733      	b.n	8000c80 <__udivmoddi4+0x144>
 8000e18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e1c:	443b      	add	r3, r7
 8000e1e:	e71c      	b.n	8000c5a <__udivmoddi4+0x11e>
 8000e20:	4649      	mov	r1, r9
 8000e22:	e79c      	b.n	8000d5e <__udivmoddi4+0x222>
 8000e24:	eba1 0109 	sub.w	r1, r1, r9
 8000e28:	46c4      	mov	ip, r8
 8000e2a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e2e:	fb09 f804 	mul.w	r8, r9, r4
 8000e32:	e7c4      	b.n	8000dbe <__udivmoddi4+0x282>

08000e34 <__aeabi_idiv0>:
 8000e34:	4770      	bx	lr
 8000e36:	bf00      	nop

08000e38 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB6   ------> S_TIM8_ETR
*/
void MX_GPIO_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08a      	sub	sp, #40	@ 0x28
 8000e3c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e3e:	f107 0314 	add.w	r3, r7, #20
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e4e:	4b37      	ldr	r3, [pc, #220]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e52:	4a36      	ldr	r2, [pc, #216]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e54:	f043 0304 	orr.w	r3, r3, #4
 8000e58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e5a:	4b34      	ldr	r3, [pc, #208]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5e:	f003 0304 	and.w	r3, r3, #4
 8000e62:	613b      	str	r3, [r7, #16]
 8000e64:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e66:	4b31      	ldr	r3, [pc, #196]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e6a:	4a30      	ldr	r2, [pc, #192]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e6c:	f043 0320 	orr.w	r3, r3, #32
 8000e70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e72:	4b2e      	ldr	r3, [pc, #184]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e76:	f003 0320 	and.w	r3, r3, #32
 8000e7a:	60fb      	str	r3, [r7, #12]
 8000e7c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e82:	4a2a      	ldr	r2, [pc, #168]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e84:	f043 0301 	orr.w	r3, r3, #1
 8000e88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e8a:	4b28      	ldr	r3, [pc, #160]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e96:	4b25      	ldr	r3, [pc, #148]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e9a:	4a24      	ldr	r2, [pc, #144]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000e9c:	f043 0302 	orr.w	r3, r3, #2
 8000ea0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ea2:	4b22      	ldr	r3, [pc, #136]	@ (8000f2c <MX_GPIO_Init+0xf4>)
 8000ea4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ea6:	f003 0302 	and.w	r3, r3, #2
 8000eaa:	607b      	str	r3, [r7, #4]
 8000eac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000eae:	2200      	movs	r2, #0
 8000eb0:	2120      	movs	r1, #32
 8000eb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eb6:	f000 fef5 	bl	8001ca4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000eba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ebe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ec0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ec4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	4619      	mov	r1, r3
 8000ed0:	4817      	ldr	r0, [pc, #92]	@ (8000f30 <MX_GPIO_Init+0xf8>)
 8000ed2:	f000 fd65 	bl	80019a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000ed6:	2320      	movs	r3, #32
 8000ed8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eda:	2301      	movs	r3, #1
 8000edc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ede:	2300      	movs	r3, #0
 8000ee0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000ee6:	f107 0314 	add.w	r3, r7, #20
 8000eea:	4619      	mov	r1, r3
 8000eec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ef0:	f000 fd56 	bl	80019a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ef4:	2340      	movs	r3, #64	@ 0x40
 8000ef6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef8:	2302      	movs	r3, #2
 8000efa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_TIM8;
 8000f04:	2306      	movs	r3, #6
 8000f06:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4809      	ldr	r0, [pc, #36]	@ (8000f34 <MX_GPIO_Init+0xfc>)
 8000f10:	f000 fd46 	bl	80019a0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f14:	2200      	movs	r2, #0
 8000f16:	2100      	movs	r1, #0
 8000f18:	2028      	movs	r0, #40	@ 0x28
 8000f1a:	f000 fd0c 	bl	8001936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f1e:	2028      	movs	r0, #40	@ 0x28
 8000f20:	f000 fd23 	bl	800196a <HAL_NVIC_EnableIRQ>

}
 8000f24:	bf00      	nop
 8000f26:	3728      	adds	r7, #40	@ 0x28
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40021000 	.word	0x40021000
 8000f30:	48000800 	.word	0x48000800
 8000f34:	48000400 	.word	0x48000400

08000f38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3c:	f000 fbaf 	bl	800169e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f40:	f000 f840 	bl	8000fc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f44:	f7ff ff78 	bl	8000e38 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8000f48:	f000 fade 	bl	8001508 <MX_LPUART1_UART_Init>
  MX_TIM3_Init();
 8000f4c:	f000 fa26 	bl	800139c <MX_TIM3_Init>
  MX_TIM1_Init();
 8000f50:	f000 f9d0 	bl	80012f4 <MX_TIM1_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000f54:	f000 f881 	bl	800105a <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8000f58:	213c      	movs	r1, #60	@ 0x3c
 8000f5a:	4813      	ldr	r0, [pc, #76]	@ (8000fa8 <main+0x70>)
 8000f5c:	f002 f884 	bl	8003068 <HAL_TIM_Encoder_Start>
  HAL_TIM_Base_Start_IT(&htim1);
 8000f60:	4812      	ldr	r0, [pc, #72]	@ (8000fac <main+0x74>)
 8000f62:	f001 ff63 	bl	8002e2c <HAL_TIM_Base_Start_IT>
	  sprintf(Message, "Value = %d\n", Value);
	  HAL_UART_Transmit(&hlpuart1, (uint8_t *) Message, strlen(Message), HAL_MAX_DELAY);
	  }
	  */

	  if(FlagCallback == 1)
 8000f66:	4b12      	ldr	r3, [pc, #72]	@ (8000fb0 <main+0x78>)
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d1fb      	bne.n	8000f66 <main+0x2e>
	  {
		  FlagCallback = 0;
 8000f6e:	4b10      	ldr	r3, [pc, #64]	@ (8000fb0 <main+0x78>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	701a      	strb	r2, [r3, #0]

		  sprintf(Message, "Predkosc = %d\n", (int16_t)AngularVelocity);
 8000f74:	4b0f      	ldr	r3, [pc, #60]	@ (8000fb4 <main+0x7c>)
 8000f76:	edd3 7a00 	vldr	s15, [r3]
 8000f7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000f7e:	ee17 3a90 	vmov	r3, s15
 8000f82:	b21b      	sxth	r3, r3
 8000f84:	461a      	mov	r2, r3
 8000f86:	490c      	ldr	r1, [pc, #48]	@ (8000fb8 <main+0x80>)
 8000f88:	480c      	ldr	r0, [pc, #48]	@ (8000fbc <main+0x84>)
 8000f8a:	f003 fcd7 	bl	800493c <siprintf>
		  HAL_UART_Transmit(&hlpuart1, (uint8_t *) Message, strlen(Message), HAL_MAX_DELAY);
 8000f8e:	480b      	ldr	r0, [pc, #44]	@ (8000fbc <main+0x84>)
 8000f90:	f7ff f946 	bl	8000220 <strlen>
 8000f94:	4603      	mov	r3, r0
 8000f96:	b29a      	uxth	r2, r3
 8000f98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000f9c:	4907      	ldr	r1, [pc, #28]	@ (8000fbc <main+0x84>)
 8000f9e:	4808      	ldr	r0, [pc, #32]	@ (8000fc0 <main+0x88>)
 8000fa0:	f002 fe20 	bl	8003be4 <HAL_UART_Transmit>
	  if(FlagCallback == 1)
 8000fa4:	e7df      	b.n	8000f66 <main+0x2e>
 8000fa6:	bf00      	nop
 8000fa8:	20000158 	.word	0x20000158
 8000fac:	2000010c 	.word	0x2000010c
 8000fb0:	20000104 	.word	0x20000104
 8000fb4:	20000100 	.word	0x20000100
 8000fb8:	08005294 	.word	0x08005294
 8000fbc:	2000007c 	.word	0x2000007c
 8000fc0:	200001a4 	.word	0x200001a4

08000fc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b094      	sub	sp, #80	@ 0x50
 8000fc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fca:	f107 0318 	add.w	r3, r7, #24
 8000fce:	2238      	movs	r2, #56	@ 0x38
 8000fd0:	2100      	movs	r1, #0
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f003 fcd4 	bl	8004980 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fd8:	1d3b      	adds	r3, r7, #4
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	605a      	str	r2, [r3, #4]
 8000fe0:	609a      	str	r2, [r3, #8]
 8000fe2:	60da      	str	r2, [r3, #12]
 8000fe4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 fe98 	bl	8001d1c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000fec:	2302      	movs	r3, #2
 8000fee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ff0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ff6:	2340      	movs	r3, #64	@ 0x40
 8000ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ffe:	2302      	movs	r3, #2
 8001000:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001002:	2304      	movs	r3, #4
 8001004:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001006:	2355      	movs	r3, #85	@ 0x55
 8001008:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800100a:	2302      	movs	r3, #2
 800100c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800100e:	2302      	movs	r3, #2
 8001010:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001012:	2302      	movs	r3, #2
 8001014:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001016:	f107 0318 	add.w	r3, r7, #24
 800101a:	4618      	mov	r0, r3
 800101c:	f000 ff32 	bl	8001e84 <HAL_RCC_OscConfig>
 8001020:	4603      	mov	r3, r0
 8001022:	2b00      	cmp	r3, #0
 8001024:	d001      	beq.n	800102a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001026:	f000 f8b1 	bl	800118c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800102a:	230f      	movs	r3, #15
 800102c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102e:	2303      	movs	r3, #3
 8001030:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	2104      	movs	r1, #4
 8001042:	4618      	mov	r0, r3
 8001044:	f001 fa30 	bl	80024a8 <HAL_RCC_ClockConfig>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800104e:	f000 f89d 	bl	800118c <Error_Handler>
  }
}
 8001052:	bf00      	nop
 8001054:	3750      	adds	r7, #80	@ 0x50
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	af00      	add	r7, sp, #0
  /* TIM1_UP_TIM16_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800105e:	2200      	movs	r2, #0
 8001060:	2100      	movs	r1, #0
 8001062:	2019      	movs	r0, #25
 8001064:	f000 fc67 	bl	8001936 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001068:	2019      	movs	r0, #25
 800106a:	f000 fc7e 	bl	800196a <HAL_NVIC_EnableIRQ>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
	FlagCallback = 1;
 800107c:	4b06      	ldr	r3, [pc, #24]	@ (8001098 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800107e:	2201      	movs	r2, #1
 8001080:	701a      	strb	r2, [r3, #0]
	AngularVelocity = Encoder_Angular_Velocity();
 8001082:	f000 f80d 	bl	80010a0 <Encoder_Angular_Velocity>
 8001086:	eef0 7a40 	vmov.f32	s15, s0
 800108a:	4b04      	ldr	r3, [pc, #16]	@ (800109c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800108c:	edc3 7a00 	vstr	s15, [r3]
}
 8001090:	bf00      	nop
 8001092:	3708      	adds	r7, #8
 8001094:	46bd      	mov	sp, r7
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000104 	.word	0x20000104
 800109c:	20000100 	.word	0x20000100

080010a0 <Encoder_Angular_Velocity>:
float Encoder_Angular_Velocity(void)
{
 80010a0:	b5b0      	push	{r4, r5, r7, lr}
 80010a2:	b084      	sub	sp, #16
 80010a4:	af00      	add	r7, sp, #0
	int16_t CurrentValue =  __HAL_TIM_GetCounter(&htim3);
 80010a6:	4b34      	ldr	r3, [pc, #208]	@ (8001178 <Encoder_Angular_Velocity+0xd8>)
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010ac:	81bb      	strh	r3, [r7, #12]
	static int16_t LastValue = 0;

	int16_t Delta = CurrentValue - LastValue;
 80010ae:	89ba      	ldrh	r2, [r7, #12]
 80010b0:	4b32      	ldr	r3, [pc, #200]	@ (800117c <Encoder_Angular_Velocity+0xdc>)
 80010b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	1ad3      	subs	r3, r2, r3
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	81fb      	strh	r3, [r7, #14]
	if(Delta >= EncoderResolution/2)
 80010be:	4b30      	ldr	r3, [pc, #192]	@ (8001180 <Encoder_Angular_Velocity+0xe0>)
 80010c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010c4:	0fda      	lsrs	r2, r3, #31
 80010c6:	4413      	add	r3, r2
 80010c8:	105b      	asrs	r3, r3, #1
 80010ca:	b21b      	sxth	r3, r3
 80010cc:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80010d0:	429a      	cmp	r2, r3
 80010d2:	db08      	blt.n	80010e6 <Encoder_Angular_Velocity+0x46>
	{
		Delta -=  EncoderResolution;
 80010d4:	89fa      	ldrh	r2, [r7, #14]
 80010d6:	4b2a      	ldr	r3, [pc, #168]	@ (8001180 <Encoder_Angular_Velocity+0xe0>)
 80010d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010dc:	b29b      	uxth	r3, r3
 80010de:	1ad3      	subs	r3, r2, r3
 80010e0:	b29b      	uxth	r3, r3
 80010e2:	81fb      	strh	r3, [r7, #14]
 80010e4:	e012      	b.n	800110c <Encoder_Angular_Velocity+0x6c>
	}
	else if(Delta <= EncoderResolution/2)
 80010e6:	4b26      	ldr	r3, [pc, #152]	@ (8001180 <Encoder_Angular_Velocity+0xe0>)
 80010e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010ec:	0fda      	lsrs	r2, r3, #31
 80010ee:	4413      	add	r3, r2
 80010f0:	105b      	asrs	r3, r3, #1
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80010f8:	429a      	cmp	r2, r3
 80010fa:	dc07      	bgt.n	800110c <Encoder_Angular_Velocity+0x6c>
	{
		Delta += EncoderResolution;
 80010fc:	89fa      	ldrh	r2, [r7, #14]
 80010fe:	4b20      	ldr	r3, [pc, #128]	@ (8001180 <Encoder_Angular_Velocity+0xe0>)
 8001100:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001104:	b29b      	uxth	r3, r3
 8001106:	4413      	add	r3, r2
 8001108:	b29b      	uxth	r3, r3
 800110a:	81fb      	strh	r3, [r7, #14]
	}

	float Angle = (360.0 * Delta)/EncoderResolution;
 800110c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff fa2f 	bl	8000574 <__aeabi_i2d>
 8001116:	f04f 0200 	mov.w	r2, #0
 800111a:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <Encoder_Angular_Velocity+0xe4>)
 800111c:	f7ff fa94 	bl	8000648 <__aeabi_dmul>
 8001120:	4602      	mov	r2, r0
 8001122:	460b      	mov	r3, r1
 8001124:	4614      	mov	r4, r2
 8001126:	461d      	mov	r5, r3
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <Encoder_Angular_Velocity+0xe0>)
 800112a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800112e:	4618      	mov	r0, r3
 8001130:	f7ff fa20 	bl	8000574 <__aeabi_i2d>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4620      	mov	r0, r4
 800113a:	4629      	mov	r1, r5
 800113c:	f7ff fbae 	bl	800089c <__aeabi_ddiv>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4610      	mov	r0, r2
 8001146:	4619      	mov	r1, r3
 8001148:	f7ff fc90 	bl	8000a6c <__aeabi_d2f>
 800114c:	4603      	mov	r3, r0
 800114e:	60bb      	str	r3, [r7, #8]
	float AngularVelocity = Angle / SampleTime;
 8001150:	4b0d      	ldr	r3, [pc, #52]	@ (8001188 <Encoder_Angular_Velocity+0xe8>)
 8001152:	ed93 7a00 	vldr	s14, [r3]
 8001156:	edd7 6a02 	vldr	s13, [r7, #8]
 800115a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800115e:	edc7 7a01 	vstr	s15, [r7, #4]
	LastValue = CurrentValue;
 8001162:	4a06      	ldr	r2, [pc, #24]	@ (800117c <Encoder_Angular_Velocity+0xdc>)
 8001164:	89bb      	ldrh	r3, [r7, #12]
 8001166:	8013      	strh	r3, [r2, #0]

	return AngularVelocity;
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	ee07 3a90 	vmov	s15, r3
}
 800116e:	eeb0 0a67 	vmov.f32	s0, s15
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bdb0      	pop	{r4, r5, r7, pc}
 8001178:	20000158 	.word	0x20000158
 800117c:	20000106 	.word	0x20000106
 8001180:	200000fc 	.word	0x200000fc
 8001184:	40768000 	.word	0x40768000
 8001188:	20000000 	.word	0x20000000

0800118c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001190:	b672      	cpsid	i
}
 8001192:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001194:	bf00      	nop
 8001196:	e7fd      	b.n	8001194 <Error_Handler+0x8>

08001198 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	b082      	sub	sp, #8
 800119c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800119e:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <HAL_MspInit+0x44>)
 80011a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011a2:	4a0e      	ldr	r2, [pc, #56]	@ (80011dc <HAL_MspInit+0x44>)
 80011a4:	f043 0301 	orr.w	r3, r3, #1
 80011a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80011aa:	4b0c      	ldr	r3, [pc, #48]	@ (80011dc <HAL_MspInit+0x44>)
 80011ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80011ae:	f003 0301 	and.w	r3, r3, #1
 80011b2:	607b      	str	r3, [r7, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011b6:	4b09      	ldr	r3, [pc, #36]	@ (80011dc <HAL_MspInit+0x44>)
 80011b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011ba:	4a08      	ldr	r2, [pc, #32]	@ (80011dc <HAL_MspInit+0x44>)
 80011bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80011c2:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_MspInit+0x44>)
 80011c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80011ce:	f000 fe49 	bl	8001e64 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011d2:	bf00      	nop
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
 80011da:	bf00      	nop
 80011dc:	40021000 	.word	0x40021000

080011e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011e4:	bf00      	nop
 80011e6:	e7fd      	b.n	80011e4 <NMI_Handler+0x4>

080011e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011ec:	bf00      	nop
 80011ee:	e7fd      	b.n	80011ec <HardFault_Handler+0x4>

080011f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011f4:	bf00      	nop
 80011f6:	e7fd      	b.n	80011f4 <MemManage_Handler+0x4>

080011f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <BusFault_Handler+0x4>

08001200 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <UsageFault_Handler+0x4>

08001208 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800120c:	bf00      	nop
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr

08001216 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001216:	b480      	push	{r7}
 8001218:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800121a:	bf00      	nop
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001228:	bf00      	nop
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001232:	b580      	push	{r7, lr}
 8001234:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001236:	f000 fa85 	bl	8001744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
	...

08001240 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001244:	4802      	ldr	r0, [pc, #8]	@ (8001250 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001246:	f001 ff9d 	bl	8003184 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800124a:	bf00      	nop
 800124c:	bd80      	pop	{r7, pc}
 800124e:	bf00      	nop
 8001250:	2000010c 	.word	0x2000010c

08001254 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001258:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800125c:	f000 fd3a 	bl	8001cd4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}

08001264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800126c:	4a14      	ldr	r2, [pc, #80]	@ (80012c0 <_sbrk+0x5c>)
 800126e:	4b15      	ldr	r3, [pc, #84]	@ (80012c4 <_sbrk+0x60>)
 8001270:	1ad3      	subs	r3, r2, r3
 8001272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001278:	4b13      	ldr	r3, [pc, #76]	@ (80012c8 <_sbrk+0x64>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	2b00      	cmp	r3, #0
 800127e:	d102      	bne.n	8001286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001280:	4b11      	ldr	r3, [pc, #68]	@ (80012c8 <_sbrk+0x64>)
 8001282:	4a12      	ldr	r2, [pc, #72]	@ (80012cc <_sbrk+0x68>)
 8001284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001286:	4b10      	ldr	r3, [pc, #64]	@ (80012c8 <_sbrk+0x64>)
 8001288:	681a      	ldr	r2, [r3, #0]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	4413      	add	r3, r2
 800128e:	693a      	ldr	r2, [r7, #16]
 8001290:	429a      	cmp	r2, r3
 8001292:	d207      	bcs.n	80012a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001294:	f003 fb7c 	bl	8004990 <__errno>
 8001298:	4603      	mov	r3, r0
 800129a:	220c      	movs	r2, #12
 800129c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800129e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80012a2:	e009      	b.n	80012b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a4:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <_sbrk+0x64>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012aa:	4b07      	ldr	r3, [pc, #28]	@ (80012c8 <_sbrk+0x64>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	4413      	add	r3, r2
 80012b2:	4a05      	ldr	r2, [pc, #20]	@ (80012c8 <_sbrk+0x64>)
 80012b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012b6:	68fb      	ldr	r3, [r7, #12]
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3718      	adds	r7, #24
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20020000 	.word	0x20020000
 80012c4:	00000400 	.word	0x00000400
 80012c8:	20000108 	.word	0x20000108
 80012cc:	20000388 	.word	0x20000388

080012d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80012d4:	4b06      	ldr	r3, [pc, #24]	@ (80012f0 <SystemInit+0x20>)
 80012d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80012da:	4a05      	ldr	r2, [pc, #20]	@ (80012f0 <SystemInit+0x20>)
 80012dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80012e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012e4:	bf00      	nop
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	e000ed00 	.word	0xe000ed00

080012f4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b088      	sub	sp, #32
 80012f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012fa:	f107 0310 	add.w	r3, r7, #16
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001308:	1d3b      	adds	r3, r7, #4
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	605a      	str	r2, [r3, #4]
 8001310:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001312:	4b20      	ldr	r3, [pc, #128]	@ (8001394 <MX_TIM1_Init+0xa0>)
 8001314:	4a20      	ldr	r2, [pc, #128]	@ (8001398 <MX_TIM1_Init+0xa4>)
 8001316:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8001318:	4b1e      	ldr	r3, [pc, #120]	@ (8001394 <MX_TIM1_Init+0xa0>)
 800131a:	22a9      	movs	r2, #169	@ 0xa9
 800131c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800131e:	4b1d      	ldr	r3, [pc, #116]	@ (8001394 <MX_TIM1_Init+0xa0>)
 8001320:	2200      	movs	r2, #0
 8001322:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8001324:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <MX_TIM1_Init+0xa0>)
 8001326:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800132a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800132c:	4b19      	ldr	r3, [pc, #100]	@ (8001394 <MX_TIM1_Init+0xa0>)
 800132e:	2200      	movs	r2, #0
 8001330:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001332:	4b18      	ldr	r3, [pc, #96]	@ (8001394 <MX_TIM1_Init+0xa0>)
 8001334:	2200      	movs	r2, #0
 8001336:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001338:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <MX_TIM1_Init+0xa0>)
 800133a:	2200      	movs	r2, #0
 800133c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800133e:	4815      	ldr	r0, [pc, #84]	@ (8001394 <MX_TIM1_Init+0xa0>)
 8001340:	f001 fd1c 	bl	8002d7c <HAL_TIM_Base_Init>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800134a:	f7ff ff1f 	bl	800118c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800134e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001352:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001354:	f107 0310 	add.w	r3, r7, #16
 8001358:	4619      	mov	r1, r3
 800135a:	480e      	ldr	r0, [pc, #56]	@ (8001394 <MX_TIM1_Init+0xa0>)
 800135c:	f002 f862 	bl	8003424 <HAL_TIM_ConfigClockSource>
 8001360:	4603      	mov	r3, r0
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001366:	f7ff ff11 	bl	800118c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800136a:	2300      	movs	r3, #0
 800136c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800136e:	2300      	movs	r3, #0
 8001370:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001372:	2300      	movs	r3, #0
 8001374:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	4619      	mov	r1, r3
 800137a:	4806      	ldr	r0, [pc, #24]	@ (8001394 <MX_TIM1_Init+0xa0>)
 800137c:	f002 fb06 	bl	800398c <HAL_TIMEx_MasterConfigSynchronization>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001386:	f7ff ff01 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	3720      	adds	r7, #32
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	2000010c 	.word	0x2000010c
 8001398:	40012c00 	.word	0x40012c00

0800139c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	@ 0x30
 80013a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80013a2:	f107 030c 	add.w	r3, r7, #12
 80013a6:	2224      	movs	r2, #36	@ 0x24
 80013a8:	2100      	movs	r1, #0
 80013aa:	4618      	mov	r0, r3
 80013ac:	f003 fae8 	bl	8004980 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013b0:	463b      	mov	r3, r7
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013ba:	4b20      	ldr	r3, [pc, #128]	@ (800143c <MX_TIM3_Init+0xa0>)
 80013bc:	4a20      	ldr	r2, [pc, #128]	@ (8001440 <MX_TIM3_Init+0xa4>)
 80013be:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80013c0:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <MX_TIM3_Init+0xa0>)
 80013c2:	2200      	movs	r2, #0
 80013c4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013c6:	4b1d      	ldr	r3, [pc, #116]	@ (800143c <MX_TIM3_Init+0xa0>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 79;
 80013cc:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <MX_TIM3_Init+0xa0>)
 80013ce:	224f      	movs	r2, #79	@ 0x4f
 80013d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013d2:	4b1a      	ldr	r3, [pc, #104]	@ (800143c <MX_TIM3_Init+0xa0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013d8:	4b18      	ldr	r3, [pc, #96]	@ (800143c <MX_TIM3_Init+0xa0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80013de:	2303      	movs	r3, #3
 80013e0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80013e2:	2300      	movs	r3, #0
 80013e4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80013e6:	2301      	movs	r3, #1
 80013e8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80013ea:	2300      	movs	r3, #0
 80013ec:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80013ee:	230a      	movs	r3, #10
 80013f0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80013f2:	2300      	movs	r3, #0
 80013f4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80013f6:	2301      	movs	r3, #1
 80013f8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80013fa:	2300      	movs	r3, #0
 80013fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80013fe:	230a      	movs	r3, #10
 8001400:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001402:	f107 030c 	add.w	r3, r7, #12
 8001406:	4619      	mov	r1, r3
 8001408:	480c      	ldr	r0, [pc, #48]	@ (800143c <MX_TIM3_Init+0xa0>)
 800140a:	f001 fd87 	bl	8002f1c <HAL_TIM_Encoder_Init>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001414:	f7ff feba 	bl	800118c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001418:	2300      	movs	r3, #0
 800141a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800141c:	2300      	movs	r3, #0
 800141e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001420:	463b      	mov	r3, r7
 8001422:	4619      	mov	r1, r3
 8001424:	4805      	ldr	r0, [pc, #20]	@ (800143c <MX_TIM3_Init+0xa0>)
 8001426:	f002 fab1 	bl	800398c <HAL_TIMEx_MasterConfigSynchronization>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001430:	f7ff feac 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	3730      	adds	r7, #48	@ 0x30
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	20000158 	.word	0x20000158
 8001440:	40000400 	.word	0x40000400

08001444 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a0a      	ldr	r2, [pc, #40]	@ (800147c <HAL_TIM_Base_MspInit+0x38>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d10b      	bne.n	800146e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001456:	4b0a      	ldr	r3, [pc, #40]	@ (8001480 <HAL_TIM_Base_MspInit+0x3c>)
 8001458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800145a:	4a09      	ldr	r2, [pc, #36]	@ (8001480 <HAL_TIM_Base_MspInit+0x3c>)
 800145c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001460:	6613      	str	r3, [r2, #96]	@ 0x60
 8001462:	4b07      	ldr	r3, [pc, #28]	@ (8001480 <HAL_TIM_Base_MspInit+0x3c>)
 8001464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001466:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800146a:	60fb      	str	r3, [r7, #12]
 800146c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800146e:	bf00      	nop
 8001470:	3714      	adds	r7, #20
 8001472:	46bd      	mov	sp, r7
 8001474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop
 800147c:	40012c00 	.word	0x40012c00
 8001480:	40021000 	.word	0x40021000

08001484 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b08a      	sub	sp, #40	@ 0x28
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800148c:	f107 0314 	add.w	r3, r7, #20
 8001490:	2200      	movs	r2, #0
 8001492:	601a      	str	r2, [r3, #0]
 8001494:	605a      	str	r2, [r3, #4]
 8001496:	609a      	str	r2, [r3, #8]
 8001498:	60da      	str	r2, [r3, #12]
 800149a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a17      	ldr	r2, [pc, #92]	@ (8001500 <HAL_TIM_Encoder_MspInit+0x7c>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d128      	bne.n	80014f8 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80014a6:	4b17      	ldr	r3, [pc, #92]	@ (8001504 <HAL_TIM_Encoder_MspInit+0x80>)
 80014a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014aa:	4a16      	ldr	r2, [pc, #88]	@ (8001504 <HAL_TIM_Encoder_MspInit+0x80>)
 80014ac:	f043 0302 	orr.w	r3, r3, #2
 80014b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80014b2:	4b14      	ldr	r3, [pc, #80]	@ (8001504 <HAL_TIM_Encoder_MspInit+0x80>)
 80014b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	613b      	str	r3, [r7, #16]
 80014bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014be:	4b11      	ldr	r3, [pc, #68]	@ (8001504 <HAL_TIM_Encoder_MspInit+0x80>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	4a10      	ldr	r2, [pc, #64]	@ (8001504 <HAL_TIM_Encoder_MspInit+0x80>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001504 <HAL_TIM_Encoder_MspInit+0x80>)
 80014cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80014d6:	23c0      	movs	r3, #192	@ 0xc0
 80014d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014da:	2302      	movs	r3, #2
 80014dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014de:	2300      	movs	r3, #0
 80014e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014e2:	2300      	movs	r3, #0
 80014e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80014e6:	2302      	movs	r3, #2
 80014e8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ea:	f107 0314 	add.w	r3, r7, #20
 80014ee:	4619      	mov	r1, r3
 80014f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014f4:	f000 fa54 	bl	80019a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80014f8:	bf00      	nop
 80014fa:	3728      	adds	r7, #40	@ 0x28
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	40000400 	.word	0x40000400
 8001504:	40021000 	.word	0x40021000

08001508 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800150c:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 800150e:	4a22      	ldr	r2, [pc, #136]	@ (8001598 <MX_LPUART1_UART_Init+0x90>)
 8001510:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001512:	4b20      	ldr	r3, [pc, #128]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001514:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001518:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800151a:	4b1e      	ldr	r3, [pc, #120]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 800151c:	2200      	movs	r2, #0
 800151e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001520:	4b1c      	ldr	r3, [pc, #112]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001522:	2200      	movs	r2, #0
 8001524:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001526:	4b1b      	ldr	r3, [pc, #108]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001528:	2200      	movs	r2, #0
 800152a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800152c:	4b19      	ldr	r3, [pc, #100]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 800152e:	220c      	movs	r2, #12
 8001530:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001532:	4b18      	ldr	r3, [pc, #96]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001534:	2200      	movs	r2, #0
 8001536:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001538:	4b16      	ldr	r3, [pc, #88]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 800153a:	2200      	movs	r2, #0
 800153c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800153e:	4b15      	ldr	r3, [pc, #84]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001540:	2200      	movs	r2, #0
 8001542:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001544:	4b13      	ldr	r3, [pc, #76]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001546:	2200      	movs	r2, #0
 8001548:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800154a:	4812      	ldr	r0, [pc, #72]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 800154c:	f002 fafa 	bl	8003b44 <HAL_UART_Init>
 8001550:	4603      	mov	r3, r0
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001556:	f7ff fe19 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800155a:	2100      	movs	r1, #0
 800155c:	480d      	ldr	r0, [pc, #52]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 800155e:	f003 f923 	bl	80047a8 <HAL_UARTEx_SetTxFifoThreshold>
 8001562:	4603      	mov	r3, r0
 8001564:	2b00      	cmp	r3, #0
 8001566:	d001      	beq.n	800156c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001568:	f7ff fe10 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800156c:	2100      	movs	r1, #0
 800156e:	4809      	ldr	r0, [pc, #36]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001570:	f003 f958 	bl	8004824 <HAL_UARTEx_SetRxFifoThreshold>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800157a:	f7ff fe07 	bl	800118c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800157e:	4805      	ldr	r0, [pc, #20]	@ (8001594 <MX_LPUART1_UART_Init+0x8c>)
 8001580:	f003 f8d9 	bl	8004736 <HAL_UARTEx_DisableFifoMode>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800158a:	f7ff fdff 	bl	800118c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800158e:	bf00      	nop
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200001a4 	.word	0x200001a4
 8001598:	40008000 	.word	0x40008000

0800159c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b09e      	sub	sp, #120	@ 0x78
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015a8:	2200      	movs	r2, #0
 80015aa:	601a      	str	r2, [r3, #0]
 80015ac:	605a      	str	r2, [r3, #4]
 80015ae:	609a      	str	r2, [r3, #8]
 80015b0:	60da      	str	r2, [r3, #12]
 80015b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015b4:	f107 0310 	add.w	r3, r7, #16
 80015b8:	2254      	movs	r2, #84	@ 0x54
 80015ba:	2100      	movs	r1, #0
 80015bc:	4618      	mov	r0, r3
 80015be:	f003 f9df 	bl	8004980 <memset>
  if(uartHandle->Instance==LPUART1)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a1f      	ldr	r2, [pc, #124]	@ (8001644 <HAL_UART_MspInit+0xa8>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d136      	bne.n	800163a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80015cc:	2320      	movs	r3, #32
 80015ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80015d0:	2300      	movs	r3, #0
 80015d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	4618      	mov	r0, r3
 80015da:	f001 f981 	bl	80028e0 <HAL_RCCEx_PeriphCLKConfig>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80015e4:	f7ff fdd2 	bl	800118c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80015e8:	4b17      	ldr	r3, [pc, #92]	@ (8001648 <HAL_UART_MspInit+0xac>)
 80015ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015ec:	4a16      	ldr	r2, [pc, #88]	@ (8001648 <HAL_UART_MspInit+0xac>)
 80015ee:	f043 0301 	orr.w	r3, r3, #1
 80015f2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80015f4:	4b14      	ldr	r3, [pc, #80]	@ (8001648 <HAL_UART_MspInit+0xac>)
 80015f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015f8:	f003 0301 	and.w	r3, r3, #1
 80015fc:	60fb      	str	r3, [r7, #12]
 80015fe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001600:	4b11      	ldr	r3, [pc, #68]	@ (8001648 <HAL_UART_MspInit+0xac>)
 8001602:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001604:	4a10      	ldr	r2, [pc, #64]	@ (8001648 <HAL_UART_MspInit+0xac>)
 8001606:	f043 0301 	orr.w	r3, r3, #1
 800160a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800160c:	4b0e      	ldr	r3, [pc, #56]	@ (8001648 <HAL_UART_MspInit+0xac>)
 800160e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001610:	f003 0301 	and.w	r3, r3, #1
 8001614:	60bb      	str	r3, [r7, #8]
 8001616:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001618:	230c      	movs	r3, #12
 800161a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161c:	2302      	movs	r3, #2
 800161e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001624:	2300      	movs	r3, #0
 8001626:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001628:	230c      	movs	r3, #12
 800162a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800162c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001630:	4619      	mov	r1, r3
 8001632:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001636:	f000 f9b3 	bl	80019a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800163a:	bf00      	nop
 800163c:	3778      	adds	r7, #120	@ 0x78
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40008000 	.word	0x40008000
 8001648:	40021000 	.word	0x40021000

0800164c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800164c:	480d      	ldr	r0, [pc, #52]	@ (8001684 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800164e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001650:	f7ff fe3e 	bl	80012d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001654:	480c      	ldr	r0, [pc, #48]	@ (8001688 <LoopForever+0x6>)
  ldr r1, =_edata
 8001656:	490d      	ldr	r1, [pc, #52]	@ (800168c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001658:	4a0d      	ldr	r2, [pc, #52]	@ (8001690 <LoopForever+0xe>)
  movs r3, #0
 800165a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800165c:	e002      	b.n	8001664 <LoopCopyDataInit>

0800165e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800165e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001660:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001662:	3304      	adds	r3, #4

08001664 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001664:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001666:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001668:	d3f9      	bcc.n	800165e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166a:	4a0a      	ldr	r2, [pc, #40]	@ (8001694 <LoopForever+0x12>)
  ldr r4, =_ebss
 800166c:	4c0a      	ldr	r4, [pc, #40]	@ (8001698 <LoopForever+0x16>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001670:	e001      	b.n	8001676 <LoopFillZerobss>

08001672 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001672:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001674:	3204      	adds	r2, #4

08001676 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001676:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001678:	d3fb      	bcc.n	8001672 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167a:	f003 f98f 	bl	800499c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800167e:	f7ff fc5b 	bl	8000f38 <main>

08001682 <LoopForever>:

LoopForever:
    b LoopForever
 8001682:	e7fe      	b.n	8001682 <LoopForever>
  ldr   r0, =_estack
 8001684:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800168c:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001690:	08005328 	.word	0x08005328
  ldr r2, =_sbss
 8001694:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001698:	20000384 	.word	0x20000384

0800169c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800169c:	e7fe      	b.n	800169c <ADC1_2_IRQHandler>

0800169e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	b082      	sub	sp, #8
 80016a2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016a4:	2300      	movs	r3, #0
 80016a6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016a8:	2003      	movs	r0, #3
 80016aa:	f000 f939 	bl	8001920 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016ae:	2000      	movs	r0, #0
 80016b0:	f000 f80e 	bl	80016d0 <HAL_InitTick>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d002      	beq.n	80016c0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016ba:	2301      	movs	r3, #1
 80016bc:	71fb      	strb	r3, [r7, #7]
 80016be:	e001      	b.n	80016c4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016c0:	f7ff fd6a 	bl	8001198 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016c4:	79fb      	ldrb	r3, [r7, #7]

}
 80016c6:	4618      	mov	r0, r3
 80016c8:	3708      	adds	r7, #8
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
	...

080016d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b084      	sub	sp, #16
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016d8:	2300      	movs	r3, #0
 80016da:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80016dc:	4b16      	ldr	r3, [pc, #88]	@ (8001738 <HAL_InitTick+0x68>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d022      	beq.n	800172a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80016e4:	4b15      	ldr	r3, [pc, #84]	@ (800173c <HAL_InitTick+0x6c>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b13      	ldr	r3, [pc, #76]	@ (8001738 <HAL_InitTick+0x68>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016f0:	fbb1 f3f3 	udiv	r3, r1, r3
 80016f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f8:	4618      	mov	r0, r3
 80016fa:	f000 f944 	bl	8001986 <HAL_SYSTICK_Config>
 80016fe:	4603      	mov	r3, r0
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10f      	bne.n	8001724 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b0f      	cmp	r3, #15
 8001708:	d809      	bhi.n	800171e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800170a:	2200      	movs	r2, #0
 800170c:	6879      	ldr	r1, [r7, #4]
 800170e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001712:	f000 f910 	bl	8001936 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001716:	4a0a      	ldr	r2, [pc, #40]	@ (8001740 <HAL_InitTick+0x70>)
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6013      	str	r3, [r2, #0]
 800171c:	e007      	b.n	800172e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	73fb      	strb	r3, [r7, #15]
 8001722:	e004      	b.n	800172e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	73fb      	strb	r3, [r7, #15]
 8001728:	e001      	b.n	800172e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800172a:	2301      	movs	r3, #1
 800172c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800172e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001730:	4618      	mov	r0, r3
 8001732:	3710      	adds	r7, #16
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	2000000c 	.word	0x2000000c
 800173c:	20000004 	.word	0x20000004
 8001740:	20000008 	.word	0x20000008

08001744 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001744:	b480      	push	{r7}
 8001746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001748:	4b05      	ldr	r3, [pc, #20]	@ (8001760 <HAL_IncTick+0x1c>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <HAL_IncTick+0x20>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4413      	add	r3, r2
 8001752:	4a03      	ldr	r2, [pc, #12]	@ (8001760 <HAL_IncTick+0x1c>)
 8001754:	6013      	str	r3, [r2, #0]
}
 8001756:	bf00      	nop
 8001758:	46bd      	mov	sp, r7
 800175a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175e:	4770      	bx	lr
 8001760:	20000238 	.word	0x20000238
 8001764:	2000000c 	.word	0x2000000c

08001768 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001768:	b480      	push	{r7}
 800176a:	af00      	add	r7, sp, #0
  return uwTick;
 800176c:	4b03      	ldr	r3, [pc, #12]	@ (800177c <HAL_GetTick+0x14>)
 800176e:	681b      	ldr	r3, [r3, #0]
}
 8001770:	4618      	mov	r0, r3
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000238 	.word	0x20000238

08001780 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001780:	b480      	push	{r7}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	f003 0307 	and.w	r3, r3, #7
 800178e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001790:	4b0c      	ldr	r3, [pc, #48]	@ (80017c4 <__NVIC_SetPriorityGrouping+0x44>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001796:	68ba      	ldr	r2, [r7, #8]
 8001798:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800179c:	4013      	ands	r3, r2
 800179e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80017ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80017b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017b2:	4a04      	ldr	r2, [pc, #16]	@ (80017c4 <__NVIC_SetPriorityGrouping+0x44>)
 80017b4:	68bb      	ldr	r3, [r7, #8]
 80017b6:	60d3      	str	r3, [r2, #12]
}
 80017b8:	bf00      	nop
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	e000ed00 	.word	0xe000ed00

080017c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017cc:	4b04      	ldr	r3, [pc, #16]	@ (80017e0 <__NVIC_GetPriorityGrouping+0x18>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	0a1b      	lsrs	r3, r3, #8
 80017d2:	f003 0307 	and.w	r3, r3, #7
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr
 80017e0:	e000ed00 	.word	0xe000ed00

080017e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	4603      	mov	r3, r0
 80017ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	db0b      	blt.n	800180e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	f003 021f 	and.w	r2, r3, #31
 80017fc:	4907      	ldr	r1, [pc, #28]	@ (800181c <__NVIC_EnableIRQ+0x38>)
 80017fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001802:	095b      	lsrs	r3, r3, #5
 8001804:	2001      	movs	r0, #1
 8001806:	fa00 f202 	lsl.w	r2, r0, r2
 800180a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800180e:	bf00      	nop
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000e100 	.word	0xe000e100

08001820 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	4603      	mov	r3, r0
 8001828:	6039      	str	r1, [r7, #0]
 800182a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800182c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001830:	2b00      	cmp	r3, #0
 8001832:	db0a      	blt.n	800184a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	b2da      	uxtb	r2, r3
 8001838:	490c      	ldr	r1, [pc, #48]	@ (800186c <__NVIC_SetPriority+0x4c>)
 800183a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800183e:	0112      	lsls	r2, r2, #4
 8001840:	b2d2      	uxtb	r2, r2
 8001842:	440b      	add	r3, r1
 8001844:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001848:	e00a      	b.n	8001860 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	b2da      	uxtb	r2, r3
 800184e:	4908      	ldr	r1, [pc, #32]	@ (8001870 <__NVIC_SetPriority+0x50>)
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	f003 030f 	and.w	r3, r3, #15
 8001856:	3b04      	subs	r3, #4
 8001858:	0112      	lsls	r2, r2, #4
 800185a:	b2d2      	uxtb	r2, r2
 800185c:	440b      	add	r3, r1
 800185e:	761a      	strb	r2, [r3, #24]
}
 8001860:	bf00      	nop
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000e100 	.word	0xe000e100
 8001870:	e000ed00 	.word	0xe000ed00

08001874 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001874:	b480      	push	{r7}
 8001876:	b089      	sub	sp, #36	@ 0x24
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	60b9      	str	r1, [r7, #8]
 800187e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	f003 0307 	and.w	r3, r3, #7
 8001886:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001888:	69fb      	ldr	r3, [r7, #28]
 800188a:	f1c3 0307 	rsb	r3, r3, #7
 800188e:	2b04      	cmp	r3, #4
 8001890:	bf28      	it	cs
 8001892:	2304      	movcs	r3, #4
 8001894:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	3304      	adds	r3, #4
 800189a:	2b06      	cmp	r3, #6
 800189c:	d902      	bls.n	80018a4 <NVIC_EncodePriority+0x30>
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3b03      	subs	r3, #3
 80018a2:	e000      	b.n	80018a6 <NVIC_EncodePriority+0x32>
 80018a4:	2300      	movs	r3, #0
 80018a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	43da      	mvns	r2, r3
 80018b4:	68bb      	ldr	r3, [r7, #8]
 80018b6:	401a      	ands	r2, r3
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018bc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	fa01 f303 	lsl.w	r3, r1, r3
 80018c6:	43d9      	mvns	r1, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018cc:	4313      	orrs	r3, r2
         );
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3724      	adds	r7, #36	@ 0x24
 80018d2:	46bd      	mov	sp, r7
 80018d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d8:	4770      	bx	lr
	...

080018dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b082      	sub	sp, #8
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3b01      	subs	r3, #1
 80018e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80018ec:	d301      	bcc.n	80018f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ee:	2301      	movs	r3, #1
 80018f0:	e00f      	b.n	8001912 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f2:	4a0a      	ldr	r2, [pc, #40]	@ (800191c <SysTick_Config+0x40>)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	3b01      	subs	r3, #1
 80018f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fa:	210f      	movs	r1, #15
 80018fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001900:	f7ff ff8e 	bl	8001820 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001904:	4b05      	ldr	r3, [pc, #20]	@ (800191c <SysTick_Config+0x40>)
 8001906:	2200      	movs	r2, #0
 8001908:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190a:	4b04      	ldr	r3, [pc, #16]	@ (800191c <SysTick_Config+0x40>)
 800190c:	2207      	movs	r2, #7
 800190e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001910:	2300      	movs	r3, #0
}
 8001912:	4618      	mov	r0, r3
 8001914:	3708      	adds	r7, #8
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	e000e010 	.word	0xe000e010

08001920 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b082      	sub	sp, #8
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f7ff ff29 	bl	8001780 <__NVIC_SetPriorityGrouping>
}
 800192e:	bf00      	nop
 8001930:	3708      	adds	r7, #8
 8001932:	46bd      	mov	sp, r7
 8001934:	bd80      	pop	{r7, pc}

08001936 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001936:	b580      	push	{r7, lr}
 8001938:	b086      	sub	sp, #24
 800193a:	af00      	add	r7, sp, #0
 800193c:	4603      	mov	r3, r0
 800193e:	60b9      	str	r1, [r7, #8]
 8001940:	607a      	str	r2, [r7, #4]
 8001942:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001944:	f7ff ff40 	bl	80017c8 <__NVIC_GetPriorityGrouping>
 8001948:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800194a:	687a      	ldr	r2, [r7, #4]
 800194c:	68b9      	ldr	r1, [r7, #8]
 800194e:	6978      	ldr	r0, [r7, #20]
 8001950:	f7ff ff90 	bl	8001874 <NVIC_EncodePriority>
 8001954:	4602      	mov	r2, r0
 8001956:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800195a:	4611      	mov	r1, r2
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ff5f 	bl	8001820 <__NVIC_SetPriority>
}
 8001962:	bf00      	nop
 8001964:	3718      	adds	r7, #24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b082      	sub	sp, #8
 800196e:	af00      	add	r7, sp, #0
 8001970:	4603      	mov	r3, r0
 8001972:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001974:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001978:	4618      	mov	r0, r3
 800197a:	f7ff ff33 	bl	80017e4 <__NVIC_EnableIRQ>
}
 800197e:	bf00      	nop
 8001980:	3708      	adds	r7, #8
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}

08001986 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001986:	b580      	push	{r7, lr}
 8001988:	b082      	sub	sp, #8
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800198e:	6878      	ldr	r0, [r7, #4]
 8001990:	f7ff ffa4 	bl	80018dc <SysTick_Config>
 8001994:	4603      	mov	r3, r0
}
 8001996:	4618      	mov	r0, r3
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
	...

080019a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019a0:	b480      	push	{r7}
 80019a2:	b087      	sub	sp, #28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
 80019a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80019ae:	e15a      	b.n	8001c66 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	2101      	movs	r1, #1
 80019b6:	697b      	ldr	r3, [r7, #20]
 80019b8:	fa01 f303 	lsl.w	r3, r1, r3
 80019bc:	4013      	ands	r3, r2
 80019be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	f000 814c 	beq.w	8001c60 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 0303 	and.w	r3, r3, #3
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d005      	beq.n	80019e0 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d130      	bne.n	8001a42 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a16:	2201      	movs	r2, #1
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	091b      	lsrs	r3, r3, #4
 8001a2c:	f003 0201 	and.w	r2, r3, #1
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	2b03      	cmp	r3, #3
 8001a4c:	d017      	beq.n	8001a7e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	2203      	movs	r2, #3
 8001a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5e:	43db      	mvns	r3, r3
 8001a60:	693a      	ldr	r2, [r7, #16]
 8001a62:	4013      	ands	r3, r2
 8001a64:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	689a      	ldr	r2, [r3, #8]
 8001a6a:	697b      	ldr	r3, [r7, #20]
 8001a6c:	005b      	lsls	r3, r3, #1
 8001a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a72:	693a      	ldr	r2, [r7, #16]
 8001a74:	4313      	orrs	r3, r2
 8001a76:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 0303 	and.w	r3, r3, #3
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d123      	bne.n	8001ad2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001a8a:	697b      	ldr	r3, [r7, #20]
 8001a8c:	08da      	lsrs	r2, r3, #3
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	3208      	adds	r2, #8
 8001a92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a96:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	009b      	lsls	r3, r3, #2
 8001aa0:	220f      	movs	r2, #15
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43db      	mvns	r3, r3
 8001aa8:	693a      	ldr	r2, [r7, #16]
 8001aaa:	4013      	ands	r3, r2
 8001aac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	691a      	ldr	r2, [r3, #16]
 8001ab2:	697b      	ldr	r3, [r7, #20]
 8001ab4:	f003 0307 	and.w	r3, r3, #7
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	fa02 f303 	lsl.w	r3, r2, r3
 8001abe:	693a      	ldr	r2, [r7, #16]
 8001ac0:	4313      	orrs	r3, r2
 8001ac2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001ac4:	697b      	ldr	r3, [r7, #20]
 8001ac6:	08da      	lsrs	r2, r3, #3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3208      	adds	r2, #8
 8001acc:	6939      	ldr	r1, [r7, #16]
 8001ace:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	2203      	movs	r2, #3
 8001ade:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae2:	43db      	mvns	r3, r3
 8001ae4:	693a      	ldr	r2, [r7, #16]
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f003 0203 	and.w	r2, r3, #3
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	005b      	lsls	r3, r3, #1
 8001af6:	fa02 f303 	lsl.w	r3, r2, r3
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	4313      	orrs	r3, r2
 8001afe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	693a      	ldr	r2, [r7, #16]
 8001b04:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	685b      	ldr	r3, [r3, #4]
 8001b0a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 80a6 	beq.w	8001c60 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b14:	4b5b      	ldr	r3, [pc, #364]	@ (8001c84 <HAL_GPIO_Init+0x2e4>)
 8001b16:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b18:	4a5a      	ldr	r2, [pc, #360]	@ (8001c84 <HAL_GPIO_Init+0x2e4>)
 8001b1a:	f043 0301 	orr.w	r3, r3, #1
 8001b1e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b20:	4b58      	ldr	r3, [pc, #352]	@ (8001c84 <HAL_GPIO_Init+0x2e4>)
 8001b22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b24:	f003 0301 	and.w	r3, r3, #1
 8001b28:	60bb      	str	r3, [r7, #8]
 8001b2a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b2c:	4a56      	ldr	r2, [pc, #344]	@ (8001c88 <HAL_GPIO_Init+0x2e8>)
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	089b      	lsrs	r3, r3, #2
 8001b32:	3302      	adds	r3, #2
 8001b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b38:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	f003 0303 	and.w	r3, r3, #3
 8001b40:	009b      	lsls	r3, r3, #2
 8001b42:	220f      	movs	r2, #15
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	693a      	ldr	r2, [r7, #16]
 8001b4c:	4013      	ands	r3, r2
 8001b4e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001b56:	d01f      	beq.n	8001b98 <HAL_GPIO_Init+0x1f8>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a4c      	ldr	r2, [pc, #304]	@ (8001c8c <HAL_GPIO_Init+0x2ec>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d019      	beq.n	8001b94 <HAL_GPIO_Init+0x1f4>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a4b      	ldr	r2, [pc, #300]	@ (8001c90 <HAL_GPIO_Init+0x2f0>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d013      	beq.n	8001b90 <HAL_GPIO_Init+0x1f0>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4a4a      	ldr	r2, [pc, #296]	@ (8001c94 <HAL_GPIO_Init+0x2f4>)
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	d00d      	beq.n	8001b8c <HAL_GPIO_Init+0x1ec>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	4a49      	ldr	r2, [pc, #292]	@ (8001c98 <HAL_GPIO_Init+0x2f8>)
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d007      	beq.n	8001b88 <HAL_GPIO_Init+0x1e8>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a48      	ldr	r2, [pc, #288]	@ (8001c9c <HAL_GPIO_Init+0x2fc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d101      	bne.n	8001b84 <HAL_GPIO_Init+0x1e4>
 8001b80:	2305      	movs	r3, #5
 8001b82:	e00a      	b.n	8001b9a <HAL_GPIO_Init+0x1fa>
 8001b84:	2306      	movs	r3, #6
 8001b86:	e008      	b.n	8001b9a <HAL_GPIO_Init+0x1fa>
 8001b88:	2304      	movs	r3, #4
 8001b8a:	e006      	b.n	8001b9a <HAL_GPIO_Init+0x1fa>
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e004      	b.n	8001b9a <HAL_GPIO_Init+0x1fa>
 8001b90:	2302      	movs	r3, #2
 8001b92:	e002      	b.n	8001b9a <HAL_GPIO_Init+0x1fa>
 8001b94:	2301      	movs	r3, #1
 8001b96:	e000      	b.n	8001b9a <HAL_GPIO_Init+0x1fa>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	697a      	ldr	r2, [r7, #20]
 8001b9c:	f002 0203 	and.w	r2, r2, #3
 8001ba0:	0092      	lsls	r2, r2, #2
 8001ba2:	4093      	lsls	r3, r2
 8001ba4:	693a      	ldr	r2, [r7, #16]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001baa:	4937      	ldr	r1, [pc, #220]	@ (8001c88 <HAL_GPIO_Init+0x2e8>)
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	089b      	lsrs	r3, r3, #2
 8001bb0:	3302      	adds	r3, #2
 8001bb2:	693a      	ldr	r2, [r7, #16]
 8001bb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bb8:	4b39      	ldr	r3, [pc, #228]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	43db      	mvns	r3, r3
 8001bc2:	693a      	ldr	r2, [r7, #16]
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d003      	beq.n	8001bdc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001bd4:	693a      	ldr	r2, [r7, #16]
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001bdc:	4a30      	ldr	r2, [pc, #192]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001bde:	693b      	ldr	r3, [r7, #16]
 8001be0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001be2:	4b2f      	ldr	r3, [pc, #188]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	43db      	mvns	r3, r3
 8001bec:	693a      	ldr	r2, [r7, #16]
 8001bee:	4013      	ands	r3, r2
 8001bf0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d003      	beq.n	8001c06 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001bfe:	693a      	ldr	r2, [r7, #16]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c06:	4a26      	ldr	r2, [pc, #152]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001c0c:	4b24      	ldr	r3, [pc, #144]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	43db      	mvns	r3, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d003      	beq.n	8001c30 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001c28:	693a      	ldr	r2, [r7, #16]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001c30:	4a1b      	ldr	r2, [pc, #108]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001c36:	4b1a      	ldr	r3, [pc, #104]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4013      	ands	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d003      	beq.n	8001c5a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	68fb      	ldr	r3, [r7, #12]
 8001c56:	4313      	orrs	r3, r2
 8001c58:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001c5a:	4a11      	ldr	r2, [pc, #68]	@ (8001ca0 <HAL_GPIO_Init+0x300>)
 8001c5c:	693b      	ldr	r3, [r7, #16]
 8001c5e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	3301      	adds	r3, #1
 8001c64:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	697b      	ldr	r3, [r7, #20]
 8001c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f47f ae9d 	bne.w	80019b0 <HAL_GPIO_Init+0x10>
  }
}
 8001c76:	bf00      	nop
 8001c78:	bf00      	nop
 8001c7a:	371c      	adds	r7, #28
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c82:	4770      	bx	lr
 8001c84:	40021000 	.word	0x40021000
 8001c88:	40010000 	.word	0x40010000
 8001c8c:	48000400 	.word	0x48000400
 8001c90:	48000800 	.word	0x48000800
 8001c94:	48000c00 	.word	0x48000c00
 8001c98:	48001000 	.word	0x48001000
 8001c9c:	48001400 	.word	0x48001400
 8001ca0:	40010400 	.word	0x40010400

08001ca4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	b083      	sub	sp, #12
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	460b      	mov	r3, r1
 8001cae:	807b      	strh	r3, [r7, #2]
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001cb4:	787b      	ldrb	r3, [r7, #1]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d003      	beq.n	8001cc2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001cba:	887a      	ldrh	r2, [r7, #2]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001cc0:	e002      	b.n	8001cc8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001cc2:	887a      	ldrh	r2, [r7, #2]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b082      	sub	sp, #8
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	4603      	mov	r3, r0
 8001cdc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cde:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ce0:	695a      	ldr	r2, [r3, #20]
 8001ce2:	88fb      	ldrh	r3, [r7, #6]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d006      	beq.n	8001cf8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cea:	4a05      	ldr	r2, [pc, #20]	@ (8001d00 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cec:	88fb      	ldrh	r3, [r7, #6]
 8001cee:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f000 f806 	bl	8001d04 <HAL_GPIO_EXTI_Callback>
  }
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	40010400 	.word	0x40010400

08001d04 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b083      	sub	sp, #12
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	4603      	mov	r3, r0
 8001d0c:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001d0e:	bf00      	nop
 8001d10:	370c      	adds	r7, #12
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr
	...

08001d1c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d141      	bne.n	8001dae <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d2a:	4b4b      	ldr	r3, [pc, #300]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d36:	d131      	bne.n	8001d9c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d38:	4b47      	ldr	r3, [pc, #284]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d3a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001d3e:	4a46      	ldr	r2, [pc, #280]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d40:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001d44:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d48:	4b43      	ldr	r3, [pc, #268]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001d50:	4a41      	ldr	r2, [pc, #260]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d56:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d58:	4b40      	ldr	r3, [pc, #256]	@ (8001e5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	2232      	movs	r2, #50	@ 0x32
 8001d5e:	fb02 f303 	mul.w	r3, r2, r3
 8001d62:	4a3f      	ldr	r2, [pc, #252]	@ (8001e60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001d64:	fba2 2303 	umull	r2, r3, r2, r3
 8001d68:	0c9b      	lsrs	r3, r3, #18
 8001d6a:	3301      	adds	r3, #1
 8001d6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d6e:	e002      	b.n	8001d76 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	3b01      	subs	r3, #1
 8001d74:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d76:	4b38      	ldr	r3, [pc, #224]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d78:	695b      	ldr	r3, [r3, #20]
 8001d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d82:	d102      	bne.n	8001d8a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d1f2      	bne.n	8001d70 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d8a:	4b33      	ldr	r3, [pc, #204]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d8c:	695b      	ldr	r3, [r3, #20]
 8001d8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001d96:	d158      	bne.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001d98:	2303      	movs	r3, #3
 8001d9a:	e057      	b.n	8001e4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001d9c:	4b2e      	ldr	r3, [pc, #184]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001d9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001da2:	4a2d      	ldr	r2, [pc, #180]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001da4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001da8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001dac:	e04d      	b.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001db4:	d141      	bne.n	8001e3a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001db6:	4b28      	ldr	r3, [pc, #160]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001dbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dc2:	d131      	bne.n	8001e28 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001dc4:	4b24      	ldr	r3, [pc, #144]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001dca:	4a23      	ldr	r2, [pc, #140]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dcc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001dd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001dd4:	4b20      	ldr	r3, [pc, #128]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001ddc:	4a1e      	ldr	r2, [pc, #120]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001dde:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001de2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001de4:	4b1d      	ldr	r3, [pc, #116]	@ (8001e5c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	2232      	movs	r2, #50	@ 0x32
 8001dea:	fb02 f303 	mul.w	r3, r2, r3
 8001dee:	4a1c      	ldr	r2, [pc, #112]	@ (8001e60 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001df0:	fba2 2303 	umull	r2, r3, r2, r3
 8001df4:	0c9b      	lsrs	r3, r3, #18
 8001df6:	3301      	adds	r3, #1
 8001df8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001dfa:	e002      	b.n	8001e02 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	3b01      	subs	r3, #1
 8001e00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e02:	4b15      	ldr	r3, [pc, #84]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e0e:	d102      	bne.n	8001e16 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1f2      	bne.n	8001dfc <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e18:	695b      	ldr	r3, [r3, #20]
 8001e1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e22:	d112      	bne.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001e24:	2303      	movs	r3, #3
 8001e26:	e011      	b.n	8001e4c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001e28:	4b0b      	ldr	r3, [pc, #44]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001e2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001e38:	e007      	b.n	8001e4a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e3a:	4b07      	ldr	r3, [pc, #28]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001e42:	4a05      	ldr	r2, [pc, #20]	@ (8001e58 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001e44:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001e48:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001e4a:	2300      	movs	r3, #0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3714      	adds	r7, #20
 8001e50:	46bd      	mov	sp, r7
 8001e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e56:	4770      	bx	lr
 8001e58:	40007000 	.word	0x40007000
 8001e5c:	20000004 	.word	0x20000004
 8001e60:	431bde83 	.word	0x431bde83

08001e64 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001e68:	4b05      	ldr	r3, [pc, #20]	@ (8001e80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	4a04      	ldr	r2, [pc, #16]	@ (8001e80 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001e6e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e72:	6093      	str	r3, [r2, #8]
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40007000 	.word	0x40007000

08001e84 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b088      	sub	sp, #32
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d101      	bne.n	8001e96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e2fe      	b.n	8002494 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f003 0301 	and.w	r3, r3, #1
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d075      	beq.n	8001f8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ea2:	4b97      	ldr	r3, [pc, #604]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
 8001eaa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001eac:	4b94      	ldr	r3, [pc, #592]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001eae:	68db      	ldr	r3, [r3, #12]
 8001eb0:	f003 0303 	and.w	r3, r3, #3
 8001eb4:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001eb6:	69bb      	ldr	r3, [r7, #24]
 8001eb8:	2b0c      	cmp	r3, #12
 8001eba:	d102      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x3e>
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	2b03      	cmp	r3, #3
 8001ec0:	d002      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x44>
 8001ec2:	69bb      	ldr	r3, [r7, #24]
 8001ec4:	2b08      	cmp	r3, #8
 8001ec6:	d10b      	bne.n	8001ee0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec8:	4b8d      	ldr	r3, [pc, #564]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d05b      	beq.n	8001f8c <HAL_RCC_OscConfig+0x108>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	685b      	ldr	r3, [r3, #4]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d157      	bne.n	8001f8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001edc:	2301      	movs	r3, #1
 8001ede:	e2d9      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ee8:	d106      	bne.n	8001ef8 <HAL_RCC_OscConfig+0x74>
 8001eea:	4b85      	ldr	r3, [pc, #532]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	4a84      	ldr	r2, [pc, #528]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001ef0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ef4:	6013      	str	r3, [r2, #0]
 8001ef6:	e01d      	b.n	8001f34 <HAL_RCC_OscConfig+0xb0>
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f00:	d10c      	bne.n	8001f1c <HAL_RCC_OscConfig+0x98>
 8001f02:	4b7f      	ldr	r3, [pc, #508]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4a7e      	ldr	r2, [pc, #504]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f08:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f0c:	6013      	str	r3, [r2, #0]
 8001f0e:	4b7c      	ldr	r3, [pc, #496]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4a7b      	ldr	r2, [pc, #492]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f14:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f18:	6013      	str	r3, [r2, #0]
 8001f1a:	e00b      	b.n	8001f34 <HAL_RCC_OscConfig+0xb0>
 8001f1c:	4b78      	ldr	r3, [pc, #480]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a77      	ldr	r2, [pc, #476]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f26:	6013      	str	r3, [r2, #0]
 8001f28:	4b75      	ldr	r3, [pc, #468]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	4a74      	ldr	r2, [pc, #464]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d013      	beq.n	8001f64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f3c:	f7ff fc14 	bl	8001768 <HAL_GetTick>
 8001f40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f42:	e008      	b.n	8001f56 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f44:	f7ff fc10 	bl	8001768 <HAL_GetTick>
 8001f48:	4602      	mov	r2, r0
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	1ad3      	subs	r3, r2, r3
 8001f4e:	2b64      	cmp	r3, #100	@ 0x64
 8001f50:	d901      	bls.n	8001f56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001f52:	2303      	movs	r3, #3
 8001f54:	e29e      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001f56:	4b6a      	ldr	r3, [pc, #424]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d0f0      	beq.n	8001f44 <HAL_RCC_OscConfig+0xc0>
 8001f62:	e014      	b.n	8001f8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f64:	f7ff fc00 	bl	8001768 <HAL_GetTick>
 8001f68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f6a:	e008      	b.n	8001f7e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f6c:	f7ff fbfc 	bl	8001768 <HAL_GetTick>
 8001f70:	4602      	mov	r2, r0
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	2b64      	cmp	r3, #100	@ 0x64
 8001f78:	d901      	bls.n	8001f7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001f7a:	2303      	movs	r3, #3
 8001f7c:	e28a      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001f7e:	4b60      	ldr	r3, [pc, #384]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d1f0      	bne.n	8001f6c <HAL_RCC_OscConfig+0xe8>
 8001f8a:	e000      	b.n	8001f8e <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0302 	and.w	r3, r3, #2
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d075      	beq.n	8002086 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f9a:	4b59      	ldr	r3, [pc, #356]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f003 030c 	and.w	r3, r3, #12
 8001fa2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fa4:	4b56      	ldr	r3, [pc, #344]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001fa6:	68db      	ldr	r3, [r3, #12]
 8001fa8:	f003 0303 	and.w	r3, r3, #3
 8001fac:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001fae:	69bb      	ldr	r3, [r7, #24]
 8001fb0:	2b0c      	cmp	r3, #12
 8001fb2:	d102      	bne.n	8001fba <HAL_RCC_OscConfig+0x136>
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d002      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x13c>
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	2b04      	cmp	r3, #4
 8001fbe:	d11f      	bne.n	8002000 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001fc0:	4b4f      	ldr	r3, [pc, #316]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d005      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x154>
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	68db      	ldr	r3, [r3, #12]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d101      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	e25d      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fd8:	4b49      	ldr	r3, [pc, #292]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	691b      	ldr	r3, [r3, #16]
 8001fe4:	061b      	lsls	r3, r3, #24
 8001fe6:	4946      	ldr	r1, [pc, #280]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001fec:	4b45      	ldr	r3, [pc, #276]	@ (8002104 <HAL_RCC_OscConfig+0x280>)
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f7ff fb6d 	bl	80016d0 <HAL_InitTick>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d043      	beq.n	8002084 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e249      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d023      	beq.n	8002050 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002008:	4b3d      	ldr	r3, [pc, #244]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a3c      	ldr	r2, [pc, #240]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 800200e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002012:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002014:	f7ff fba8 	bl	8001768 <HAL_GetTick>
 8002018:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800201a:	e008      	b.n	800202e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800201c:	f7ff fba4 	bl	8001768 <HAL_GetTick>
 8002020:	4602      	mov	r2, r0
 8002022:	693b      	ldr	r3, [r7, #16]
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	2b02      	cmp	r3, #2
 8002028:	d901      	bls.n	800202e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800202a:	2303      	movs	r3, #3
 800202c:	e232      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800202e:	4b34      	ldr	r3, [pc, #208]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002036:	2b00      	cmp	r3, #0
 8002038:	d0f0      	beq.n	800201c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800203a:	4b31      	ldr	r3, [pc, #196]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	061b      	lsls	r3, r3, #24
 8002048:	492d      	ldr	r1, [pc, #180]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 800204a:	4313      	orrs	r3, r2
 800204c:	604b      	str	r3, [r1, #4]
 800204e:	e01a      	b.n	8002086 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002050:	4b2b      	ldr	r3, [pc, #172]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a2a      	ldr	r2, [pc, #168]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8002056:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800205a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800205c:	f7ff fb84 	bl	8001768 <HAL_GetTick>
 8002060:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002062:	e008      	b.n	8002076 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002064:	f7ff fb80 	bl	8001768 <HAL_GetTick>
 8002068:	4602      	mov	r2, r0
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2b02      	cmp	r3, #2
 8002070:	d901      	bls.n	8002076 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002072:	2303      	movs	r3, #3
 8002074:	e20e      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002076:	4b22      	ldr	r3, [pc, #136]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800207e:	2b00      	cmp	r3, #0
 8002080:	d1f0      	bne.n	8002064 <HAL_RCC_OscConfig+0x1e0>
 8002082:	e000      	b.n	8002086 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002084:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	2b00      	cmp	r3, #0
 8002090:	d041      	beq.n	8002116 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d01c      	beq.n	80020d4 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800209a:	4b19      	ldr	r3, [pc, #100]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 800209c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020a0:	4a17      	ldr	r2, [pc, #92]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020aa:	f7ff fb5d 	bl	8001768 <HAL_GetTick>
 80020ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020b0:	e008      	b.n	80020c4 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020b2:	f7ff fb59 	bl	8001768 <HAL_GetTick>
 80020b6:	4602      	mov	r2, r0
 80020b8:	693b      	ldr	r3, [r7, #16]
 80020ba:	1ad3      	subs	r3, r2, r3
 80020bc:	2b02      	cmp	r3, #2
 80020be:	d901      	bls.n	80020c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80020c0:	2303      	movs	r3, #3
 80020c2:	e1e7      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80020c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 80020c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d0ef      	beq.n	80020b2 <HAL_RCC_OscConfig+0x22e>
 80020d2:	e020      	b.n	8002116 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020d4:	4b0a      	ldr	r3, [pc, #40]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 80020d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80020da:	4a09      	ldr	r2, [pc, #36]	@ (8002100 <HAL_RCC_OscConfig+0x27c>)
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020e4:	f7ff fb40 	bl	8001768 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80020ea:	e00d      	b.n	8002108 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ec:	f7ff fb3c 	bl	8001768 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d906      	bls.n	8002108 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e1ca      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
 80020fe:	bf00      	nop
 8002100:	40021000 	.word	0x40021000
 8002104:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002108:	4b8c      	ldr	r3, [pc, #560]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 800210a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800210e:	f003 0302 	and.w	r3, r3, #2
 8002112:	2b00      	cmp	r3, #0
 8002114:	d1ea      	bne.n	80020ec <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f003 0304 	and.w	r3, r3, #4
 800211e:	2b00      	cmp	r3, #0
 8002120:	f000 80a6 	beq.w	8002270 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002124:	2300      	movs	r3, #0
 8002126:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002128:	4b84      	ldr	r3, [pc, #528]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 800212a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002130:	2b00      	cmp	r3, #0
 8002132:	d101      	bne.n	8002138 <HAL_RCC_OscConfig+0x2b4>
 8002134:	2301      	movs	r3, #1
 8002136:	e000      	b.n	800213a <HAL_RCC_OscConfig+0x2b6>
 8002138:	2300      	movs	r3, #0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d00d      	beq.n	800215a <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800213e:	4b7f      	ldr	r3, [pc, #508]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002142:	4a7e      	ldr	r2, [pc, #504]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002148:	6593      	str	r3, [r2, #88]	@ 0x58
 800214a:	4b7c      	ldr	r3, [pc, #496]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 800214c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800214e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002156:	2301      	movs	r3, #1
 8002158:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800215a:	4b79      	ldr	r3, [pc, #484]	@ (8002340 <HAL_RCC_OscConfig+0x4bc>)
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002162:	2b00      	cmp	r3, #0
 8002164:	d118      	bne.n	8002198 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002166:	4b76      	ldr	r3, [pc, #472]	@ (8002340 <HAL_RCC_OscConfig+0x4bc>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	4a75      	ldr	r2, [pc, #468]	@ (8002340 <HAL_RCC_OscConfig+0x4bc>)
 800216c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002170:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002172:	f7ff faf9 	bl	8001768 <HAL_GetTick>
 8002176:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002178:	e008      	b.n	800218c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800217a:	f7ff faf5 	bl	8001768 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	2b02      	cmp	r3, #2
 8002186:	d901      	bls.n	800218c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002188:	2303      	movs	r3, #3
 800218a:	e183      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800218c:	4b6c      	ldr	r3, [pc, #432]	@ (8002340 <HAL_RCC_OscConfig+0x4bc>)
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002194:	2b00      	cmp	r3, #0
 8002196:	d0f0      	beq.n	800217a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d108      	bne.n	80021b2 <HAL_RCC_OscConfig+0x32e>
 80021a0:	4b66      	ldr	r3, [pc, #408]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021a6:	4a65      	ldr	r2, [pc, #404]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021b0:	e024      	b.n	80021fc <HAL_RCC_OscConfig+0x378>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	2b05      	cmp	r3, #5
 80021b8:	d110      	bne.n	80021dc <HAL_RCC_OscConfig+0x358>
 80021ba:	4b60      	ldr	r3, [pc, #384]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021c0:	4a5e      	ldr	r2, [pc, #376]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021c2:	f043 0304 	orr.w	r3, r3, #4
 80021c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021ca:	4b5c      	ldr	r3, [pc, #368]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021d0:	4a5a      	ldr	r2, [pc, #360]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021da:	e00f      	b.n	80021fc <HAL_RCC_OscConfig+0x378>
 80021dc:	4b57      	ldr	r3, [pc, #348]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021e2:	4a56      	ldr	r2, [pc, #344]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021e4:	f023 0301 	bic.w	r3, r3, #1
 80021e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80021ec:	4b53      	ldr	r3, [pc, #332]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021f2:	4a52      	ldr	r2, [pc, #328]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80021f4:	f023 0304 	bic.w	r3, r3, #4
 80021f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d016      	beq.n	8002232 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002204:	f7ff fab0 	bl	8001768 <HAL_GetTick>
 8002208:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800220a:	e00a      	b.n	8002222 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800220c:	f7ff faac 	bl	8001768 <HAL_GetTick>
 8002210:	4602      	mov	r2, r0
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	1ad3      	subs	r3, r2, r3
 8002216:	f241 3288 	movw	r2, #5000	@ 0x1388
 800221a:	4293      	cmp	r3, r2
 800221c:	d901      	bls.n	8002222 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800221e:	2303      	movs	r3, #3
 8002220:	e138      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002222:	4b46      	ldr	r3, [pc, #280]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002228:	f003 0302 	and.w	r3, r3, #2
 800222c:	2b00      	cmp	r3, #0
 800222e:	d0ed      	beq.n	800220c <HAL_RCC_OscConfig+0x388>
 8002230:	e015      	b.n	800225e <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002232:	f7ff fa99 	bl	8001768 <HAL_GetTick>
 8002236:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002238:	e00a      	b.n	8002250 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800223a:	f7ff fa95 	bl	8001768 <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002248:	4293      	cmp	r3, r2
 800224a:	d901      	bls.n	8002250 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800224c:	2303      	movs	r3, #3
 800224e:	e121      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002250:	4b3a      	ldr	r3, [pc, #232]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002252:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1ed      	bne.n	800223a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800225e:	7ffb      	ldrb	r3, [r7, #31]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d105      	bne.n	8002270 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002264:	4b35      	ldr	r3, [pc, #212]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002268:	4a34      	ldr	r2, [pc, #208]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 800226a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800226e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f003 0320 	and.w	r3, r3, #32
 8002278:	2b00      	cmp	r3, #0
 800227a:	d03c      	beq.n	80022f6 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d01c      	beq.n	80022be <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002284:	4b2d      	ldr	r3, [pc, #180]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002286:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800228a:	4a2c      	ldr	r2, [pc, #176]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002294:	f7ff fa68 	bl	8001768 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800229c:	f7ff fa64 	bl	8001768 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e0f2      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80022ae:	4b23      	ldr	r3, [pc, #140]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80022b0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022b4:	f003 0302 	and.w	r3, r3, #2
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d0ef      	beq.n	800229c <HAL_RCC_OscConfig+0x418>
 80022bc:	e01b      	b.n	80022f6 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80022be:	4b1f      	ldr	r3, [pc, #124]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80022c0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022c4:	4a1d      	ldr	r2, [pc, #116]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80022c6:	f023 0301 	bic.w	r3, r3, #1
 80022ca:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ce:	f7ff fa4b 	bl	8001768 <HAL_GetTick>
 80022d2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022d4:	e008      	b.n	80022e8 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80022d6:	f7ff fa47 	bl	8001768 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d901      	bls.n	80022e8 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80022e4:	2303      	movs	r3, #3
 80022e6:	e0d5      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80022e8:	4b14      	ldr	r3, [pc, #80]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 80022ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80022ee:	f003 0302 	and.w	r3, r3, #2
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d1ef      	bne.n	80022d6 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	69db      	ldr	r3, [r3, #28]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	f000 80c9 	beq.w	8002492 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002300:	4b0e      	ldr	r3, [pc, #56]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002302:	689b      	ldr	r3, [r3, #8]
 8002304:	f003 030c 	and.w	r3, r3, #12
 8002308:	2b0c      	cmp	r3, #12
 800230a:	f000 8083 	beq.w	8002414 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	2b02      	cmp	r3, #2
 8002314:	d15e      	bne.n	80023d4 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002316:	4b09      	ldr	r3, [pc, #36]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4a08      	ldr	r2, [pc, #32]	@ (800233c <HAL_RCC_OscConfig+0x4b8>)
 800231c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002320:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002322:	f7ff fa21 	bl	8001768 <HAL_GetTick>
 8002326:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002328:	e00c      	b.n	8002344 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800232a:	f7ff fa1d 	bl	8001768 <HAL_GetTick>
 800232e:	4602      	mov	r2, r0
 8002330:	693b      	ldr	r3, [r7, #16]
 8002332:	1ad3      	subs	r3, r2, r3
 8002334:	2b02      	cmp	r3, #2
 8002336:	d905      	bls.n	8002344 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002338:	2303      	movs	r3, #3
 800233a:	e0ab      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
 800233c:	40021000 	.word	0x40021000
 8002340:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002344:	4b55      	ldr	r3, [pc, #340]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d1ec      	bne.n	800232a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002350:	4b52      	ldr	r3, [pc, #328]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	4b52      	ldr	r3, [pc, #328]	@ (80024a0 <HAL_RCC_OscConfig+0x61c>)
 8002356:	4013      	ands	r3, r2
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	6a11      	ldr	r1, [r2, #32]
 800235c:	687a      	ldr	r2, [r7, #4]
 800235e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002360:	3a01      	subs	r2, #1
 8002362:	0112      	lsls	r2, r2, #4
 8002364:	4311      	orrs	r1, r2
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800236a:	0212      	lsls	r2, r2, #8
 800236c:	4311      	orrs	r1, r2
 800236e:	687a      	ldr	r2, [r7, #4]
 8002370:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002372:	0852      	lsrs	r2, r2, #1
 8002374:	3a01      	subs	r2, #1
 8002376:	0552      	lsls	r2, r2, #21
 8002378:	4311      	orrs	r1, r2
 800237a:	687a      	ldr	r2, [r7, #4]
 800237c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800237e:	0852      	lsrs	r2, r2, #1
 8002380:	3a01      	subs	r2, #1
 8002382:	0652      	lsls	r2, r2, #25
 8002384:	4311      	orrs	r1, r2
 8002386:	687a      	ldr	r2, [r7, #4]
 8002388:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800238a:	06d2      	lsls	r2, r2, #27
 800238c:	430a      	orrs	r2, r1
 800238e:	4943      	ldr	r1, [pc, #268]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 8002390:	4313      	orrs	r3, r2
 8002392:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002394:	4b41      	ldr	r3, [pc, #260]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4a40      	ldr	r2, [pc, #256]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 800239a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800239e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023a0:	4b3e      	ldr	r3, [pc, #248]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 80023a2:	68db      	ldr	r3, [r3, #12]
 80023a4:	4a3d      	ldr	r2, [pc, #244]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 80023a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80023aa:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023ac:	f7ff f9dc 	bl	8001768 <HAL_GetTick>
 80023b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023b2:	e008      	b.n	80023c6 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023b4:	f7ff f9d8 	bl	8001768 <HAL_GetTick>
 80023b8:	4602      	mov	r2, r0
 80023ba:	693b      	ldr	r3, [r7, #16]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d901      	bls.n	80023c6 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80023c2:	2303      	movs	r3, #3
 80023c4:	e066      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c6:	4b35      	ldr	r3, [pc, #212]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d0f0      	beq.n	80023b4 <HAL_RCC_OscConfig+0x530>
 80023d2:	e05e      	b.n	8002492 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023d4:	4b31      	ldr	r3, [pc, #196]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4a30      	ldr	r2, [pc, #192]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 80023da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80023de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7ff f9c2 	bl	8001768 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023e8:	f7ff f9be 	bl	8001768 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e04c      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80023fa:	4b28      	ldr	r3, [pc, #160]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002406:	4b25      	ldr	r3, [pc, #148]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 8002408:	68da      	ldr	r2, [r3, #12]
 800240a:	4924      	ldr	r1, [pc, #144]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 800240c:	4b25      	ldr	r3, [pc, #148]	@ (80024a4 <HAL_RCC_OscConfig+0x620>)
 800240e:	4013      	ands	r3, r2
 8002410:	60cb      	str	r3, [r1, #12]
 8002412:	e03e      	b.n	8002492 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	2b01      	cmp	r3, #1
 800241a:	d101      	bne.n	8002420 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e039      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002420:	4b1e      	ldr	r3, [pc, #120]	@ (800249c <HAL_RCC_OscConfig+0x618>)
 8002422:	68db      	ldr	r3, [r3, #12]
 8002424:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	f003 0203 	and.w	r2, r3, #3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1b      	ldr	r3, [r3, #32]
 8002430:	429a      	cmp	r2, r3
 8002432:	d12c      	bne.n	800248e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243e:	3b01      	subs	r3, #1
 8002440:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002442:	429a      	cmp	r2, r3
 8002444:	d123      	bne.n	800248e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002450:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002452:	429a      	cmp	r2, r3
 8002454:	d11b      	bne.n	800248e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002460:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002462:	429a      	cmp	r2, r3
 8002464:	d113      	bne.n	800248e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002470:	085b      	lsrs	r3, r3, #1
 8002472:	3b01      	subs	r3, #1
 8002474:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002476:	429a      	cmp	r2, r3
 8002478:	d109      	bne.n	800248e <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002484:	085b      	lsrs	r3, r3, #1
 8002486:	3b01      	subs	r3, #1
 8002488:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800248a:	429a      	cmp	r2, r3
 800248c:	d001      	beq.n	8002492 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	e000      	b.n	8002494 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3720      	adds	r7, #32
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40021000 	.word	0x40021000
 80024a0:	019f800c 	.word	0x019f800c
 80024a4:	feeefffc 	.word	0xfeeefffc

080024a8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b086      	sub	sp, #24
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
 80024b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80024b2:	2300      	movs	r3, #0
 80024b4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e11e      	b.n	80026fe <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80024c0:	4b91      	ldr	r3, [pc, #580]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 030f 	and.w	r3, r3, #15
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d910      	bls.n	80024f0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ce:	4b8e      	ldr	r3, [pc, #568]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f023 020f 	bic.w	r2, r3, #15
 80024d6:	498c      	ldr	r1, [pc, #560]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	4313      	orrs	r3, r2
 80024dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024de:	4b8a      	ldr	r3, [pc, #552]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f003 030f 	and.w	r3, r3, #15
 80024e6:	683a      	ldr	r2, [r7, #0]
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d001      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	e106      	b.n	80026fe <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d073      	beq.n	80025e4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	685b      	ldr	r3, [r3, #4]
 8002500:	2b03      	cmp	r3, #3
 8002502:	d129      	bne.n	8002558 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002504:	4b81      	ldr	r3, [pc, #516]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800250c:	2b00      	cmp	r3, #0
 800250e:	d101      	bne.n	8002514 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e0f4      	b.n	80026fe <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002514:	f000 f99e 	bl	8002854 <RCC_GetSysClockFreqFromPLLSource>
 8002518:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	4a7c      	ldr	r2, [pc, #496]	@ (8002710 <HAL_RCC_ClockConfig+0x268>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d93f      	bls.n	80025a2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002522:	4b7a      	ldr	r3, [pc, #488]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002524:	689b      	ldr	r3, [r3, #8]
 8002526:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d009      	beq.n	8002542 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002536:	2b00      	cmp	r3, #0
 8002538:	d033      	beq.n	80025a2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800253e:	2b00      	cmp	r3, #0
 8002540:	d12f      	bne.n	80025a2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002542:	4b72      	ldr	r3, [pc, #456]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002544:	689b      	ldr	r3, [r3, #8]
 8002546:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800254a:	4a70      	ldr	r2, [pc, #448]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 800254c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002550:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002552:	2380      	movs	r3, #128	@ 0x80
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	e024      	b.n	80025a2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	2b02      	cmp	r3, #2
 800255e:	d107      	bne.n	8002570 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002560:	4b6a      	ldr	r3, [pc, #424]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002568:	2b00      	cmp	r3, #0
 800256a:	d109      	bne.n	8002580 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e0c6      	b.n	80026fe <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002570:	4b66      	ldr	r3, [pc, #408]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002578:	2b00      	cmp	r3, #0
 800257a:	d101      	bne.n	8002580 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	e0be      	b.n	80026fe <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002580:	f000 f8ce 	bl	8002720 <HAL_RCC_GetSysClockFreq>
 8002584:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	4a61      	ldr	r2, [pc, #388]	@ (8002710 <HAL_RCC_ClockConfig+0x268>)
 800258a:	4293      	cmp	r3, r2
 800258c:	d909      	bls.n	80025a2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800258e:	4b5f      	ldr	r3, [pc, #380]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002590:	689b      	ldr	r3, [r3, #8]
 8002592:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002596:	4a5d      	ldr	r2, [pc, #372]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002598:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800259c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800259e:	2380      	movs	r3, #128	@ 0x80
 80025a0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80025a2:	4b5a      	ldr	r3, [pc, #360]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	f023 0203 	bic.w	r2, r3, #3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	4957      	ldr	r1, [pc, #348]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80025b0:	4313      	orrs	r3, r2
 80025b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025b4:	f7ff f8d8 	bl	8001768 <HAL_GetTick>
 80025b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ba:	e00a      	b.n	80025d2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025bc:	f7ff f8d4 	bl	8001768 <HAL_GetTick>
 80025c0:	4602      	mov	r2, r0
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	1ad3      	subs	r3, r2, r3
 80025c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d901      	bls.n	80025d2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80025ce:	2303      	movs	r3, #3
 80025d0:	e095      	b.n	80026fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025d2:	4b4e      	ldr	r3, [pc, #312]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f003 020c 	and.w	r2, r3, #12
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	685b      	ldr	r3, [r3, #4]
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d1eb      	bne.n	80025bc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	f003 0302 	and.w	r3, r3, #2
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d023      	beq.n	8002638 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	f003 0304 	and.w	r3, r3, #4
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d005      	beq.n	8002608 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025fc:	4b43      	ldr	r3, [pc, #268]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	4a42      	ldr	r2, [pc, #264]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002602:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002606:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0308 	and.w	r3, r3, #8
 8002610:	2b00      	cmp	r3, #0
 8002612:	d007      	beq.n	8002624 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8002614:	4b3d      	ldr	r3, [pc, #244]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800261c:	4a3b      	ldr	r2, [pc, #236]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 800261e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002622:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002624:	4b39      	ldr	r3, [pc, #228]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002626:	689b      	ldr	r3, [r3, #8]
 8002628:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	4936      	ldr	r1, [pc, #216]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002632:	4313      	orrs	r3, r2
 8002634:	608b      	str	r3, [r1, #8]
 8002636:	e008      	b.n	800264a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002638:	697b      	ldr	r3, [r7, #20]
 800263a:	2b80      	cmp	r3, #128	@ 0x80
 800263c:	d105      	bne.n	800264a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800263e:	4b33      	ldr	r3, [pc, #204]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	4a32      	ldr	r2, [pc, #200]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 8002644:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002648:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800264a:	4b2f      	ldr	r3, [pc, #188]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 030f 	and.w	r3, r3, #15
 8002652:	683a      	ldr	r2, [r7, #0]
 8002654:	429a      	cmp	r2, r3
 8002656:	d21d      	bcs.n	8002694 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002658:	4b2b      	ldr	r3, [pc, #172]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f023 020f 	bic.w	r2, r3, #15
 8002660:	4929      	ldr	r1, [pc, #164]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 8002662:	683b      	ldr	r3, [r7, #0]
 8002664:	4313      	orrs	r3, r2
 8002666:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002668:	f7ff f87e 	bl	8001768 <HAL_GetTick>
 800266c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266e:	e00a      	b.n	8002686 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002670:	f7ff f87a 	bl	8001768 <HAL_GetTick>
 8002674:	4602      	mov	r2, r0
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800267e:	4293      	cmp	r3, r2
 8002680:	d901      	bls.n	8002686 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8002682:	2303      	movs	r3, #3
 8002684:	e03b      	b.n	80026fe <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002686:	4b20      	ldr	r3, [pc, #128]	@ (8002708 <HAL_RCC_ClockConfig+0x260>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f003 030f 	and.w	r3, r3, #15
 800268e:	683a      	ldr	r2, [r7, #0]
 8002690:	429a      	cmp	r2, r3
 8002692:	d1ed      	bne.n	8002670 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0304 	and.w	r3, r3, #4
 800269c:	2b00      	cmp	r3, #0
 800269e:	d008      	beq.n	80026b2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026a0:	4b1a      	ldr	r3, [pc, #104]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80026a2:	689b      	ldr	r3, [r3, #8]
 80026a4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	68db      	ldr	r3, [r3, #12]
 80026ac:	4917      	ldr	r1, [pc, #92]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80026ae:	4313      	orrs	r3, r2
 80026b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f003 0308 	and.w	r3, r3, #8
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d009      	beq.n	80026d2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026be:	4b13      	ldr	r3, [pc, #76]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	691b      	ldr	r3, [r3, #16]
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	490f      	ldr	r1, [pc, #60]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80026d2:	f000 f825 	bl	8002720 <HAL_RCC_GetSysClockFreq>
 80026d6:	4602      	mov	r2, r0
 80026d8:	4b0c      	ldr	r3, [pc, #48]	@ (800270c <HAL_RCC_ClockConfig+0x264>)
 80026da:	689b      	ldr	r3, [r3, #8]
 80026dc:	091b      	lsrs	r3, r3, #4
 80026de:	f003 030f 	and.w	r3, r3, #15
 80026e2:	490c      	ldr	r1, [pc, #48]	@ (8002714 <HAL_RCC_ClockConfig+0x26c>)
 80026e4:	5ccb      	ldrb	r3, [r1, r3]
 80026e6:	f003 031f 	and.w	r3, r3, #31
 80026ea:	fa22 f303 	lsr.w	r3, r2, r3
 80026ee:	4a0a      	ldr	r2, [pc, #40]	@ (8002718 <HAL_RCC_ClockConfig+0x270>)
 80026f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80026f2:	4b0a      	ldr	r3, [pc, #40]	@ (800271c <HAL_RCC_ClockConfig+0x274>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7fe ffea 	bl	80016d0 <HAL_InitTick>
 80026fc:	4603      	mov	r3, r0
}
 80026fe:	4618      	mov	r0, r3
 8002700:	3718      	adds	r7, #24
 8002702:	46bd      	mov	sp, r7
 8002704:	bd80      	pop	{r7, pc}
 8002706:	bf00      	nop
 8002708:	40022000 	.word	0x40022000
 800270c:	40021000 	.word	0x40021000
 8002710:	04c4b400 	.word	0x04c4b400
 8002714:	080052a4 	.word	0x080052a4
 8002718:	20000004 	.word	0x20000004
 800271c:	20000008 	.word	0x20000008

08002720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002720:	b480      	push	{r7}
 8002722:	b087      	sub	sp, #28
 8002724:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002726:	4b2c      	ldr	r3, [pc, #176]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d102      	bne.n	8002738 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002732:	4b2a      	ldr	r3, [pc, #168]	@ (80027dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002734:	613b      	str	r3, [r7, #16]
 8002736:	e047      	b.n	80027c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002738:	4b27      	ldr	r3, [pc, #156]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f003 030c 	and.w	r3, r3, #12
 8002740:	2b08      	cmp	r3, #8
 8002742:	d102      	bne.n	800274a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002744:	4b26      	ldr	r3, [pc, #152]	@ (80027e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002746:	613b      	str	r3, [r7, #16]
 8002748:	e03e      	b.n	80027c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800274a:	4b23      	ldr	r3, [pc, #140]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 030c 	and.w	r3, r3, #12
 8002752:	2b0c      	cmp	r3, #12
 8002754:	d136      	bne.n	80027c4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002756:	4b20      	ldr	r3, [pc, #128]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f003 0303 	and.w	r3, r3, #3
 800275e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002760:	4b1d      	ldr	r3, [pc, #116]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002762:	68db      	ldr	r3, [r3, #12]
 8002764:	091b      	lsrs	r3, r3, #4
 8002766:	f003 030f 	and.w	r3, r3, #15
 800276a:	3301      	adds	r3, #1
 800276c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2b03      	cmp	r3, #3
 8002772:	d10c      	bne.n	800278e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002774:	4a1a      	ldr	r2, [pc, #104]	@ (80027e0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8002776:	68bb      	ldr	r3, [r7, #8]
 8002778:	fbb2 f3f3 	udiv	r3, r2, r3
 800277c:	4a16      	ldr	r2, [pc, #88]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800277e:	68d2      	ldr	r2, [r2, #12]
 8002780:	0a12      	lsrs	r2, r2, #8
 8002782:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002786:	fb02 f303 	mul.w	r3, r2, r3
 800278a:	617b      	str	r3, [r7, #20]
      break;
 800278c:	e00c      	b.n	80027a8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800278e:	4a13      	ldr	r2, [pc, #76]	@ (80027dc <HAL_RCC_GetSysClockFreq+0xbc>)
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	fbb2 f3f3 	udiv	r3, r2, r3
 8002796:	4a10      	ldr	r2, [pc, #64]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002798:	68d2      	ldr	r2, [r2, #12]
 800279a:	0a12      	lsrs	r2, r2, #8
 800279c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80027a0:	fb02 f303 	mul.w	r3, r2, r3
 80027a4:	617b      	str	r3, [r7, #20]
      break;
 80027a6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80027a8:	4b0b      	ldr	r3, [pc, #44]	@ (80027d8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	0e5b      	lsrs	r3, r3, #25
 80027ae:	f003 0303 	and.w	r3, r3, #3
 80027b2:	3301      	adds	r3, #1
 80027b4:	005b      	lsls	r3, r3, #1
 80027b6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80027b8:	697a      	ldr	r2, [r7, #20]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80027c0:	613b      	str	r3, [r7, #16]
 80027c2:	e001      	b.n	80027c8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80027c8:	693b      	ldr	r3, [r7, #16]
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	371c      	adds	r7, #28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	40021000 	.word	0x40021000
 80027dc:	00f42400 	.word	0x00f42400
 80027e0:	016e3600 	.word	0x016e3600

080027e4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80027e8:	4b03      	ldr	r3, [pc, #12]	@ (80027f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80027ea:	681b      	ldr	r3, [r3, #0]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	20000004 	.word	0x20000004

080027fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002800:	f7ff fff0 	bl	80027e4 <HAL_RCC_GetHCLKFreq>
 8002804:	4602      	mov	r2, r0
 8002806:	4b06      	ldr	r3, [pc, #24]	@ (8002820 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	0a1b      	lsrs	r3, r3, #8
 800280c:	f003 0307 	and.w	r3, r3, #7
 8002810:	4904      	ldr	r1, [pc, #16]	@ (8002824 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002812:	5ccb      	ldrb	r3, [r1, r3]
 8002814:	f003 031f 	and.w	r3, r3, #31
 8002818:	fa22 f303 	lsr.w	r3, r2, r3
}
 800281c:	4618      	mov	r0, r3
 800281e:	bd80      	pop	{r7, pc}
 8002820:	40021000 	.word	0x40021000
 8002824:	080052b4 	.word	0x080052b4

08002828 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800282c:	f7ff ffda 	bl	80027e4 <HAL_RCC_GetHCLKFreq>
 8002830:	4602      	mov	r2, r0
 8002832:	4b06      	ldr	r3, [pc, #24]	@ (800284c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002834:	689b      	ldr	r3, [r3, #8]
 8002836:	0adb      	lsrs	r3, r3, #11
 8002838:	f003 0307 	and.w	r3, r3, #7
 800283c:	4904      	ldr	r1, [pc, #16]	@ (8002850 <HAL_RCC_GetPCLK2Freq+0x28>)
 800283e:	5ccb      	ldrb	r3, [r1, r3]
 8002840:	f003 031f 	and.w	r3, r3, #31
 8002844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002848:	4618      	mov	r0, r3
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40021000 	.word	0x40021000
 8002850:	080052b4 	.word	0x080052b4

08002854 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002854:	b480      	push	{r7}
 8002856:	b087      	sub	sp, #28
 8002858:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800285a:	4b1e      	ldr	r3, [pc, #120]	@ (80028d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800285c:	68db      	ldr	r3, [r3, #12]
 800285e:	f003 0303 	and.w	r3, r3, #3
 8002862:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002864:	4b1b      	ldr	r3, [pc, #108]	@ (80028d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 030f 	and.w	r3, r3, #15
 800286e:	3301      	adds	r3, #1
 8002870:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	2b03      	cmp	r3, #3
 8002876:	d10c      	bne.n	8002892 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002878:	4a17      	ldr	r2, [pc, #92]	@ (80028d8 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002880:	4a14      	ldr	r2, [pc, #80]	@ (80028d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002882:	68d2      	ldr	r2, [r2, #12]
 8002884:	0a12      	lsrs	r2, r2, #8
 8002886:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800288a:	fb02 f303 	mul.w	r3, r2, r3
 800288e:	617b      	str	r3, [r7, #20]
    break;
 8002890:	e00c      	b.n	80028ac <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002892:	4a12      	ldr	r2, [pc, #72]	@ (80028dc <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	fbb2 f3f3 	udiv	r3, r2, r3
 800289a:	4a0e      	ldr	r2, [pc, #56]	@ (80028d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800289c:	68d2      	ldr	r2, [r2, #12]
 800289e:	0a12      	lsrs	r2, r2, #8
 80028a0:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80028a4:	fb02 f303 	mul.w	r3, r2, r3
 80028a8:	617b      	str	r3, [r7, #20]
    break;
 80028aa:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80028ac:	4b09      	ldr	r3, [pc, #36]	@ (80028d4 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80028ae:	68db      	ldr	r3, [r3, #12]
 80028b0:	0e5b      	lsrs	r3, r3, #25
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	3301      	adds	r3, #1
 80028b8:	005b      	lsls	r3, r3, #1
 80028ba:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c4:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80028c6:	687b      	ldr	r3, [r7, #4]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	371c      	adds	r7, #28
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr
 80028d4:	40021000 	.word	0x40021000
 80028d8:	016e3600 	.word	0x016e3600
 80028dc:	00f42400 	.word	0x00f42400

080028e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b086      	sub	sp, #24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80028e8:	2300      	movs	r3, #0
 80028ea:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80028ec:	2300      	movs	r3, #0
 80028ee:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	f000 8098 	beq.w	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80028fe:	2300      	movs	r3, #0
 8002900:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002902:	4b43      	ldr	r3, [pc, #268]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002904:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002906:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d10d      	bne.n	800292a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800290e:	4b40      	ldr	r3, [pc, #256]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002912:	4a3f      	ldr	r2, [pc, #252]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002914:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002918:	6593      	str	r3, [r2, #88]	@ 0x58
 800291a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800291c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800291e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002926:	2301      	movs	r3, #1
 8002928:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800292a:	4b3a      	ldr	r3, [pc, #232]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	4a39      	ldr	r2, [pc, #228]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002930:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002934:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002936:	f7fe ff17 	bl	8001768 <HAL_GetTick>
 800293a:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800293c:	e009      	b.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800293e:	f7fe ff13 	bl	8001768 <HAL_GetTick>
 8002942:	4602      	mov	r2, r0
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	1ad3      	subs	r3, r2, r3
 8002948:	2b02      	cmp	r3, #2
 800294a:	d902      	bls.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	74fb      	strb	r3, [r7, #19]
        break;
 8002950:	e005      	b.n	800295e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002952:	4b30      	ldr	r3, [pc, #192]	@ (8002a14 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800295a:	2b00      	cmp	r3, #0
 800295c:	d0ef      	beq.n	800293e <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800295e:	7cfb      	ldrb	r3, [r7, #19]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d159      	bne.n	8002a18 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002964:	4b2a      	ldr	r3, [pc, #168]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800296a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800296e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d01e      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	429a      	cmp	r2, r3
 800297e:	d019      	beq.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002980:	4b23      	ldr	r3, [pc, #140]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002982:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002986:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800298a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800298c:	4b20      	ldr	r3, [pc, #128]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800298e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002992:	4a1f      	ldr	r2, [pc, #124]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002998:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800299c:	4b1c      	ldr	r3, [pc, #112]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800299e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029a4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029a8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80029ac:	4a18      	ldr	r2, [pc, #96]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80029b4:	697b      	ldr	r3, [r7, #20]
 80029b6:	f003 0301 	and.w	r3, r3, #1
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d016      	beq.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029be:	f7fe fed3 	bl	8001768 <HAL_GetTick>
 80029c2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029c4:	e00b      	b.n	80029de <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80029c6:	f7fe fecf 	bl	8001768 <HAL_GetTick>
 80029ca:	4602      	mov	r2, r0
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	1ad3      	subs	r3, r2, r3
 80029d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d902      	bls.n	80029de <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80029d8:	2303      	movs	r3, #3
 80029da:	74fb      	strb	r3, [r7, #19]
            break;
 80029dc:	e006      	b.n	80029ec <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80029de:	4b0c      	ldr	r3, [pc, #48]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d0ec      	beq.n	80029c6 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80029ec:	7cfb      	ldrb	r3, [r7, #19]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d10b      	bne.n	8002a0a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80029f2:	4b07      	ldr	r3, [pc, #28]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80029f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a00:	4903      	ldr	r1, [pc, #12]	@ (8002a10 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002a02:	4313      	orrs	r3, r2
 8002a04:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002a08:	e008      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002a0a:	7cfb      	ldrb	r3, [r7, #19]
 8002a0c:	74bb      	strb	r3, [r7, #18]
 8002a0e:	e005      	b.n	8002a1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002a10:	40021000 	.word	0x40021000
 8002a14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002a18:	7cfb      	ldrb	r3, [r7, #19]
 8002a1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a1c:	7c7b      	ldrb	r3, [r7, #17]
 8002a1e:	2b01      	cmp	r3, #1
 8002a20:	d105      	bne.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a22:	4ba7      	ldr	r3, [pc, #668]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a26:	4aa6      	ldr	r2, [pc, #664]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a2c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00a      	beq.n	8002a50 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a3a:	4ba1      	ldr	r3, [pc, #644]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a40:	f023 0203 	bic.w	r2, r3, #3
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	499d      	ldr	r1, [pc, #628]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0302 	and.w	r3, r3, #2
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00a      	beq.n	8002a72 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a5c:	4b98      	ldr	r3, [pc, #608]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a62:	f023 020c 	bic.w	r2, r3, #12
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	4995      	ldr	r1, [pc, #596]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f003 0304 	and.w	r3, r3, #4
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00a      	beq.n	8002a94 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a7e:	4b90      	ldr	r3, [pc, #576]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a84:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	498c      	ldr	r1, [pc, #560]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0308 	and.w	r3, r3, #8
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d00a      	beq.n	8002ab6 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002aa0:	4b87      	ldr	r3, [pc, #540]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aa6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	691b      	ldr	r3, [r3, #16]
 8002aae:	4984      	ldr	r1, [pc, #528]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f003 0310 	and.w	r3, r3, #16
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d00a      	beq.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ac2:	4b7f      	ldr	r3, [pc, #508]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ac8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	695b      	ldr	r3, [r3, #20]
 8002ad0:	497b      	ldr	r1, [pc, #492]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f003 0320 	and.w	r3, r3, #32
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d00a      	beq.n	8002afa <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002ae4:	4b76      	ldr	r3, [pc, #472]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002aea:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	4973      	ldr	r1, [pc, #460]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00a      	beq.n	8002b1c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002b06:	4b6e      	ldr	r3, [pc, #440]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b0c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	69db      	ldr	r3, [r3, #28]
 8002b14:	496a      	ldr	r1, [pc, #424]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b16:	4313      	orrs	r3, r2
 8002b18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d00a      	beq.n	8002b3e <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002b28:	4b65      	ldr	r3, [pc, #404]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b2e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a1b      	ldr	r3, [r3, #32]
 8002b36:	4962      	ldr	r1, [pc, #392]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d00a      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002b4a:	4b5d      	ldr	r3, [pc, #372]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b50:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b58:	4959      	ldr	r1, [pc, #356]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b5a:	4313      	orrs	r3, r2
 8002b5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d00a      	beq.n	8002b82 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002b6c:	4b54      	ldr	r3, [pc, #336]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002b72:	f023 0203 	bic.w	r2, r3, #3
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b7a:	4951      	ldr	r1, [pc, #324]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b7c:	4313      	orrs	r3, r2
 8002b7e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002b8e:	4b4c      	ldr	r3, [pc, #304]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b90:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b94:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b9c:	4948      	ldr	r1, [pc, #288]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d015      	beq.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002bb0:	4b43      	ldr	r3, [pc, #268]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bb6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbe:	4940      	ldr	r1, [pc, #256]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002bce:	d105      	bne.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002bd0:	4b3b      	ldr	r3, [pc, #236]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bd2:	68db      	ldr	r3, [r3, #12]
 8002bd4:	4a3a      	ldr	r2, [pc, #232]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002bda:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d015      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002be8:	4b35      	ldr	r3, [pc, #212]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002bee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bf6:	4932      	ldr	r1, [pc, #200]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c06:	d105      	bne.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c08:	4b2d      	ldr	r3, [pc, #180]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	4a2c      	ldr	r2, [pc, #176]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c12:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d015      	beq.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002c20:	4b27      	ldr	r3, [pc, #156]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c26:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c2e:	4924      	ldr	r1, [pc, #144]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002c3e:	d105      	bne.n	8002c4c <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c40:	4b1f      	ldr	r3, [pc, #124]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	4a1e      	ldr	r2, [pc, #120]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c4a:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d015      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c58:	4b19      	ldr	r3, [pc, #100]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c5e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c66:	4916      	ldr	r1, [pc, #88]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c72:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002c76:	d105      	bne.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	4a10      	ldr	r2, [pc, #64]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c7e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c82:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d019      	beq.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002c90:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002c92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002c96:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9e:	4908      	ldr	r1, [pc, #32]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002caa:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002cae:	d109      	bne.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002cb0:	4b03      	ldr	r3, [pc, #12]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	4a02      	ldr	r2, [pc, #8]	@ (8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002cb6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002cba:	60d3      	str	r3, [r2, #12]
 8002cbc:	e002      	b.n	8002cc4 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002cbe:	bf00      	nop
 8002cc0:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d015      	beq.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002cd0:	4b29      	ldr	r3, [pc, #164]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cd6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cde:	4926      	ldr	r1, [pc, #152]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002ce0:	4313      	orrs	r3, r2
 8002ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cea:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002cee:	d105      	bne.n	8002cfc <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002cf0:	4b21      	ldr	r3, [pc, #132]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	4a20      	ldr	r2, [pc, #128]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002cf6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cfa:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d015      	beq.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8002d08:	4b1b      	ldr	r3, [pc, #108]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002d0e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d16:	4918      	ldr	r1, [pc, #96]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002d22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d26:	d105      	bne.n	8002d34 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8002d28:	4b13      	ldr	r3, [pc, #76]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d2a:	68db      	ldr	r3, [r3, #12]
 8002d2c:	4a12      	ldr	r2, [pc, #72]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d2e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002d32:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d015      	beq.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8002d40:	4b0d      	ldr	r3, [pc, #52]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d42:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8002d46:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d4e:	490a      	ldr	r1, [pc, #40]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d50:	4313      	orrs	r3, r2
 8002d52:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d5a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002d5e:	d105      	bne.n	8002d6c <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d60:	4b05      	ldr	r3, [pc, #20]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d62:	68db      	ldr	r3, [r3, #12]
 8002d64:	4a04      	ldr	r2, [pc, #16]	@ (8002d78 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8002d66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002d6a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002d6c:	7cbb      	ldrb	r3, [r7, #18]
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	3718      	adds	r7, #24
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}
 8002d76:	bf00      	nop
 8002d78:	40021000 	.word	0x40021000

08002d7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b082      	sub	sp, #8
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d101      	bne.n	8002d8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	e049      	b.n	8002e22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d106      	bne.n	8002da8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002da2:	6878      	ldr	r0, [r7, #4]
 8002da4:	f7fe fb4e 	bl	8001444 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2202      	movs	r2, #2
 8002dac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	3304      	adds	r3, #4
 8002db8:	4619      	mov	r1, r3
 8002dba:	4610      	mov	r0, r2
 8002dbc:	f000 fc70 	bl	80036a0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	2201      	movs	r2, #1
 8002dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	2201      	movs	r2, #1
 8002ddc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	2201      	movs	r2, #1
 8002dec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2201      	movs	r2, #1
 8002e04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2201      	movs	r2, #1
 8002e14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002e20:	2300      	movs	r3, #0
}
 8002e22:	4618      	mov	r0, r3
 8002e24:	3708      	adds	r7, #8
 8002e26:	46bd      	mov	sp, r7
 8002e28:	bd80      	pop	{r7, pc}
	...

08002e2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b085      	sub	sp, #20
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d001      	beq.n	8002e44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e40:	2301      	movs	r3, #1
 8002e42:	e054      	b.n	8002eee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68da      	ldr	r2, [r3, #12]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f042 0201 	orr.w	r2, r2, #1
 8002e5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a26      	ldr	r2, [pc, #152]	@ (8002efc <HAL_TIM_Base_Start_IT+0xd0>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d022      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x80>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e6e:	d01d      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x80>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a22      	ldr	r2, [pc, #136]	@ (8002f00 <HAL_TIM_Base_Start_IT+0xd4>)
 8002e76:	4293      	cmp	r3, r2
 8002e78:	d018      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x80>
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	4a21      	ldr	r2, [pc, #132]	@ (8002f04 <HAL_TIM_Base_Start_IT+0xd8>)
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d013      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x80>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	4a1f      	ldr	r2, [pc, #124]	@ (8002f08 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d00e      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x80>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	4a1e      	ldr	r2, [pc, #120]	@ (8002f0c <HAL_TIM_Base_Start_IT+0xe0>)
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d009      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x80>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a1c      	ldr	r2, [pc, #112]	@ (8002f10 <HAL_TIM_Base_Start_IT+0xe4>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d004      	beq.n	8002eac <HAL_TIM_Base_Start_IT+0x80>
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a1b      	ldr	r2, [pc, #108]	@ (8002f14 <HAL_TIM_Base_Start_IT+0xe8>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d115      	bne.n	8002ed8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	689a      	ldr	r2, [r3, #8]
 8002eb2:	4b19      	ldr	r3, [pc, #100]	@ (8002f18 <HAL_TIM_Base_Start_IT+0xec>)
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2b06      	cmp	r3, #6
 8002ebc:	d015      	beq.n	8002eea <HAL_TIM_Base_Start_IT+0xbe>
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002ec4:	d011      	beq.n	8002eea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	681a      	ldr	r2, [r3, #0]
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f042 0201 	orr.w	r2, r2, #1
 8002ed4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ed6:	e008      	b.n	8002eea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f042 0201 	orr.w	r2, r2, #1
 8002ee6:	601a      	str	r2, [r3, #0]
 8002ee8:	e000      	b.n	8002eec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002eec:	2300      	movs	r3, #0
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40012c00 	.word	0x40012c00
 8002f00:	40000400 	.word	0x40000400
 8002f04:	40000800 	.word	0x40000800
 8002f08:	40000c00 	.word	0x40000c00
 8002f0c:	40013400 	.word	0x40013400
 8002f10:	40014000 	.word	0x40014000
 8002f14:	40015000 	.word	0x40015000
 8002f18:	00010007 	.word	0x00010007

08002f1c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	b086      	sub	sp, #24
 8002f20:	af00      	add	r7, sp, #0
 8002f22:	6078      	str	r0, [r7, #4]
 8002f24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d101      	bne.n	8002f30 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8002f2c:	2301      	movs	r3, #1
 8002f2e:	e097      	b.n	8003060 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d106      	bne.n	8002f4a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7fe fa9d 	bl	8001484 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2202      	movs	r2, #2
 8002f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	689b      	ldr	r3, [r3, #8]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8002f60:	f023 0307 	bic.w	r3, r3, #7
 8002f64:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	3304      	adds	r3, #4
 8002f6e:	4619      	mov	r1, r3
 8002f70:	4610      	mov	r0, r2
 8002f72:	f000 fb95 	bl	80036a0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	689b      	ldr	r3, [r3, #8]
 8002f7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002f98:	693b      	ldr	r3, [r7, #16]
 8002f9a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002f9e:	f023 0303 	bic.w	r3, r3, #3
 8002fa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	689a      	ldr	r2, [r3, #8]
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	021b      	lsls	r3, r3, #8
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	693a      	ldr	r2, [r7, #16]
 8002fb2:	4313      	orrs	r3, r2
 8002fb4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8002fb6:	693b      	ldr	r3, [r7, #16]
 8002fb8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8002fbc:	f023 030c 	bic.w	r3, r3, #12
 8002fc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002fc2:	693b      	ldr	r3, [r7, #16]
 8002fc4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002fc8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fcc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	68da      	ldr	r2, [r3, #12]
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	69db      	ldr	r3, [r3, #28]
 8002fd6:	021b      	lsls	r3, r3, #8
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	691b      	ldr	r3, [r3, #16]
 8002fe4:	011a      	lsls	r2, r3, #4
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	6a1b      	ldr	r3, [r3, #32]
 8002fea:	031b      	lsls	r3, r3, #12
 8002fec:	4313      	orrs	r3, r2
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8002ffa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003002:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003004:	683b      	ldr	r3, [r7, #0]
 8003006:	685a      	ldr	r2, [r3, #4]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	695b      	ldr	r3, [r3, #20]
 800300c:	011b      	lsls	r3, r3, #4
 800300e:	4313      	orrs	r3, r2
 8003010:	68fa      	ldr	r2, [r7, #12]
 8003012:	4313      	orrs	r3, r2
 8003014:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	697a      	ldr	r2, [r7, #20]
 800301c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	693a      	ldr	r2, [r7, #16]
 8003024:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	68fa      	ldr	r2, [r7, #12]
 800302c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	2201      	movs	r2, #1
 8003032:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2201      	movs	r2, #1
 800303a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2201      	movs	r2, #1
 8003042:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	2201      	movs	r2, #1
 800304a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2201      	movs	r2, #1
 8003052:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}

08003068 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003078:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003080:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003088:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003090:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003092:	683b      	ldr	r3, [r7, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d110      	bne.n	80030ba <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003098:	7bfb      	ldrb	r3, [r7, #15]
 800309a:	2b01      	cmp	r3, #1
 800309c:	d102      	bne.n	80030a4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800309e:	7b7b      	ldrb	r3, [r7, #13]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d001      	beq.n	80030a8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e069      	b.n	800317c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2202      	movs	r2, #2
 80030ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2202      	movs	r2, #2
 80030b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030b8:	e031      	b.n	800311e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	2b04      	cmp	r3, #4
 80030be:	d110      	bne.n	80030e2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80030c0:	7bbb      	ldrb	r3, [r7, #14]
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d102      	bne.n	80030cc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80030c6:	7b3b      	ldrb	r3, [r7, #12]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d001      	beq.n	80030d0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80030cc:	2301      	movs	r3, #1
 80030ce:	e055      	b.n	800317c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2202      	movs	r2, #2
 80030d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	2202      	movs	r2, #2
 80030dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80030e0:	e01d      	b.n	800311e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80030e2:	7bfb      	ldrb	r3, [r7, #15]
 80030e4:	2b01      	cmp	r3, #1
 80030e6:	d108      	bne.n	80030fa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80030e8:	7bbb      	ldrb	r3, [r7, #14]
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	d105      	bne.n	80030fa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80030ee:	7b7b      	ldrb	r3, [r7, #13]
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d102      	bne.n	80030fa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80030f4:	7b3b      	ldrb	r3, [r7, #12]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d001      	beq.n	80030fe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e03e      	b.n	800317c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2202      	movs	r2, #2
 8003102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2202      	movs	r2, #2
 800310a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	2202      	movs	r2, #2
 8003112:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2202      	movs	r2, #2
 800311a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	2b00      	cmp	r3, #0
 8003122:	d003      	beq.n	800312c <HAL_TIM_Encoder_Start+0xc4>
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	2b04      	cmp	r3, #4
 8003128:	d008      	beq.n	800313c <HAL_TIM_Encoder_Start+0xd4>
 800312a:	e00f      	b.n	800314c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2201      	movs	r2, #1
 8003132:	2100      	movs	r1, #0
 8003134:	4618      	mov	r0, r3
 8003136:	f000 fc03 	bl	8003940 <TIM_CCxChannelCmd>
      break;
 800313a:	e016      	b.n	800316a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2201      	movs	r2, #1
 8003142:	2104      	movs	r1, #4
 8003144:	4618      	mov	r0, r3
 8003146:	f000 fbfb 	bl	8003940 <TIM_CCxChannelCmd>
      break;
 800314a:	e00e      	b.n	800316a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2201      	movs	r2, #1
 8003152:	2100      	movs	r1, #0
 8003154:	4618      	mov	r0, r3
 8003156:	f000 fbf3 	bl	8003940 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2201      	movs	r2, #1
 8003160:	2104      	movs	r1, #4
 8003162:	4618      	mov	r0, r3
 8003164:	f000 fbec 	bl	8003940 <TIM_CCxChannelCmd>
      break;
 8003168:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f042 0201 	orr.w	r2, r2, #1
 8003178:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800317a:	2300      	movs	r3, #0
}
 800317c:	4618      	mov	r0, r3
 800317e:	3710      	adds	r7, #16
 8003180:	46bd      	mov	sp, r7
 8003182:	bd80      	pop	{r7, pc}

08003184 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d020      	beq.n	80031e8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	f003 0302 	and.w	r3, r3, #2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d01b      	beq.n	80031e8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f06f 0202 	mvn.w	r2, #2
 80031b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2201      	movs	r2, #1
 80031be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	f003 0303 	and.w	r3, r3, #3
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d003      	beq.n	80031d6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80031ce:	6878      	ldr	r0, [r7, #4]
 80031d0:	f000 fa48 	bl	8003664 <HAL_TIM_IC_CaptureCallback>
 80031d4:	e005      	b.n	80031e2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f000 fa3a 	bl	8003650 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f000 fa4b 	bl	8003678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	f003 0304 	and.w	r3, r3, #4
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d020      	beq.n	8003234 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d01b      	beq.n	8003234 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f06f 0204 	mvn.w	r2, #4
 8003204:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2202      	movs	r2, #2
 800320a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	699b      	ldr	r3, [r3, #24]
 8003212:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f000 fa22 	bl	8003664 <HAL_TIM_IC_CaptureCallback>
 8003220:	e005      	b.n	800322e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003222:	6878      	ldr	r0, [r7, #4]
 8003224:	f000 fa14 	bl	8003650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003228:	6878      	ldr	r0, [r7, #4]
 800322a:	f000 fa25 	bl	8003678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	f003 0308 	and.w	r3, r3, #8
 800323a:	2b00      	cmp	r3, #0
 800323c:	d020      	beq.n	8003280 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f003 0308 	and.w	r3, r3, #8
 8003244:	2b00      	cmp	r3, #0
 8003246:	d01b      	beq.n	8003280 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f06f 0208 	mvn.w	r2, #8
 8003250:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2204      	movs	r2, #4
 8003256:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	69db      	ldr	r3, [r3, #28]
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	2b00      	cmp	r3, #0
 8003264:	d003      	beq.n	800326e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003266:	6878      	ldr	r0, [r7, #4]
 8003268:	f000 f9fc 	bl	8003664 <HAL_TIM_IC_CaptureCallback>
 800326c:	e005      	b.n	800327a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f9ee 	bl	8003650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f000 f9ff 	bl	8003678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003280:	68bb      	ldr	r3, [r7, #8]
 8003282:	f003 0310 	and.w	r3, r3, #16
 8003286:	2b00      	cmp	r3, #0
 8003288:	d020      	beq.n	80032cc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f003 0310 	and.w	r3, r3, #16
 8003290:	2b00      	cmp	r3, #0
 8003292:	d01b      	beq.n	80032cc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f06f 0210 	mvn.w	r2, #16
 800329c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2208      	movs	r2, #8
 80032a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	69db      	ldr	r3, [r3, #28]
 80032aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d003      	beq.n	80032ba <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80032b2:	6878      	ldr	r0, [r7, #4]
 80032b4:	f000 f9d6 	bl	8003664 <HAL_TIM_IC_CaptureCallback>
 80032b8:	e005      	b.n	80032c6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 f9c8 	bl	8003650 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 f9d9 	bl	8003678 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80032cc:	68bb      	ldr	r3, [r7, #8]
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d00c      	beq.n	80032f0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	f003 0301 	and.w	r3, r3, #1
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d007      	beq.n	80032f0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f06f 0201 	mvn.w	r2, #1
 80032e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7fd fec2 	bl	8001074 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80032f0:	68bb      	ldr	r3, [r7, #8]
 80032f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d104      	bne.n	8003304 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00c      	beq.n	800331e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800330a:	2b00      	cmp	r3, #0
 800330c:	d007      	beq.n	800331e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8003316:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003318:	6878      	ldr	r0, [r7, #4]
 800331a:	f000 fbd7 	bl	8003acc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800331e:	68bb      	ldr	r3, [r7, #8]
 8003320:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00c      	beq.n	8003342 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800332e:	2b00      	cmp	r3, #0
 8003330:	d007      	beq.n	8003342 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800333a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	f000 fbcf 	bl	8003ae0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003342:	68bb      	ldr	r3, [r7, #8]
 8003344:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003348:	2b00      	cmp	r3, #0
 800334a:	d00c      	beq.n	8003366 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003352:	2b00      	cmp	r3, #0
 8003354:	d007      	beq.n	8003366 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800335e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f000 f993 	bl	800368c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003366:	68bb      	ldr	r3, [r7, #8]
 8003368:	f003 0320 	and.w	r3, r3, #32
 800336c:	2b00      	cmp	r3, #0
 800336e:	d00c      	beq.n	800338a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	f003 0320 	and.w	r3, r3, #32
 8003376:	2b00      	cmp	r3, #0
 8003378:	d007      	beq.n	800338a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f06f 0220 	mvn.w	r2, #32
 8003382:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003384:	6878      	ldr	r0, [r7, #4]
 8003386:	f000 fb97 	bl	8003ab8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003390:	2b00      	cmp	r3, #0
 8003392:	d00c      	beq.n	80033ae <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d007      	beq.n	80033ae <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 80033a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f000 fba3 	bl	8003af4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d00c      	beq.n	80033d2 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d007      	beq.n	80033d2 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 80033ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	f000 fb9b 	bl	8003b08 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00c      	beq.n	80033f6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d007      	beq.n	80033f6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 80033ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80033f0:	6878      	ldr	r0, [r7, #4]
 80033f2:	f000 fb93 	bl	8003b1c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d00c      	beq.n	800341a <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d007      	beq.n	800341a <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8003412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8003414:	6878      	ldr	r0, [r7, #4]
 8003416:	f000 fb8b 	bl	8003b30 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800341a:	bf00      	nop
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
	...

08003424 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b084      	sub	sp, #16
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800342e:	2300      	movs	r3, #0
 8003430:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003438:	2b01      	cmp	r3, #1
 800343a:	d101      	bne.n	8003440 <HAL_TIM_ConfigClockSource+0x1c>
 800343c:	2302      	movs	r3, #2
 800343e:	e0f6      	b.n	800362e <HAL_TIM_ConfigClockSource+0x20a>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2202      	movs	r2, #2
 800344c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800345e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003462:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800346a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	68ba      	ldr	r2, [r7, #8]
 8003472:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a6f      	ldr	r2, [pc, #444]	@ (8003638 <HAL_TIM_ConfigClockSource+0x214>)
 800347a:	4293      	cmp	r3, r2
 800347c:	f000 80c1 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 8003480:	4a6d      	ldr	r2, [pc, #436]	@ (8003638 <HAL_TIM_ConfigClockSource+0x214>)
 8003482:	4293      	cmp	r3, r2
 8003484:	f200 80c6 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 8003488:	4a6c      	ldr	r2, [pc, #432]	@ (800363c <HAL_TIM_ConfigClockSource+0x218>)
 800348a:	4293      	cmp	r3, r2
 800348c:	f000 80b9 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 8003490:	4a6a      	ldr	r2, [pc, #424]	@ (800363c <HAL_TIM_ConfigClockSource+0x218>)
 8003492:	4293      	cmp	r3, r2
 8003494:	f200 80be 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 8003498:	4a69      	ldr	r2, [pc, #420]	@ (8003640 <HAL_TIM_ConfigClockSource+0x21c>)
 800349a:	4293      	cmp	r3, r2
 800349c:	f000 80b1 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 80034a0:	4a67      	ldr	r2, [pc, #412]	@ (8003640 <HAL_TIM_ConfigClockSource+0x21c>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	f200 80b6 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 80034a8:	4a66      	ldr	r2, [pc, #408]	@ (8003644 <HAL_TIM_ConfigClockSource+0x220>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	f000 80a9 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 80034b0:	4a64      	ldr	r2, [pc, #400]	@ (8003644 <HAL_TIM_ConfigClockSource+0x220>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	f200 80ae 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 80034b8:	4a63      	ldr	r2, [pc, #396]	@ (8003648 <HAL_TIM_ConfigClockSource+0x224>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	f000 80a1 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 80034c0:	4a61      	ldr	r2, [pc, #388]	@ (8003648 <HAL_TIM_ConfigClockSource+0x224>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	f200 80a6 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 80034c8:	4a60      	ldr	r2, [pc, #384]	@ (800364c <HAL_TIM_ConfigClockSource+0x228>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	f000 8099 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 80034d0:	4a5e      	ldr	r2, [pc, #376]	@ (800364c <HAL_TIM_ConfigClockSource+0x228>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	f200 809e 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 80034d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80034dc:	f000 8091 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 80034e0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80034e4:	f200 8096 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 80034e8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034ec:	f000 8089 	beq.w	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 80034f0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80034f4:	f200 808e 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 80034f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80034fc:	d03e      	beq.n	800357c <HAL_TIM_ConfigClockSource+0x158>
 80034fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003502:	f200 8087 	bhi.w	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 8003506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800350a:	f000 8086 	beq.w	800361a <HAL_TIM_ConfigClockSource+0x1f6>
 800350e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003512:	d87f      	bhi.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 8003514:	2b70      	cmp	r3, #112	@ 0x70
 8003516:	d01a      	beq.n	800354e <HAL_TIM_ConfigClockSource+0x12a>
 8003518:	2b70      	cmp	r3, #112	@ 0x70
 800351a:	d87b      	bhi.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 800351c:	2b60      	cmp	r3, #96	@ 0x60
 800351e:	d050      	beq.n	80035c2 <HAL_TIM_ConfigClockSource+0x19e>
 8003520:	2b60      	cmp	r3, #96	@ 0x60
 8003522:	d877      	bhi.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 8003524:	2b50      	cmp	r3, #80	@ 0x50
 8003526:	d03c      	beq.n	80035a2 <HAL_TIM_ConfigClockSource+0x17e>
 8003528:	2b50      	cmp	r3, #80	@ 0x50
 800352a:	d873      	bhi.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 800352c:	2b40      	cmp	r3, #64	@ 0x40
 800352e:	d058      	beq.n	80035e2 <HAL_TIM_ConfigClockSource+0x1be>
 8003530:	2b40      	cmp	r3, #64	@ 0x40
 8003532:	d86f      	bhi.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 8003534:	2b30      	cmp	r3, #48	@ 0x30
 8003536:	d064      	beq.n	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 8003538:	2b30      	cmp	r3, #48	@ 0x30
 800353a:	d86b      	bhi.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 800353c:	2b20      	cmp	r3, #32
 800353e:	d060      	beq.n	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 8003540:	2b20      	cmp	r3, #32
 8003542:	d867      	bhi.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
 8003544:	2b00      	cmp	r3, #0
 8003546:	d05c      	beq.n	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 8003548:	2b10      	cmp	r3, #16
 800354a:	d05a      	beq.n	8003602 <HAL_TIM_ConfigClockSource+0x1de>
 800354c:	e062      	b.n	8003614 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800355e:	f000 f9cf 	bl	8003900 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800356a:	68bb      	ldr	r3, [r7, #8]
 800356c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003570:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	68ba      	ldr	r2, [r7, #8]
 8003578:	609a      	str	r2, [r3, #8]
      break;
 800357a:	e04f      	b.n	800361c <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800358c:	f000 f9b8 	bl	8003900 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800359e:	609a      	str	r2, [r3, #8]
      break;
 80035a0:	e03c      	b.n	800361c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ae:	461a      	mov	r2, r3
 80035b0:	f000 f92a 	bl	8003808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	2150      	movs	r1, #80	@ 0x50
 80035ba:	4618      	mov	r0, r3
 80035bc:	f000 f983 	bl	80038c6 <TIM_ITRx_SetConfig>
      break;
 80035c0:	e02c      	b.n	800361c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035c6:	683b      	ldr	r3, [r7, #0]
 80035c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80035ce:	461a      	mov	r2, r3
 80035d0:	f000 f949 	bl	8003866 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	2160      	movs	r1, #96	@ 0x60
 80035da:	4618      	mov	r0, r3
 80035dc:	f000 f973 	bl	80038c6 <TIM_ITRx_SetConfig>
      break;
 80035e0:	e01c      	b.n	800361c <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80035ee:	461a      	mov	r2, r3
 80035f0:	f000 f90a 	bl	8003808 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	2140      	movs	r1, #64	@ 0x40
 80035fa:	4618      	mov	r0, r3
 80035fc:	f000 f963 	bl	80038c6 <TIM_ITRx_SetConfig>
      break;
 8003600:	e00c      	b.n	800361c <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681a      	ldr	r2, [r3, #0]
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4619      	mov	r1, r3
 800360c:	4610      	mov	r0, r2
 800360e:	f000 f95a 	bl	80038c6 <TIM_ITRx_SetConfig>
      break;
 8003612:	e003      	b.n	800361c <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
      break;
 8003618:	e000      	b.n	800361c <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800361a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	2200      	movs	r2, #0
 8003628:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800362c:	7bfb      	ldrb	r3, [r7, #15]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3710      	adds	r7, #16
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	00100070 	.word	0x00100070
 800363c:	00100060 	.word	0x00100060
 8003640:	00100050 	.word	0x00100050
 8003644:	00100040 	.word	0x00100040
 8003648:	00100030 	.word	0x00100030
 800364c:	00100020 	.word	0x00100020

08003650 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003658:	bf00      	nop
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr

08003664 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003664:	b480      	push	{r7}
 8003666:	b083      	sub	sp, #12
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003680:	bf00      	nop
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003694:	bf00      	nop
 8003696:	370c      	adds	r7, #12
 8003698:	46bd      	mov	sp, r7
 800369a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369e:	4770      	bx	lr

080036a0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
 80036a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	4a4c      	ldr	r2, [pc, #304]	@ (80037e4 <TIM_Base_SetConfig+0x144>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d017      	beq.n	80036e8 <TIM_Base_SetConfig+0x48>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036be:	d013      	beq.n	80036e8 <TIM_Base_SetConfig+0x48>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	4a49      	ldr	r2, [pc, #292]	@ (80037e8 <TIM_Base_SetConfig+0x148>)
 80036c4:	4293      	cmp	r3, r2
 80036c6:	d00f      	beq.n	80036e8 <TIM_Base_SetConfig+0x48>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	4a48      	ldr	r2, [pc, #288]	@ (80037ec <TIM_Base_SetConfig+0x14c>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d00b      	beq.n	80036e8 <TIM_Base_SetConfig+0x48>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	4a47      	ldr	r2, [pc, #284]	@ (80037f0 <TIM_Base_SetConfig+0x150>)
 80036d4:	4293      	cmp	r3, r2
 80036d6:	d007      	beq.n	80036e8 <TIM_Base_SetConfig+0x48>
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	4a46      	ldr	r2, [pc, #280]	@ (80037f4 <TIM_Base_SetConfig+0x154>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d003      	beq.n	80036e8 <TIM_Base_SetConfig+0x48>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	4a45      	ldr	r2, [pc, #276]	@ (80037f8 <TIM_Base_SetConfig+0x158>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d108      	bne.n	80036fa <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80036ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	68fa      	ldr	r2, [r7, #12]
 80036f6:	4313      	orrs	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a39      	ldr	r2, [pc, #228]	@ (80037e4 <TIM_Base_SetConfig+0x144>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d023      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003708:	d01f      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a36      	ldr	r2, [pc, #216]	@ (80037e8 <TIM_Base_SetConfig+0x148>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d01b      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	4a35      	ldr	r2, [pc, #212]	@ (80037ec <TIM_Base_SetConfig+0x14c>)
 8003716:	4293      	cmp	r3, r2
 8003718:	d017      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	4a34      	ldr	r2, [pc, #208]	@ (80037f0 <TIM_Base_SetConfig+0x150>)
 800371e:	4293      	cmp	r3, r2
 8003720:	d013      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	4a33      	ldr	r2, [pc, #204]	@ (80037f4 <TIM_Base_SetConfig+0x154>)
 8003726:	4293      	cmp	r3, r2
 8003728:	d00f      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	4a33      	ldr	r2, [pc, #204]	@ (80037fc <TIM_Base_SetConfig+0x15c>)
 800372e:	4293      	cmp	r3, r2
 8003730:	d00b      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	4a32      	ldr	r2, [pc, #200]	@ (8003800 <TIM_Base_SetConfig+0x160>)
 8003736:	4293      	cmp	r3, r2
 8003738:	d007      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	4a31      	ldr	r2, [pc, #196]	@ (8003804 <TIM_Base_SetConfig+0x164>)
 800373e:	4293      	cmp	r3, r2
 8003740:	d003      	beq.n	800374a <TIM_Base_SetConfig+0xaa>
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	4a2c      	ldr	r2, [pc, #176]	@ (80037f8 <TIM_Base_SetConfig+0x158>)
 8003746:	4293      	cmp	r3, r2
 8003748:	d108      	bne.n	800375c <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003750:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	68fa      	ldr	r2, [r7, #12]
 8003758:	4313      	orrs	r3, r2
 800375a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	4313      	orrs	r3, r2
 8003768:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	68fa      	ldr	r2, [r7, #12]
 800376e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	689a      	ldr	r2, [r3, #8]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	4a18      	ldr	r2, [pc, #96]	@ (80037e4 <TIM_Base_SetConfig+0x144>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d013      	beq.n	80037b0 <TIM_Base_SetConfig+0x110>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	4a1a      	ldr	r2, [pc, #104]	@ (80037f4 <TIM_Base_SetConfig+0x154>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d00f      	beq.n	80037b0 <TIM_Base_SetConfig+0x110>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	4a1a      	ldr	r2, [pc, #104]	@ (80037fc <TIM_Base_SetConfig+0x15c>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d00b      	beq.n	80037b0 <TIM_Base_SetConfig+0x110>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	4a19      	ldr	r2, [pc, #100]	@ (8003800 <TIM_Base_SetConfig+0x160>)
 800379c:	4293      	cmp	r3, r2
 800379e:	d007      	beq.n	80037b0 <TIM_Base_SetConfig+0x110>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	4a18      	ldr	r2, [pc, #96]	@ (8003804 <TIM_Base_SetConfig+0x164>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d003      	beq.n	80037b0 <TIM_Base_SetConfig+0x110>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a13      	ldr	r2, [pc, #76]	@ (80037f8 <TIM_Base_SetConfig+0x158>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d103      	bne.n	80037b8 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	691a      	ldr	r2, [r3, #16]
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2201      	movs	r2, #1
 80037bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	691b      	ldr	r3, [r3, #16]
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d105      	bne.n	80037d6 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	691b      	ldr	r3, [r3, #16]
 80037ce:	f023 0201 	bic.w	r2, r3, #1
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	611a      	str	r2, [r3, #16]
  }
}
 80037d6:	bf00      	nop
 80037d8:	3714      	adds	r7, #20
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	40012c00 	.word	0x40012c00
 80037e8:	40000400 	.word	0x40000400
 80037ec:	40000800 	.word	0x40000800
 80037f0:	40000c00 	.word	0x40000c00
 80037f4:	40013400 	.word	0x40013400
 80037f8:	40015000 	.word	0x40015000
 80037fc:	40014000 	.word	0x40014000
 8003800:	40014400 	.word	0x40014400
 8003804:	40014800 	.word	0x40014800

08003808 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003808:	b480      	push	{r7}
 800380a:	b087      	sub	sp, #28
 800380c:	af00      	add	r7, sp, #0
 800380e:	60f8      	str	r0, [r7, #12]
 8003810:	60b9      	str	r1, [r7, #8]
 8003812:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	6a1b      	ldr	r3, [r3, #32]
 8003818:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6a1b      	ldr	r3, [r3, #32]
 800381e:	f023 0201 	bic.w	r2, r3, #1
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	699b      	ldr	r3, [r3, #24]
 800382a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003832:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	011b      	lsls	r3, r3, #4
 8003838:	693a      	ldr	r2, [r7, #16]
 800383a:	4313      	orrs	r3, r2
 800383c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f023 030a 	bic.w	r3, r3, #10
 8003844:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	4313      	orrs	r3, r2
 800384c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	693a      	ldr	r2, [r7, #16]
 8003852:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	697a      	ldr	r2, [r7, #20]
 8003858:	621a      	str	r2, [r3, #32]
}
 800385a:	bf00      	nop
 800385c:	371c      	adds	r7, #28
 800385e:	46bd      	mov	sp, r7
 8003860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003864:	4770      	bx	lr

08003866 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003866:	b480      	push	{r7}
 8003868:	b087      	sub	sp, #28
 800386a:	af00      	add	r7, sp, #0
 800386c:	60f8      	str	r0, [r7, #12]
 800386e:	60b9      	str	r1, [r7, #8]
 8003870:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f023 0210 	bic.w	r2, r3, #16
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003890:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	031b      	lsls	r3, r3, #12
 8003896:	693a      	ldr	r2, [r7, #16]
 8003898:	4313      	orrs	r3, r2
 800389a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800389c:	697b      	ldr	r3, [r7, #20]
 800389e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80038a2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	011b      	lsls	r3, r3, #4
 80038a8:	697a      	ldr	r2, [r7, #20]
 80038aa:	4313      	orrs	r3, r2
 80038ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	693a      	ldr	r2, [r7, #16]
 80038b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	697a      	ldr	r2, [r7, #20]
 80038b8:	621a      	str	r2, [r3, #32]
}
 80038ba:	bf00      	nop
 80038bc:	371c      	adds	r7, #28
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80038c6:	b480      	push	{r7}
 80038c8:	b085      	sub	sp, #20
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
 80038ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	689b      	ldr	r3, [r3, #8]
 80038d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 80038dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80038e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80038e2:	683a      	ldr	r2, [r7, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	f043 0307 	orr.w	r3, r3, #7
 80038ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	609a      	str	r2, [r3, #8]
}
 80038f4:	bf00      	nop
 80038f6:	3714      	adds	r7, #20
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003900:	b480      	push	{r7}
 8003902:	b087      	sub	sp, #28
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
 800390c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800391a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800391c:	683b      	ldr	r3, [r7, #0]
 800391e:	021a      	lsls	r2, r3, #8
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	431a      	orrs	r2, r3
 8003924:	68bb      	ldr	r3, [r7, #8]
 8003926:	4313      	orrs	r3, r2
 8003928:	697a      	ldr	r2, [r7, #20]
 800392a:	4313      	orrs	r3, r2
 800392c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	697a      	ldr	r2, [r7, #20]
 8003932:	609a      	str	r2, [r3, #8]
}
 8003934:	bf00      	nop
 8003936:	371c      	adds	r7, #28
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003940:	b480      	push	{r7}
 8003942:	b087      	sub	sp, #28
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800394c:	68bb      	ldr	r3, [r7, #8]
 800394e:	f003 031f 	and.w	r3, r3, #31
 8003952:	2201      	movs	r2, #1
 8003954:	fa02 f303 	lsl.w	r3, r2, r3
 8003958:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6a1a      	ldr	r2, [r3, #32]
 800395e:	697b      	ldr	r3, [r7, #20]
 8003960:	43db      	mvns	r3, r3
 8003962:	401a      	ands	r2, r3
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6a1a      	ldr	r2, [r3, #32]
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	f003 031f 	and.w	r3, r3, #31
 8003972:	6879      	ldr	r1, [r7, #4]
 8003974:	fa01 f303 	lsl.w	r3, r1, r3
 8003978:	431a      	orrs	r2, r3
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	621a      	str	r2, [r3, #32]
}
 800397e:	bf00      	nop
 8003980:	371c      	adds	r7, #28
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
	...

0800398c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800398c:	b480      	push	{r7}
 800398e:	b085      	sub	sp, #20
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
 8003994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800399c:	2b01      	cmp	r3, #1
 800399e:	d101      	bne.n	80039a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80039a0:	2302      	movs	r3, #2
 80039a2:	e074      	b.n	8003a8e <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2201      	movs	r2, #1
 80039a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2202      	movs	r2, #2
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a34      	ldr	r2, [pc, #208]	@ (8003a9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d009      	beq.n	80039e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a33      	ldr	r2, [pc, #204]	@ (8003aa0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d004      	beq.n	80039e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a31      	ldr	r2, [pc, #196]	@ (8003aa4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d108      	bne.n	80039f4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80039e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	68fa      	ldr	r2, [r7, #12]
 80039f0:	4313      	orrs	r3, r2
 80039f2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80039fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80039fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	68fa      	ldr	r2, [r7, #12]
 8003a06:	4313      	orrs	r3, r2
 8003a08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	68fa      	ldr	r2, [r7, #12]
 8003a10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a21      	ldr	r2, [pc, #132]	@ (8003a9c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d022      	beq.n	8003a62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a24:	d01d      	beq.n	8003a62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a1f      	ldr	r2, [pc, #124]	@ (8003aa8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d018      	beq.n	8003a62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a1d      	ldr	r2, [pc, #116]	@ (8003aac <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d013      	beq.n	8003a62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a1c      	ldr	r2, [pc, #112]	@ (8003ab0 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d00e      	beq.n	8003a62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a15      	ldr	r2, [pc, #84]	@ (8003aa0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d009      	beq.n	8003a62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a18      	ldr	r2, [pc, #96]	@ (8003ab4 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d004      	beq.n	8003a62 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a11      	ldr	r2, [pc, #68]	@ (8003aa4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d10c      	bne.n	8003a7c <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003a62:	68bb      	ldr	r3, [r7, #8]
 8003a64:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	68ba      	ldr	r2, [r7, #8]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	68ba      	ldr	r2, [r7, #8]
 8003a7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2201      	movs	r2, #1
 8003a80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003a8c:	2300      	movs	r3, #0
}
 8003a8e:	4618      	mov	r0, r3
 8003a90:	3714      	adds	r7, #20
 8003a92:	46bd      	mov	sp, r7
 8003a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a98:	4770      	bx	lr
 8003a9a:	bf00      	nop
 8003a9c:	40012c00 	.word	0x40012c00
 8003aa0:	40013400 	.word	0x40013400
 8003aa4:	40015000 	.word	0x40015000
 8003aa8:	40000400 	.word	0x40000400
 8003aac:	40000800 	.word	0x40000800
 8003ab0:	40000c00 	.word	0x40000c00
 8003ab4:	40014000 	.word	0x40014000

08003ab8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ab8:	b480      	push	{r7}
 8003aba:	b083      	sub	sp, #12
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003ac0:	bf00      	nop
 8003ac2:	370c      	adds	r7, #12
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr

08003acc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003ad4:	bf00      	nop
 8003ad6:	370c      	adds	r7, #12
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr

08003ae0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	b083      	sub	sp, #12
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003ae8:	bf00      	nop
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8003afc:	bf00      	nop
 8003afe:	370c      	adds	r7, #12
 8003b00:	46bd      	mov	sp, r7
 8003b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b06:	4770      	bx	lr

08003b08 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8003b08:	b480      	push	{r7}
 8003b0a:	b083      	sub	sp, #12
 8003b0c:	af00      	add	r7, sp, #0
 8003b0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8003b1c:	b480      	push	{r7}
 8003b1e:	b083      	sub	sp, #12
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8003b24:	bf00      	nop
 8003b26:	370c      	adds	r7, #12
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2e:	4770      	bx	lr

08003b30 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b42:	4770      	bx	lr

08003b44 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b082      	sub	sp, #8
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d101      	bne.n	8003b56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e042      	b.n	8003bdc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d106      	bne.n	8003b6e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003b68:	6878      	ldr	r0, [r7, #4]
 8003b6a:	f7fd fd17 	bl	800159c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2224      	movs	r2, #36	@ 0x24
 8003b72:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	681a      	ldr	r2, [r3, #0]
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f022 0201 	bic.w	r2, r2, #1
 8003b84:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 fbb2 	bl	80042f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f000 f8b3 	bl	8003d00 <UART_SetConfig>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e01b      	b.n	8003bdc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685a      	ldr	r2, [r3, #4]
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003bb2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	689a      	ldr	r2, [r3, #8]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003bc2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	681a      	ldr	r2, [r3, #0]
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	f042 0201 	orr.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 fc31 	bl	800443c <UART_CheckIdleState>
 8003bda:	4603      	mov	r3, r0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3708      	adds	r7, #8
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}

08003be4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b08a      	sub	sp, #40	@ 0x28
 8003be8:	af02      	add	r7, sp, #8
 8003bea:	60f8      	str	r0, [r7, #12]
 8003bec:	60b9      	str	r1, [r7, #8]
 8003bee:	603b      	str	r3, [r7, #0]
 8003bf0:	4613      	mov	r3, r2
 8003bf2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bfa:	2b20      	cmp	r3, #32
 8003bfc:	d17b      	bne.n	8003cf6 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d002      	beq.n	8003c0a <HAL_UART_Transmit+0x26>
 8003c04:	88fb      	ldrh	r3, [r7, #6]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d101      	bne.n	8003c0e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e074      	b.n	8003cf8 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2221      	movs	r2, #33	@ 0x21
 8003c1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c1e:	f7fd fda3 	bl	8001768 <HAL_GetTick>
 8003c22:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	88fa      	ldrh	r2, [r7, #6]
 8003c28:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	88fa      	ldrh	r2, [r7, #6]
 8003c30:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	689b      	ldr	r3, [r3, #8]
 8003c38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c3c:	d108      	bne.n	8003c50 <HAL_UART_Transmit+0x6c>
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d104      	bne.n	8003c50 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003c46:	2300      	movs	r3, #0
 8003c48:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	61bb      	str	r3, [r7, #24]
 8003c4e:	e003      	b.n	8003c58 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003c50:	68bb      	ldr	r3, [r7, #8]
 8003c52:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003c54:	2300      	movs	r3, #0
 8003c56:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003c58:	e030      	b.n	8003cbc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c5a:	683b      	ldr	r3, [r7, #0]
 8003c5c:	9300      	str	r3, [sp, #0]
 8003c5e:	697b      	ldr	r3, [r7, #20]
 8003c60:	2200      	movs	r2, #0
 8003c62:	2180      	movs	r1, #128	@ 0x80
 8003c64:	68f8      	ldr	r0, [r7, #12]
 8003c66:	f000 fc93 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d005      	beq.n	8003c7c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2220      	movs	r2, #32
 8003c74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003c78:	2303      	movs	r3, #3
 8003c7a:	e03d      	b.n	8003cf8 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d10b      	bne.n	8003c9a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003c82:	69bb      	ldr	r3, [r7, #24]
 8003c84:	881b      	ldrh	r3, [r3, #0]
 8003c86:	461a      	mov	r2, r3
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c90:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	3302      	adds	r3, #2
 8003c96:	61bb      	str	r3, [r7, #24]
 8003c98:	e007      	b.n	8003caa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003c9a:	69fb      	ldr	r3, [r7, #28]
 8003c9c:	781a      	ldrb	r2, [r3, #0]
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ca4:	69fb      	ldr	r3, [r7, #28]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	b29a      	uxth	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d1c8      	bne.n	8003c5a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	9300      	str	r3, [sp, #0]
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2140      	movs	r1, #64	@ 0x40
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f000 fc5c 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	2220      	movs	r2, #32
 8003ce2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003ce6:	2303      	movs	r3, #3
 8003ce8:	e006      	b.n	8003cf8 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2220      	movs	r2, #32
 8003cee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	e000      	b.n	8003cf8 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003cf6:	2302      	movs	r3, #2
  }
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	3720      	adds	r7, #32
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bd80      	pop	{r7, pc}

08003d00 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d04:	b08c      	sub	sp, #48	@ 0x30
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	697b      	ldr	r3, [r7, #20]
 8003d16:	691b      	ldr	r3, [r3, #16]
 8003d18:	431a      	orrs	r2, r3
 8003d1a:	697b      	ldr	r3, [r7, #20]
 8003d1c:	695b      	ldr	r3, [r3, #20]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	69db      	ldr	r3, [r3, #28]
 8003d24:	4313      	orrs	r3, r2
 8003d26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	681a      	ldr	r2, [r3, #0]
 8003d2e:	4baa      	ldr	r3, [pc, #680]	@ (8003fd8 <UART_SetConfig+0x2d8>)
 8003d30:	4013      	ands	r3, r2
 8003d32:	697a      	ldr	r2, [r7, #20]
 8003d34:	6812      	ldr	r2, [r2, #0]
 8003d36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d38:	430b      	orrs	r3, r1
 8003d3a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003d3c:	697b      	ldr	r3, [r7, #20]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	685b      	ldr	r3, [r3, #4]
 8003d42:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	68da      	ldr	r2, [r3, #12]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	430a      	orrs	r2, r1
 8003d50:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003d52:	697b      	ldr	r3, [r7, #20]
 8003d54:	699b      	ldr	r3, [r3, #24]
 8003d56:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003d58:	697b      	ldr	r3, [r7, #20]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a9f      	ldr	r2, [pc, #636]	@ (8003fdc <UART_SetConfig+0x2dc>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d004      	beq.n	8003d6c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003d62:	697b      	ldr	r3, [r7, #20]
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	689b      	ldr	r3, [r3, #8]
 8003d72:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003d76:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003d7a:	697a      	ldr	r2, [r7, #20]
 8003d7c:	6812      	ldr	r2, [r2, #0]
 8003d7e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d80:	430b      	orrs	r3, r1
 8003d82:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d8a:	f023 010f 	bic.w	r1, r3, #15
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	430a      	orrs	r2, r1
 8003d98:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a90      	ldr	r2, [pc, #576]	@ (8003fe0 <UART_SetConfig+0x2e0>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d125      	bne.n	8003df0 <UART_SetConfig+0xf0>
 8003da4:	4b8f      	ldr	r3, [pc, #572]	@ (8003fe4 <UART_SetConfig+0x2e4>)
 8003da6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003daa:	f003 0303 	and.w	r3, r3, #3
 8003dae:	2b03      	cmp	r3, #3
 8003db0:	d81a      	bhi.n	8003de8 <UART_SetConfig+0xe8>
 8003db2:	a201      	add	r2, pc, #4	@ (adr r2, 8003db8 <UART_SetConfig+0xb8>)
 8003db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db8:	08003dc9 	.word	0x08003dc9
 8003dbc:	08003dd9 	.word	0x08003dd9
 8003dc0:	08003dd1 	.word	0x08003dd1
 8003dc4:	08003de1 	.word	0x08003de1
 8003dc8:	2301      	movs	r3, #1
 8003dca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dce:	e116      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003dd0:	2302      	movs	r3, #2
 8003dd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dd6:	e112      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003dd8:	2304      	movs	r3, #4
 8003dda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dde:	e10e      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003de0:	2308      	movs	r3, #8
 8003de2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003de6:	e10a      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003de8:	2310      	movs	r3, #16
 8003dea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003dee:	e106      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a7c      	ldr	r2, [pc, #496]	@ (8003fe8 <UART_SetConfig+0x2e8>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d138      	bne.n	8003e6c <UART_SetConfig+0x16c>
 8003dfa:	4b7a      	ldr	r3, [pc, #488]	@ (8003fe4 <UART_SetConfig+0x2e4>)
 8003dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e00:	f003 030c 	and.w	r3, r3, #12
 8003e04:	2b0c      	cmp	r3, #12
 8003e06:	d82d      	bhi.n	8003e64 <UART_SetConfig+0x164>
 8003e08:	a201      	add	r2, pc, #4	@ (adr r2, 8003e10 <UART_SetConfig+0x110>)
 8003e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e0e:	bf00      	nop
 8003e10:	08003e45 	.word	0x08003e45
 8003e14:	08003e65 	.word	0x08003e65
 8003e18:	08003e65 	.word	0x08003e65
 8003e1c:	08003e65 	.word	0x08003e65
 8003e20:	08003e55 	.word	0x08003e55
 8003e24:	08003e65 	.word	0x08003e65
 8003e28:	08003e65 	.word	0x08003e65
 8003e2c:	08003e65 	.word	0x08003e65
 8003e30:	08003e4d 	.word	0x08003e4d
 8003e34:	08003e65 	.word	0x08003e65
 8003e38:	08003e65 	.word	0x08003e65
 8003e3c:	08003e65 	.word	0x08003e65
 8003e40:	08003e5d 	.word	0x08003e5d
 8003e44:	2300      	movs	r3, #0
 8003e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e4a:	e0d8      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e52:	e0d4      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003e54:	2304      	movs	r3, #4
 8003e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e5a:	e0d0      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003e5c:	2308      	movs	r3, #8
 8003e5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e62:	e0cc      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003e64:	2310      	movs	r3, #16
 8003e66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003e6a:	e0c8      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a5e      	ldr	r2, [pc, #376]	@ (8003fec <UART_SetConfig+0x2ec>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d125      	bne.n	8003ec2 <UART_SetConfig+0x1c2>
 8003e76:	4b5b      	ldr	r3, [pc, #364]	@ (8003fe4 <UART_SetConfig+0x2e4>)
 8003e78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e7c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003e80:	2b30      	cmp	r3, #48	@ 0x30
 8003e82:	d016      	beq.n	8003eb2 <UART_SetConfig+0x1b2>
 8003e84:	2b30      	cmp	r3, #48	@ 0x30
 8003e86:	d818      	bhi.n	8003eba <UART_SetConfig+0x1ba>
 8003e88:	2b20      	cmp	r3, #32
 8003e8a:	d00a      	beq.n	8003ea2 <UART_SetConfig+0x1a2>
 8003e8c:	2b20      	cmp	r3, #32
 8003e8e:	d814      	bhi.n	8003eba <UART_SetConfig+0x1ba>
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d002      	beq.n	8003e9a <UART_SetConfig+0x19a>
 8003e94:	2b10      	cmp	r3, #16
 8003e96:	d008      	beq.n	8003eaa <UART_SetConfig+0x1aa>
 8003e98:	e00f      	b.n	8003eba <UART_SetConfig+0x1ba>
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ea0:	e0ad      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003ea2:	2302      	movs	r3, #2
 8003ea4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ea8:	e0a9      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003eaa:	2304      	movs	r3, #4
 8003eac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eb0:	e0a5      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003eb2:	2308      	movs	r3, #8
 8003eb4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003eb8:	e0a1      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003eba:	2310      	movs	r3, #16
 8003ebc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ec0:	e09d      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	4a4a      	ldr	r2, [pc, #296]	@ (8003ff0 <UART_SetConfig+0x2f0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d125      	bne.n	8003f18 <UART_SetConfig+0x218>
 8003ecc:	4b45      	ldr	r3, [pc, #276]	@ (8003fe4 <UART_SetConfig+0x2e4>)
 8003ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003ed6:	2bc0      	cmp	r3, #192	@ 0xc0
 8003ed8:	d016      	beq.n	8003f08 <UART_SetConfig+0x208>
 8003eda:	2bc0      	cmp	r3, #192	@ 0xc0
 8003edc:	d818      	bhi.n	8003f10 <UART_SetConfig+0x210>
 8003ede:	2b80      	cmp	r3, #128	@ 0x80
 8003ee0:	d00a      	beq.n	8003ef8 <UART_SetConfig+0x1f8>
 8003ee2:	2b80      	cmp	r3, #128	@ 0x80
 8003ee4:	d814      	bhi.n	8003f10 <UART_SetConfig+0x210>
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <UART_SetConfig+0x1f0>
 8003eea:	2b40      	cmp	r3, #64	@ 0x40
 8003eec:	d008      	beq.n	8003f00 <UART_SetConfig+0x200>
 8003eee:	e00f      	b.n	8003f10 <UART_SetConfig+0x210>
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ef6:	e082      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003ef8:	2302      	movs	r3, #2
 8003efa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003efe:	e07e      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f00:	2304      	movs	r3, #4
 8003f02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f06:	e07a      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f08:	2308      	movs	r3, #8
 8003f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f0e:	e076      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f10:	2310      	movs	r3, #16
 8003f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f16:	e072      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a35      	ldr	r2, [pc, #212]	@ (8003ff4 <UART_SetConfig+0x2f4>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d12a      	bne.n	8003f78 <UART_SetConfig+0x278>
 8003f22:	4b30      	ldr	r3, [pc, #192]	@ (8003fe4 <UART_SetConfig+0x2e4>)
 8003f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003f2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f30:	d01a      	beq.n	8003f68 <UART_SetConfig+0x268>
 8003f32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f36:	d81b      	bhi.n	8003f70 <UART_SetConfig+0x270>
 8003f38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f3c:	d00c      	beq.n	8003f58 <UART_SetConfig+0x258>
 8003f3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f42:	d815      	bhi.n	8003f70 <UART_SetConfig+0x270>
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d003      	beq.n	8003f50 <UART_SetConfig+0x250>
 8003f48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f4c:	d008      	beq.n	8003f60 <UART_SetConfig+0x260>
 8003f4e:	e00f      	b.n	8003f70 <UART_SetConfig+0x270>
 8003f50:	2300      	movs	r3, #0
 8003f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f56:	e052      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f58:	2302      	movs	r3, #2
 8003f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f5e:	e04e      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f60:	2304      	movs	r3, #4
 8003f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f66:	e04a      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f68:	2308      	movs	r3, #8
 8003f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f6e:	e046      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f70:	2310      	movs	r3, #16
 8003f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f76:	e042      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	4a17      	ldr	r2, [pc, #92]	@ (8003fdc <UART_SetConfig+0x2dc>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d13a      	bne.n	8003ff8 <UART_SetConfig+0x2f8>
 8003f82:	4b18      	ldr	r3, [pc, #96]	@ (8003fe4 <UART_SetConfig+0x2e4>)
 8003f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003f8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f90:	d01a      	beq.n	8003fc8 <UART_SetConfig+0x2c8>
 8003f92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003f96:	d81b      	bhi.n	8003fd0 <UART_SetConfig+0x2d0>
 8003f98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003f9c:	d00c      	beq.n	8003fb8 <UART_SetConfig+0x2b8>
 8003f9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003fa2:	d815      	bhi.n	8003fd0 <UART_SetConfig+0x2d0>
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d003      	beq.n	8003fb0 <UART_SetConfig+0x2b0>
 8003fa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fac:	d008      	beq.n	8003fc0 <UART_SetConfig+0x2c0>
 8003fae:	e00f      	b.n	8003fd0 <UART_SetConfig+0x2d0>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fb6:	e022      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003fb8:	2302      	movs	r3, #2
 8003fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fbe:	e01e      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003fc0:	2304      	movs	r3, #4
 8003fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fc6:	e01a      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003fc8:	2308      	movs	r3, #8
 8003fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fce:	e016      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003fd0:	2310      	movs	r3, #16
 8003fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003fd6:	e012      	b.n	8003ffe <UART_SetConfig+0x2fe>
 8003fd8:	cfff69f3 	.word	0xcfff69f3
 8003fdc:	40008000 	.word	0x40008000
 8003fe0:	40013800 	.word	0x40013800
 8003fe4:	40021000 	.word	0x40021000
 8003fe8:	40004400 	.word	0x40004400
 8003fec:	40004800 	.word	0x40004800
 8003ff0:	40004c00 	.word	0x40004c00
 8003ff4:	40005000 	.word	0x40005000
 8003ff8:	2310      	movs	r3, #16
 8003ffa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003ffe:	697b      	ldr	r3, [r7, #20]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4aae      	ldr	r2, [pc, #696]	@ (80042bc <UART_SetConfig+0x5bc>)
 8004004:	4293      	cmp	r3, r2
 8004006:	f040 8097 	bne.w	8004138 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800400a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800400e:	2b08      	cmp	r3, #8
 8004010:	d823      	bhi.n	800405a <UART_SetConfig+0x35a>
 8004012:	a201      	add	r2, pc, #4	@ (adr r2, 8004018 <UART_SetConfig+0x318>)
 8004014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004018:	0800403d 	.word	0x0800403d
 800401c:	0800405b 	.word	0x0800405b
 8004020:	08004045 	.word	0x08004045
 8004024:	0800405b 	.word	0x0800405b
 8004028:	0800404b 	.word	0x0800404b
 800402c:	0800405b 	.word	0x0800405b
 8004030:	0800405b 	.word	0x0800405b
 8004034:	0800405b 	.word	0x0800405b
 8004038:	08004053 	.word	0x08004053
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800403c:	f7fe fbde 	bl	80027fc <HAL_RCC_GetPCLK1Freq>
 8004040:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004042:	e010      	b.n	8004066 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004044:	4b9e      	ldr	r3, [pc, #632]	@ (80042c0 <UART_SetConfig+0x5c0>)
 8004046:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004048:	e00d      	b.n	8004066 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800404a:	f7fe fb69 	bl	8002720 <HAL_RCC_GetSysClockFreq>
 800404e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004050:	e009      	b.n	8004066 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004052:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004056:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004058:	e005      	b.n	8004066 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800405a:	2300      	movs	r3, #0
 800405c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800405e:	2301      	movs	r3, #1
 8004060:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004064:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	2b00      	cmp	r3, #0
 800406a:	f000 8130 	beq.w	80042ce <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004072:	4a94      	ldr	r2, [pc, #592]	@ (80042c4 <UART_SetConfig+0x5c4>)
 8004074:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004078:	461a      	mov	r2, r3
 800407a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800407c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004080:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004082:	697b      	ldr	r3, [r7, #20]
 8004084:	685a      	ldr	r2, [r3, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	4413      	add	r3, r2
 800408c:	69ba      	ldr	r2, [r7, #24]
 800408e:	429a      	cmp	r2, r3
 8004090:	d305      	bcc.n	800409e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004092:	697b      	ldr	r3, [r7, #20]
 8004094:	685b      	ldr	r3, [r3, #4]
 8004096:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	429a      	cmp	r2, r3
 800409c:	d903      	bls.n	80040a6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800409e:	2301      	movs	r3, #1
 80040a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80040a4:	e113      	b.n	80042ce <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80040a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a8:	2200      	movs	r2, #0
 80040aa:	60bb      	str	r3, [r7, #8]
 80040ac:	60fa      	str	r2, [r7, #12]
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040b2:	4a84      	ldr	r2, [pc, #528]	@ (80042c4 <UART_SetConfig+0x5c4>)
 80040b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	2200      	movs	r2, #0
 80040bc:	603b      	str	r3, [r7, #0]
 80040be:	607a      	str	r2, [r7, #4]
 80040c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80040c4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80040c8:	f7fc fd20 	bl	8000b0c <__aeabi_uldivmod>
 80040cc:	4602      	mov	r2, r0
 80040ce:	460b      	mov	r3, r1
 80040d0:	4610      	mov	r0, r2
 80040d2:	4619      	mov	r1, r3
 80040d4:	f04f 0200 	mov.w	r2, #0
 80040d8:	f04f 0300 	mov.w	r3, #0
 80040dc:	020b      	lsls	r3, r1, #8
 80040de:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80040e2:	0202      	lsls	r2, r0, #8
 80040e4:	6979      	ldr	r1, [r7, #20]
 80040e6:	6849      	ldr	r1, [r1, #4]
 80040e8:	0849      	lsrs	r1, r1, #1
 80040ea:	2000      	movs	r0, #0
 80040ec:	460c      	mov	r4, r1
 80040ee:	4605      	mov	r5, r0
 80040f0:	eb12 0804 	adds.w	r8, r2, r4
 80040f4:	eb43 0905 	adc.w	r9, r3, r5
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	469a      	mov	sl, r3
 8004100:	4693      	mov	fp, r2
 8004102:	4652      	mov	r2, sl
 8004104:	465b      	mov	r3, fp
 8004106:	4640      	mov	r0, r8
 8004108:	4649      	mov	r1, r9
 800410a:	f7fc fcff 	bl	8000b0c <__aeabi_uldivmod>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4613      	mov	r3, r2
 8004114:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004116:	6a3b      	ldr	r3, [r7, #32]
 8004118:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800411c:	d308      	bcc.n	8004130 <UART_SetConfig+0x430>
 800411e:	6a3b      	ldr	r3, [r7, #32]
 8004120:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004124:	d204      	bcs.n	8004130 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8004126:	697b      	ldr	r3, [r7, #20]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	6a3a      	ldr	r2, [r7, #32]
 800412c:	60da      	str	r2, [r3, #12]
 800412e:	e0ce      	b.n	80042ce <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004136:	e0ca      	b.n	80042ce <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	69db      	ldr	r3, [r3, #28]
 800413c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004140:	d166      	bne.n	8004210 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8004142:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004146:	2b08      	cmp	r3, #8
 8004148:	d827      	bhi.n	800419a <UART_SetConfig+0x49a>
 800414a:	a201      	add	r2, pc, #4	@ (adr r2, 8004150 <UART_SetConfig+0x450>)
 800414c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004150:	08004175 	.word	0x08004175
 8004154:	0800417d 	.word	0x0800417d
 8004158:	08004185 	.word	0x08004185
 800415c:	0800419b 	.word	0x0800419b
 8004160:	0800418b 	.word	0x0800418b
 8004164:	0800419b 	.word	0x0800419b
 8004168:	0800419b 	.word	0x0800419b
 800416c:	0800419b 	.word	0x0800419b
 8004170:	08004193 	.word	0x08004193
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004174:	f7fe fb42 	bl	80027fc <HAL_RCC_GetPCLK1Freq>
 8004178:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800417a:	e014      	b.n	80041a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800417c:	f7fe fb54 	bl	8002828 <HAL_RCC_GetPCLK2Freq>
 8004180:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004182:	e010      	b.n	80041a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004184:	4b4e      	ldr	r3, [pc, #312]	@ (80042c0 <UART_SetConfig+0x5c0>)
 8004186:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004188:	e00d      	b.n	80041a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800418a:	f7fe fac9 	bl	8002720 <HAL_RCC_GetSysClockFreq>
 800418e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004190:	e009      	b.n	80041a6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004192:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004196:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004198:	e005      	b.n	80041a6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800419a:	2300      	movs	r3, #0
 800419c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80041a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f000 8090 	beq.w	80042ce <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80041ae:	697b      	ldr	r3, [r7, #20]
 80041b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b2:	4a44      	ldr	r2, [pc, #272]	@ (80042c4 <UART_SetConfig+0x5c4>)
 80041b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80041b8:	461a      	mov	r2, r3
 80041ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80041c0:	005a      	lsls	r2, r3, #1
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	085b      	lsrs	r3, r3, #1
 80041c8:	441a      	add	r2, r3
 80041ca:	697b      	ldr	r3, [r7, #20]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80041d2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041d4:	6a3b      	ldr	r3, [r7, #32]
 80041d6:	2b0f      	cmp	r3, #15
 80041d8:	d916      	bls.n	8004208 <UART_SetConfig+0x508>
 80041da:	6a3b      	ldr	r3, [r7, #32]
 80041dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041e0:	d212      	bcs.n	8004208 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041e2:	6a3b      	ldr	r3, [r7, #32]
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	f023 030f 	bic.w	r3, r3, #15
 80041ea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041ec:	6a3b      	ldr	r3, [r7, #32]
 80041ee:	085b      	lsrs	r3, r3, #1
 80041f0:	b29b      	uxth	r3, r3
 80041f2:	f003 0307 	and.w	r3, r3, #7
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	8bfb      	ldrh	r3, [r7, #30]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	8bfa      	ldrh	r2, [r7, #30]
 8004204:	60da      	str	r2, [r3, #12]
 8004206:	e062      	b.n	80042ce <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800420e:	e05e      	b.n	80042ce <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004210:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004214:	2b08      	cmp	r3, #8
 8004216:	d828      	bhi.n	800426a <UART_SetConfig+0x56a>
 8004218:	a201      	add	r2, pc, #4	@ (adr r2, 8004220 <UART_SetConfig+0x520>)
 800421a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800421e:	bf00      	nop
 8004220:	08004245 	.word	0x08004245
 8004224:	0800424d 	.word	0x0800424d
 8004228:	08004255 	.word	0x08004255
 800422c:	0800426b 	.word	0x0800426b
 8004230:	0800425b 	.word	0x0800425b
 8004234:	0800426b 	.word	0x0800426b
 8004238:	0800426b 	.word	0x0800426b
 800423c:	0800426b 	.word	0x0800426b
 8004240:	08004263 	.word	0x08004263
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004244:	f7fe fada 	bl	80027fc <HAL_RCC_GetPCLK1Freq>
 8004248:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800424a:	e014      	b.n	8004276 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800424c:	f7fe faec 	bl	8002828 <HAL_RCC_GetPCLK2Freq>
 8004250:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004252:	e010      	b.n	8004276 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004254:	4b1a      	ldr	r3, [pc, #104]	@ (80042c0 <UART_SetConfig+0x5c0>)
 8004256:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004258:	e00d      	b.n	8004276 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800425a:	f7fe fa61 	bl	8002720 <HAL_RCC_GetSysClockFreq>
 800425e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004260:	e009      	b.n	8004276 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004262:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004266:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004268:	e005      	b.n	8004276 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800426a:	2300      	movs	r3, #0
 800426c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004274:	bf00      	nop
    }

    if (pclk != 0U)
 8004276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004278:	2b00      	cmp	r3, #0
 800427a:	d028      	beq.n	80042ce <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004280:	4a10      	ldr	r2, [pc, #64]	@ (80042c4 <UART_SetConfig+0x5c4>)
 8004282:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004286:	461a      	mov	r2, r3
 8004288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428a:	fbb3 f2f2 	udiv	r2, r3, r2
 800428e:	697b      	ldr	r3, [r7, #20]
 8004290:	685b      	ldr	r3, [r3, #4]
 8004292:	085b      	lsrs	r3, r3, #1
 8004294:	441a      	add	r2, r3
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	fbb2 f3f3 	udiv	r3, r2, r3
 800429e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042a0:	6a3b      	ldr	r3, [r7, #32]
 80042a2:	2b0f      	cmp	r3, #15
 80042a4:	d910      	bls.n	80042c8 <UART_SetConfig+0x5c8>
 80042a6:	6a3b      	ldr	r3, [r7, #32]
 80042a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80042ac:	d20c      	bcs.n	80042c8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042ae:	6a3b      	ldr	r3, [r7, #32]
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	60da      	str	r2, [r3, #12]
 80042b8:	e009      	b.n	80042ce <UART_SetConfig+0x5ce>
 80042ba:	bf00      	nop
 80042bc:	40008000 	.word	0x40008000
 80042c0:	00f42400 	.word	0x00f42400
 80042c4:	080052bc 	.word	0x080052bc
      }
      else
      {
        ret = HAL_ERROR;
 80042c8:	2301      	movs	r3, #1
 80042ca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	2201      	movs	r2, #1
 80042d2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	2201      	movs	r2, #1
 80042da:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	2200      	movs	r2, #0
 80042e2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	2200      	movs	r2, #0
 80042e8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80042ea:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3730      	adds	r7, #48	@ 0x30
 80042f2:	46bd      	mov	sp, r7
 80042f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080042f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004304:	f003 0308 	and.w	r3, r3, #8
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00a      	beq.n	8004322 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	430a      	orrs	r2, r1
 8004320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004326:	f003 0301 	and.w	r3, r3, #1
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00a      	beq.n	8004344 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	430a      	orrs	r2, r1
 8004342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004348:	f003 0302 	and.w	r3, r3, #2
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00a      	beq.n	8004366 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	685b      	ldr	r3, [r3, #4]
 8004356:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	430a      	orrs	r2, r1
 8004364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800436a:	f003 0304 	and.w	r3, r3, #4
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00a      	beq.n	8004388 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	430a      	orrs	r2, r1
 8004386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438c:	f003 0310 	and.w	r3, r3, #16
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00a      	beq.n	80043aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043ae:	f003 0320 	and.w	r3, r3, #32
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00a      	beq.n	80043cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	430a      	orrs	r2, r1
 80043ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d01a      	beq.n	800440e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	685b      	ldr	r3, [r3, #4]
 80043de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	430a      	orrs	r2, r1
 80043ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80043f6:	d10a      	bne.n	800440e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	430a      	orrs	r2, r1
 800440c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004416:	2b00      	cmp	r3, #0
 8004418:	d00a      	beq.n	8004430 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	605a      	str	r2, [r3, #4]
  }
}
 8004430:	bf00      	nop
 8004432:	370c      	adds	r7, #12
 8004434:	46bd      	mov	sp, r7
 8004436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443a:	4770      	bx	lr

0800443c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800443c:	b580      	push	{r7, lr}
 800443e:	b098      	sub	sp, #96	@ 0x60
 8004440:	af02      	add	r7, sp, #8
 8004442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800444c:	f7fd f98c 	bl	8001768 <HAL_GetTick>
 8004450:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f003 0308 	and.w	r3, r3, #8
 800445c:	2b08      	cmp	r3, #8
 800445e:	d12f      	bne.n	80044c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004460:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004464:	9300      	str	r3, [sp, #0]
 8004466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004468:	2200      	movs	r2, #0
 800446a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f000 f88e 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d022      	beq.n	80044c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004482:	e853 3f00 	ldrex	r3, [r3]
 8004486:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800448a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800448e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	461a      	mov	r2, r3
 8004496:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004498:	647b      	str	r3, [r7, #68]	@ 0x44
 800449a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800449c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800449e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80044a0:	e841 2300 	strex	r3, r2, [r1]
 80044a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80044a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1e6      	bne.n	800447a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2220      	movs	r2, #32
 80044b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e063      	b.n	8004588 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 0304 	and.w	r3, r3, #4
 80044ca:	2b04      	cmp	r3, #4
 80044cc:	d149      	bne.n	8004562 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80044d6:	2200      	movs	r2, #0
 80044d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80044dc:	6878      	ldr	r0, [r7, #4]
 80044de:	f000 f857 	bl	8004590 <UART_WaitOnFlagUntilTimeout>
 80044e2:	4603      	mov	r3, r0
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d03c      	beq.n	8004562 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044f0:	e853 3f00 	ldrex	r3, [r3]
 80044f4:	623b      	str	r3, [r7, #32]
   return(result);
 80044f6:	6a3b      	ldr	r3, [r7, #32]
 80044f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	461a      	mov	r2, r3
 8004504:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004506:	633b      	str	r3, [r7, #48]	@ 0x30
 8004508:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800450a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800450c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800450e:	e841 2300 	strex	r3, r2, [r1]
 8004512:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1e6      	bne.n	80044e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	3308      	adds	r3, #8
 8004520:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	e853 3f00 	ldrex	r3, [r3]
 8004528:	60fb      	str	r3, [r7, #12]
   return(result);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f023 0301 	bic.w	r3, r3, #1
 8004530:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	3308      	adds	r3, #8
 8004538:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800453a:	61fa      	str	r2, [r7, #28]
 800453c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800453e:	69b9      	ldr	r1, [r7, #24]
 8004540:	69fa      	ldr	r2, [r7, #28]
 8004542:	e841 2300 	strex	r3, r2, [r1]
 8004546:	617b      	str	r3, [r7, #20]
   return(result);
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d1e5      	bne.n	800451a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	2220      	movs	r2, #32
 8004552:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2200      	movs	r2, #0
 800455a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800455e:	2303      	movs	r3, #3
 8004560:	e012      	b.n	8004588 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2220      	movs	r2, #32
 8004566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2220      	movs	r2, #32
 800456e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3758      	adds	r7, #88	@ 0x58
 800458c:	46bd      	mov	sp, r7
 800458e:	bd80      	pop	{r7, pc}

08004590 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	60f8      	str	r0, [r7, #12]
 8004598:	60b9      	str	r1, [r7, #8]
 800459a:	603b      	str	r3, [r7, #0]
 800459c:	4613      	mov	r3, r2
 800459e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045a0:	e04f      	b.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045a8:	d04b      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045aa:	f7fd f8dd 	bl	8001768 <HAL_GetTick>
 80045ae:	4602      	mov	r2, r0
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	69ba      	ldr	r2, [r7, #24]
 80045b6:	429a      	cmp	r2, r3
 80045b8:	d302      	bcc.n	80045c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d101      	bne.n	80045c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80045c0:	2303      	movs	r3, #3
 80045c2:	e04e      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d037      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	2b80      	cmp	r3, #128	@ 0x80
 80045d6:	d034      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb2>
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	2b40      	cmp	r3, #64	@ 0x40
 80045dc:	d031      	beq.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	69db      	ldr	r3, [r3, #28]
 80045e4:	f003 0308 	and.w	r3, r3, #8
 80045e8:	2b08      	cmp	r3, #8
 80045ea:	d110      	bne.n	800460e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2208      	movs	r2, #8
 80045f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80045f4:	68f8      	ldr	r0, [r7, #12]
 80045f6:	f000 f838 	bl	800466a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2208      	movs	r2, #8
 80045fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	e029      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	69db      	ldr	r3, [r3, #28]
 8004614:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004618:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800461c:	d111      	bne.n	8004642 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004626:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004628:	68f8      	ldr	r0, [r7, #12]
 800462a:	f000 f81e 	bl	800466a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2220      	movs	r2, #32
 8004632:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2200      	movs	r2, #0
 800463a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e00f      	b.n	8004662 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	69da      	ldr	r2, [r3, #28]
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	4013      	ands	r3, r2
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	429a      	cmp	r2, r3
 8004650:	bf0c      	ite	eq
 8004652:	2301      	moveq	r3, #1
 8004654:	2300      	movne	r3, #0
 8004656:	b2db      	uxtb	r3, r3
 8004658:	461a      	mov	r2, r3
 800465a:	79fb      	ldrb	r3, [r7, #7]
 800465c:	429a      	cmp	r2, r3
 800465e:	d0a0      	beq.n	80045a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800466a:	b480      	push	{r7}
 800466c:	b095      	sub	sp, #84	@ 0x54
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004678:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800467a:	e853 3f00 	ldrex	r3, [r3]
 800467e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004680:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004682:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004686:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	461a      	mov	r2, r3
 800468e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004690:	643b      	str	r3, [r7, #64]	@ 0x40
 8004692:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004694:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004696:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004698:	e841 2300 	strex	r3, r2, [r1]
 800469c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800469e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d1e6      	bne.n	8004672 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	3308      	adds	r3, #8
 80046aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ac:	6a3b      	ldr	r3, [r7, #32]
 80046ae:	e853 3f00 	ldrex	r3, [r3]
 80046b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80046b4:	69fb      	ldr	r3, [r7, #28]
 80046b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046ba:	f023 0301 	bic.w	r3, r3, #1
 80046be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	3308      	adds	r3, #8
 80046c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80046c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80046ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80046d0:	e841 2300 	strex	r3, r2, [r1]
 80046d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80046d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d1e3      	bne.n	80046a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d118      	bne.n	8004716 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	e853 3f00 	ldrex	r3, [r3]
 80046f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	f023 0310 	bic.w	r3, r3, #16
 80046f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	461a      	mov	r2, r3
 8004700:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004702:	61bb      	str	r3, [r7, #24]
 8004704:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004706:	6979      	ldr	r1, [r7, #20]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	613b      	str	r3, [r7, #16]
   return(result);
 8004710:	693b      	ldr	r3, [r7, #16]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d1e6      	bne.n	80046e4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2220      	movs	r2, #32
 800471a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2200      	movs	r2, #0
 8004728:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800472a:	bf00      	nop
 800472c:	3754      	adds	r7, #84	@ 0x54
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004736:	b480      	push	{r7}
 8004738:	b085      	sub	sp, #20
 800473a:	af00      	add	r7, sp, #0
 800473c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004744:	2b01      	cmp	r3, #1
 8004746:	d101      	bne.n	800474c <HAL_UARTEx_DisableFifoMode+0x16>
 8004748:	2302      	movs	r3, #2
 800474a:	e027      	b.n	800479c <HAL_UARTEx_DisableFifoMode+0x66>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2224      	movs	r2, #36	@ 0x24
 8004758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	681a      	ldr	r2, [r3, #0]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f022 0201 	bic.w	r2, r2, #1
 8004772:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800477a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2200      	movs	r2, #0
 8004780:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	68fa      	ldr	r2, [r7, #12]
 8004788:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2220      	movs	r2, #32
 800478e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800479a:	2300      	movs	r3, #0
}
 800479c:	4618      	mov	r0, r3
 800479e:	3714      	adds	r7, #20
 80047a0:	46bd      	mov	sp, r7
 80047a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a6:	4770      	bx	lr

080047a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b084      	sub	sp, #16
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d101      	bne.n	80047c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80047bc:	2302      	movs	r3, #2
 80047be:	e02d      	b.n	800481c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2224      	movs	r2, #36	@ 0x24
 80047cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	683a      	ldr	r2, [r7, #0]
 80047f8:	430a      	orrs	r2, r1
 80047fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80047fc:	6878      	ldr	r0, [r7, #4]
 80047fe:	f000 f84f 	bl	80048a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2220      	movs	r2, #32
 800480e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800481a:	2300      	movs	r3, #0
}
 800481c:	4618      	mov	r0, r3
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b084      	sub	sp, #16
 8004828:	af00      	add	r7, sp, #0
 800482a:	6078      	str	r0, [r7, #4]
 800482c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004834:	2b01      	cmp	r3, #1
 8004836:	d101      	bne.n	800483c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004838:	2302      	movs	r3, #2
 800483a:	e02d      	b.n	8004898 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2201      	movs	r2, #1
 8004840:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2224      	movs	r2, #36	@ 0x24
 8004848:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f022 0201 	bic.w	r2, r2, #1
 8004862:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	683a      	ldr	r2, [r7, #0]
 8004874:	430a      	orrs	r2, r1
 8004876:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004878:	6878      	ldr	r0, [r7, #4]
 800487a:	f000 f811 	bl	80048a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	68fa      	ldr	r2, [r7, #12]
 8004884:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2220      	movs	r2, #32
 800488a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	2200      	movs	r2, #0
 8004892:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004896:	2300      	movs	r3, #0
}
 8004898:	4618      	mov	r0, r3
 800489a:	3710      	adds	r7, #16
 800489c:	46bd      	mov	sp, r7
 800489e:	bd80      	pop	{r7, pc}

080048a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d108      	bne.n	80048c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2201      	movs	r2, #1
 80048b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	2201      	movs	r2, #1
 80048bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80048c0:	e031      	b.n	8004926 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80048c2:	2308      	movs	r3, #8
 80048c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80048c6:	2308      	movs	r3, #8
 80048c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	0e5b      	lsrs	r3, r3, #25
 80048d2:	b2db      	uxtb	r3, r3
 80048d4:	f003 0307 	and.w	r3, r3, #7
 80048d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689b      	ldr	r3, [r3, #8]
 80048e0:	0f5b      	lsrs	r3, r3, #29
 80048e2:	b2db      	uxtb	r3, r3
 80048e4:	f003 0307 	and.w	r3, r3, #7
 80048e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048ea:	7bbb      	ldrb	r3, [r7, #14]
 80048ec:	7b3a      	ldrb	r2, [r7, #12]
 80048ee:	4911      	ldr	r1, [pc, #68]	@ (8004934 <UARTEx_SetNbDataToProcess+0x94>)
 80048f0:	5c8a      	ldrb	r2, [r1, r2]
 80048f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80048f6:	7b3a      	ldrb	r2, [r7, #12]
 80048f8:	490f      	ldr	r1, [pc, #60]	@ (8004938 <UARTEx_SetNbDataToProcess+0x98>)
 80048fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80048fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8004900:	b29a      	uxth	r2, r3
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004908:	7bfb      	ldrb	r3, [r7, #15]
 800490a:	7b7a      	ldrb	r2, [r7, #13]
 800490c:	4909      	ldr	r1, [pc, #36]	@ (8004934 <UARTEx_SetNbDataToProcess+0x94>)
 800490e:	5c8a      	ldrb	r2, [r1, r2]
 8004910:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004914:	7b7a      	ldrb	r2, [r7, #13]
 8004916:	4908      	ldr	r1, [pc, #32]	@ (8004938 <UARTEx_SetNbDataToProcess+0x98>)
 8004918:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800491a:	fb93 f3f2 	sdiv	r3, r3, r2
 800491e:	b29a      	uxth	r2, r3
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004926:	bf00      	nop
 8004928:	3714      	adds	r7, #20
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	080052d4 	.word	0x080052d4
 8004938:	080052dc 	.word	0x080052dc

0800493c <siprintf>:
 800493c:	b40e      	push	{r1, r2, r3}
 800493e:	b510      	push	{r4, lr}
 8004940:	b09d      	sub	sp, #116	@ 0x74
 8004942:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004944:	9002      	str	r0, [sp, #8]
 8004946:	9006      	str	r0, [sp, #24]
 8004948:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800494c:	480a      	ldr	r0, [pc, #40]	@ (8004978 <siprintf+0x3c>)
 800494e:	9107      	str	r1, [sp, #28]
 8004950:	9104      	str	r1, [sp, #16]
 8004952:	490a      	ldr	r1, [pc, #40]	@ (800497c <siprintf+0x40>)
 8004954:	f853 2b04 	ldr.w	r2, [r3], #4
 8004958:	9105      	str	r1, [sp, #20]
 800495a:	2400      	movs	r4, #0
 800495c:	a902      	add	r1, sp, #8
 800495e:	6800      	ldr	r0, [r0, #0]
 8004960:	9301      	str	r3, [sp, #4]
 8004962:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004964:	f000 f994 	bl	8004c90 <_svfiprintf_r>
 8004968:	9b02      	ldr	r3, [sp, #8]
 800496a:	701c      	strb	r4, [r3, #0]
 800496c:	b01d      	add	sp, #116	@ 0x74
 800496e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004972:	b003      	add	sp, #12
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	20000010 	.word	0x20000010
 800497c:	ffff0208 	.word	0xffff0208

08004980 <memset>:
 8004980:	4402      	add	r2, r0
 8004982:	4603      	mov	r3, r0
 8004984:	4293      	cmp	r3, r2
 8004986:	d100      	bne.n	800498a <memset+0xa>
 8004988:	4770      	bx	lr
 800498a:	f803 1b01 	strb.w	r1, [r3], #1
 800498e:	e7f9      	b.n	8004984 <memset+0x4>

08004990 <__errno>:
 8004990:	4b01      	ldr	r3, [pc, #4]	@ (8004998 <__errno+0x8>)
 8004992:	6818      	ldr	r0, [r3, #0]
 8004994:	4770      	bx	lr
 8004996:	bf00      	nop
 8004998:	20000010 	.word	0x20000010

0800499c <__libc_init_array>:
 800499c:	b570      	push	{r4, r5, r6, lr}
 800499e:	4d0d      	ldr	r5, [pc, #52]	@ (80049d4 <__libc_init_array+0x38>)
 80049a0:	4c0d      	ldr	r4, [pc, #52]	@ (80049d8 <__libc_init_array+0x3c>)
 80049a2:	1b64      	subs	r4, r4, r5
 80049a4:	10a4      	asrs	r4, r4, #2
 80049a6:	2600      	movs	r6, #0
 80049a8:	42a6      	cmp	r6, r4
 80049aa:	d109      	bne.n	80049c0 <__libc_init_array+0x24>
 80049ac:	4d0b      	ldr	r5, [pc, #44]	@ (80049dc <__libc_init_array+0x40>)
 80049ae:	4c0c      	ldr	r4, [pc, #48]	@ (80049e0 <__libc_init_array+0x44>)
 80049b0:	f000 fc64 	bl	800527c <_init>
 80049b4:	1b64      	subs	r4, r4, r5
 80049b6:	10a4      	asrs	r4, r4, #2
 80049b8:	2600      	movs	r6, #0
 80049ba:	42a6      	cmp	r6, r4
 80049bc:	d105      	bne.n	80049ca <__libc_init_array+0x2e>
 80049be:	bd70      	pop	{r4, r5, r6, pc}
 80049c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80049c4:	4798      	blx	r3
 80049c6:	3601      	adds	r6, #1
 80049c8:	e7ee      	b.n	80049a8 <__libc_init_array+0xc>
 80049ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80049ce:	4798      	blx	r3
 80049d0:	3601      	adds	r6, #1
 80049d2:	e7f2      	b.n	80049ba <__libc_init_array+0x1e>
 80049d4:	08005320 	.word	0x08005320
 80049d8:	08005320 	.word	0x08005320
 80049dc:	08005320 	.word	0x08005320
 80049e0:	08005324 	.word	0x08005324

080049e4 <__retarget_lock_acquire_recursive>:
 80049e4:	4770      	bx	lr

080049e6 <__retarget_lock_release_recursive>:
 80049e6:	4770      	bx	lr

080049e8 <_free_r>:
 80049e8:	b538      	push	{r3, r4, r5, lr}
 80049ea:	4605      	mov	r5, r0
 80049ec:	2900      	cmp	r1, #0
 80049ee:	d041      	beq.n	8004a74 <_free_r+0x8c>
 80049f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049f4:	1f0c      	subs	r4, r1, #4
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	bfb8      	it	lt
 80049fa:	18e4      	addlt	r4, r4, r3
 80049fc:	f000 f8e0 	bl	8004bc0 <__malloc_lock>
 8004a00:	4a1d      	ldr	r2, [pc, #116]	@ (8004a78 <_free_r+0x90>)
 8004a02:	6813      	ldr	r3, [r2, #0]
 8004a04:	b933      	cbnz	r3, 8004a14 <_free_r+0x2c>
 8004a06:	6063      	str	r3, [r4, #4]
 8004a08:	6014      	str	r4, [r2, #0]
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004a10:	f000 b8dc 	b.w	8004bcc <__malloc_unlock>
 8004a14:	42a3      	cmp	r3, r4
 8004a16:	d908      	bls.n	8004a2a <_free_r+0x42>
 8004a18:	6820      	ldr	r0, [r4, #0]
 8004a1a:	1821      	adds	r1, r4, r0
 8004a1c:	428b      	cmp	r3, r1
 8004a1e:	bf01      	itttt	eq
 8004a20:	6819      	ldreq	r1, [r3, #0]
 8004a22:	685b      	ldreq	r3, [r3, #4]
 8004a24:	1809      	addeq	r1, r1, r0
 8004a26:	6021      	streq	r1, [r4, #0]
 8004a28:	e7ed      	b.n	8004a06 <_free_r+0x1e>
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	b10b      	cbz	r3, 8004a34 <_free_r+0x4c>
 8004a30:	42a3      	cmp	r3, r4
 8004a32:	d9fa      	bls.n	8004a2a <_free_r+0x42>
 8004a34:	6811      	ldr	r1, [r2, #0]
 8004a36:	1850      	adds	r0, r2, r1
 8004a38:	42a0      	cmp	r0, r4
 8004a3a:	d10b      	bne.n	8004a54 <_free_r+0x6c>
 8004a3c:	6820      	ldr	r0, [r4, #0]
 8004a3e:	4401      	add	r1, r0
 8004a40:	1850      	adds	r0, r2, r1
 8004a42:	4283      	cmp	r3, r0
 8004a44:	6011      	str	r1, [r2, #0]
 8004a46:	d1e0      	bne.n	8004a0a <_free_r+0x22>
 8004a48:	6818      	ldr	r0, [r3, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	6053      	str	r3, [r2, #4]
 8004a4e:	4408      	add	r0, r1
 8004a50:	6010      	str	r0, [r2, #0]
 8004a52:	e7da      	b.n	8004a0a <_free_r+0x22>
 8004a54:	d902      	bls.n	8004a5c <_free_r+0x74>
 8004a56:	230c      	movs	r3, #12
 8004a58:	602b      	str	r3, [r5, #0]
 8004a5a:	e7d6      	b.n	8004a0a <_free_r+0x22>
 8004a5c:	6820      	ldr	r0, [r4, #0]
 8004a5e:	1821      	adds	r1, r4, r0
 8004a60:	428b      	cmp	r3, r1
 8004a62:	bf04      	itt	eq
 8004a64:	6819      	ldreq	r1, [r3, #0]
 8004a66:	685b      	ldreq	r3, [r3, #4]
 8004a68:	6063      	str	r3, [r4, #4]
 8004a6a:	bf04      	itt	eq
 8004a6c:	1809      	addeq	r1, r1, r0
 8004a6e:	6021      	streq	r1, [r4, #0]
 8004a70:	6054      	str	r4, [r2, #4]
 8004a72:	e7ca      	b.n	8004a0a <_free_r+0x22>
 8004a74:	bd38      	pop	{r3, r4, r5, pc}
 8004a76:	bf00      	nop
 8004a78:	20000380 	.word	0x20000380

08004a7c <sbrk_aligned>:
 8004a7c:	b570      	push	{r4, r5, r6, lr}
 8004a7e:	4e0f      	ldr	r6, [pc, #60]	@ (8004abc <sbrk_aligned+0x40>)
 8004a80:	460c      	mov	r4, r1
 8004a82:	6831      	ldr	r1, [r6, #0]
 8004a84:	4605      	mov	r5, r0
 8004a86:	b911      	cbnz	r1, 8004a8e <sbrk_aligned+0x12>
 8004a88:	f000 fba4 	bl	80051d4 <_sbrk_r>
 8004a8c:	6030      	str	r0, [r6, #0]
 8004a8e:	4621      	mov	r1, r4
 8004a90:	4628      	mov	r0, r5
 8004a92:	f000 fb9f 	bl	80051d4 <_sbrk_r>
 8004a96:	1c43      	adds	r3, r0, #1
 8004a98:	d103      	bne.n	8004aa2 <sbrk_aligned+0x26>
 8004a9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8004a9e:	4620      	mov	r0, r4
 8004aa0:	bd70      	pop	{r4, r5, r6, pc}
 8004aa2:	1cc4      	adds	r4, r0, #3
 8004aa4:	f024 0403 	bic.w	r4, r4, #3
 8004aa8:	42a0      	cmp	r0, r4
 8004aaa:	d0f8      	beq.n	8004a9e <sbrk_aligned+0x22>
 8004aac:	1a21      	subs	r1, r4, r0
 8004aae:	4628      	mov	r0, r5
 8004ab0:	f000 fb90 	bl	80051d4 <_sbrk_r>
 8004ab4:	3001      	adds	r0, #1
 8004ab6:	d1f2      	bne.n	8004a9e <sbrk_aligned+0x22>
 8004ab8:	e7ef      	b.n	8004a9a <sbrk_aligned+0x1e>
 8004aba:	bf00      	nop
 8004abc:	2000037c 	.word	0x2000037c

08004ac0 <_malloc_r>:
 8004ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ac4:	1ccd      	adds	r5, r1, #3
 8004ac6:	f025 0503 	bic.w	r5, r5, #3
 8004aca:	3508      	adds	r5, #8
 8004acc:	2d0c      	cmp	r5, #12
 8004ace:	bf38      	it	cc
 8004ad0:	250c      	movcc	r5, #12
 8004ad2:	2d00      	cmp	r5, #0
 8004ad4:	4606      	mov	r6, r0
 8004ad6:	db01      	blt.n	8004adc <_malloc_r+0x1c>
 8004ad8:	42a9      	cmp	r1, r5
 8004ada:	d904      	bls.n	8004ae6 <_malloc_r+0x26>
 8004adc:	230c      	movs	r3, #12
 8004ade:	6033      	str	r3, [r6, #0]
 8004ae0:	2000      	movs	r0, #0
 8004ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ae6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004bbc <_malloc_r+0xfc>
 8004aea:	f000 f869 	bl	8004bc0 <__malloc_lock>
 8004aee:	f8d8 3000 	ldr.w	r3, [r8]
 8004af2:	461c      	mov	r4, r3
 8004af4:	bb44      	cbnz	r4, 8004b48 <_malloc_r+0x88>
 8004af6:	4629      	mov	r1, r5
 8004af8:	4630      	mov	r0, r6
 8004afa:	f7ff ffbf 	bl	8004a7c <sbrk_aligned>
 8004afe:	1c43      	adds	r3, r0, #1
 8004b00:	4604      	mov	r4, r0
 8004b02:	d158      	bne.n	8004bb6 <_malloc_r+0xf6>
 8004b04:	f8d8 4000 	ldr.w	r4, [r8]
 8004b08:	4627      	mov	r7, r4
 8004b0a:	2f00      	cmp	r7, #0
 8004b0c:	d143      	bne.n	8004b96 <_malloc_r+0xd6>
 8004b0e:	2c00      	cmp	r4, #0
 8004b10:	d04b      	beq.n	8004baa <_malloc_r+0xea>
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	4639      	mov	r1, r7
 8004b16:	4630      	mov	r0, r6
 8004b18:	eb04 0903 	add.w	r9, r4, r3
 8004b1c:	f000 fb5a 	bl	80051d4 <_sbrk_r>
 8004b20:	4581      	cmp	r9, r0
 8004b22:	d142      	bne.n	8004baa <_malloc_r+0xea>
 8004b24:	6821      	ldr	r1, [r4, #0]
 8004b26:	1a6d      	subs	r5, r5, r1
 8004b28:	4629      	mov	r1, r5
 8004b2a:	4630      	mov	r0, r6
 8004b2c:	f7ff ffa6 	bl	8004a7c <sbrk_aligned>
 8004b30:	3001      	adds	r0, #1
 8004b32:	d03a      	beq.n	8004baa <_malloc_r+0xea>
 8004b34:	6823      	ldr	r3, [r4, #0]
 8004b36:	442b      	add	r3, r5
 8004b38:	6023      	str	r3, [r4, #0]
 8004b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8004b3e:	685a      	ldr	r2, [r3, #4]
 8004b40:	bb62      	cbnz	r2, 8004b9c <_malloc_r+0xdc>
 8004b42:	f8c8 7000 	str.w	r7, [r8]
 8004b46:	e00f      	b.n	8004b68 <_malloc_r+0xa8>
 8004b48:	6822      	ldr	r2, [r4, #0]
 8004b4a:	1b52      	subs	r2, r2, r5
 8004b4c:	d420      	bmi.n	8004b90 <_malloc_r+0xd0>
 8004b4e:	2a0b      	cmp	r2, #11
 8004b50:	d917      	bls.n	8004b82 <_malloc_r+0xc2>
 8004b52:	1961      	adds	r1, r4, r5
 8004b54:	42a3      	cmp	r3, r4
 8004b56:	6025      	str	r5, [r4, #0]
 8004b58:	bf18      	it	ne
 8004b5a:	6059      	strne	r1, [r3, #4]
 8004b5c:	6863      	ldr	r3, [r4, #4]
 8004b5e:	bf08      	it	eq
 8004b60:	f8c8 1000 	streq.w	r1, [r8]
 8004b64:	5162      	str	r2, [r4, r5]
 8004b66:	604b      	str	r3, [r1, #4]
 8004b68:	4630      	mov	r0, r6
 8004b6a:	f000 f82f 	bl	8004bcc <__malloc_unlock>
 8004b6e:	f104 000b 	add.w	r0, r4, #11
 8004b72:	1d23      	adds	r3, r4, #4
 8004b74:	f020 0007 	bic.w	r0, r0, #7
 8004b78:	1ac2      	subs	r2, r0, r3
 8004b7a:	bf1c      	itt	ne
 8004b7c:	1a1b      	subne	r3, r3, r0
 8004b7e:	50a3      	strne	r3, [r4, r2]
 8004b80:	e7af      	b.n	8004ae2 <_malloc_r+0x22>
 8004b82:	6862      	ldr	r2, [r4, #4]
 8004b84:	42a3      	cmp	r3, r4
 8004b86:	bf0c      	ite	eq
 8004b88:	f8c8 2000 	streq.w	r2, [r8]
 8004b8c:	605a      	strne	r2, [r3, #4]
 8004b8e:	e7eb      	b.n	8004b68 <_malloc_r+0xa8>
 8004b90:	4623      	mov	r3, r4
 8004b92:	6864      	ldr	r4, [r4, #4]
 8004b94:	e7ae      	b.n	8004af4 <_malloc_r+0x34>
 8004b96:	463c      	mov	r4, r7
 8004b98:	687f      	ldr	r7, [r7, #4]
 8004b9a:	e7b6      	b.n	8004b0a <_malloc_r+0x4a>
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	685b      	ldr	r3, [r3, #4]
 8004ba0:	42a3      	cmp	r3, r4
 8004ba2:	d1fb      	bne.n	8004b9c <_malloc_r+0xdc>
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	6053      	str	r3, [r2, #4]
 8004ba8:	e7de      	b.n	8004b68 <_malloc_r+0xa8>
 8004baa:	230c      	movs	r3, #12
 8004bac:	6033      	str	r3, [r6, #0]
 8004bae:	4630      	mov	r0, r6
 8004bb0:	f000 f80c 	bl	8004bcc <__malloc_unlock>
 8004bb4:	e794      	b.n	8004ae0 <_malloc_r+0x20>
 8004bb6:	6005      	str	r5, [r0, #0]
 8004bb8:	e7d6      	b.n	8004b68 <_malloc_r+0xa8>
 8004bba:	bf00      	nop
 8004bbc:	20000380 	.word	0x20000380

08004bc0 <__malloc_lock>:
 8004bc0:	4801      	ldr	r0, [pc, #4]	@ (8004bc8 <__malloc_lock+0x8>)
 8004bc2:	f7ff bf0f 	b.w	80049e4 <__retarget_lock_acquire_recursive>
 8004bc6:	bf00      	nop
 8004bc8:	20000378 	.word	0x20000378

08004bcc <__malloc_unlock>:
 8004bcc:	4801      	ldr	r0, [pc, #4]	@ (8004bd4 <__malloc_unlock+0x8>)
 8004bce:	f7ff bf0a 	b.w	80049e6 <__retarget_lock_release_recursive>
 8004bd2:	bf00      	nop
 8004bd4:	20000378 	.word	0x20000378

08004bd8 <__ssputs_r>:
 8004bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bdc:	688e      	ldr	r6, [r1, #8]
 8004bde:	461f      	mov	r7, r3
 8004be0:	42be      	cmp	r6, r7
 8004be2:	680b      	ldr	r3, [r1, #0]
 8004be4:	4682      	mov	sl, r0
 8004be6:	460c      	mov	r4, r1
 8004be8:	4690      	mov	r8, r2
 8004bea:	d82d      	bhi.n	8004c48 <__ssputs_r+0x70>
 8004bec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004bf0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004bf4:	d026      	beq.n	8004c44 <__ssputs_r+0x6c>
 8004bf6:	6965      	ldr	r5, [r4, #20]
 8004bf8:	6909      	ldr	r1, [r1, #16]
 8004bfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004bfe:	eba3 0901 	sub.w	r9, r3, r1
 8004c02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004c06:	1c7b      	adds	r3, r7, #1
 8004c08:	444b      	add	r3, r9
 8004c0a:	106d      	asrs	r5, r5, #1
 8004c0c:	429d      	cmp	r5, r3
 8004c0e:	bf38      	it	cc
 8004c10:	461d      	movcc	r5, r3
 8004c12:	0553      	lsls	r3, r2, #21
 8004c14:	d527      	bpl.n	8004c66 <__ssputs_r+0x8e>
 8004c16:	4629      	mov	r1, r5
 8004c18:	f7ff ff52 	bl	8004ac0 <_malloc_r>
 8004c1c:	4606      	mov	r6, r0
 8004c1e:	b360      	cbz	r0, 8004c7a <__ssputs_r+0xa2>
 8004c20:	6921      	ldr	r1, [r4, #16]
 8004c22:	464a      	mov	r2, r9
 8004c24:	f000 fae6 	bl	80051f4 <memcpy>
 8004c28:	89a3      	ldrh	r3, [r4, #12]
 8004c2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004c32:	81a3      	strh	r3, [r4, #12]
 8004c34:	6126      	str	r6, [r4, #16]
 8004c36:	6165      	str	r5, [r4, #20]
 8004c38:	444e      	add	r6, r9
 8004c3a:	eba5 0509 	sub.w	r5, r5, r9
 8004c3e:	6026      	str	r6, [r4, #0]
 8004c40:	60a5      	str	r5, [r4, #8]
 8004c42:	463e      	mov	r6, r7
 8004c44:	42be      	cmp	r6, r7
 8004c46:	d900      	bls.n	8004c4a <__ssputs_r+0x72>
 8004c48:	463e      	mov	r6, r7
 8004c4a:	6820      	ldr	r0, [r4, #0]
 8004c4c:	4632      	mov	r2, r6
 8004c4e:	4641      	mov	r1, r8
 8004c50:	f000 faa6 	bl	80051a0 <memmove>
 8004c54:	68a3      	ldr	r3, [r4, #8]
 8004c56:	1b9b      	subs	r3, r3, r6
 8004c58:	60a3      	str	r3, [r4, #8]
 8004c5a:	6823      	ldr	r3, [r4, #0]
 8004c5c:	4433      	add	r3, r6
 8004c5e:	6023      	str	r3, [r4, #0]
 8004c60:	2000      	movs	r0, #0
 8004c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c66:	462a      	mov	r2, r5
 8004c68:	f000 fad2 	bl	8005210 <_realloc_r>
 8004c6c:	4606      	mov	r6, r0
 8004c6e:	2800      	cmp	r0, #0
 8004c70:	d1e0      	bne.n	8004c34 <__ssputs_r+0x5c>
 8004c72:	6921      	ldr	r1, [r4, #16]
 8004c74:	4650      	mov	r0, sl
 8004c76:	f7ff feb7 	bl	80049e8 <_free_r>
 8004c7a:	230c      	movs	r3, #12
 8004c7c:	f8ca 3000 	str.w	r3, [sl]
 8004c80:	89a3      	ldrh	r3, [r4, #12]
 8004c82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c86:	81a3      	strh	r3, [r4, #12]
 8004c88:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c8c:	e7e9      	b.n	8004c62 <__ssputs_r+0x8a>
	...

08004c90 <_svfiprintf_r>:
 8004c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c94:	4698      	mov	r8, r3
 8004c96:	898b      	ldrh	r3, [r1, #12]
 8004c98:	061b      	lsls	r3, r3, #24
 8004c9a:	b09d      	sub	sp, #116	@ 0x74
 8004c9c:	4607      	mov	r7, r0
 8004c9e:	460d      	mov	r5, r1
 8004ca0:	4614      	mov	r4, r2
 8004ca2:	d510      	bpl.n	8004cc6 <_svfiprintf_r+0x36>
 8004ca4:	690b      	ldr	r3, [r1, #16]
 8004ca6:	b973      	cbnz	r3, 8004cc6 <_svfiprintf_r+0x36>
 8004ca8:	2140      	movs	r1, #64	@ 0x40
 8004caa:	f7ff ff09 	bl	8004ac0 <_malloc_r>
 8004cae:	6028      	str	r0, [r5, #0]
 8004cb0:	6128      	str	r0, [r5, #16]
 8004cb2:	b930      	cbnz	r0, 8004cc2 <_svfiprintf_r+0x32>
 8004cb4:	230c      	movs	r3, #12
 8004cb6:	603b      	str	r3, [r7, #0]
 8004cb8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004cbc:	b01d      	add	sp, #116	@ 0x74
 8004cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cc2:	2340      	movs	r3, #64	@ 0x40
 8004cc4:	616b      	str	r3, [r5, #20]
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004cca:	2320      	movs	r3, #32
 8004ccc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004cd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cd4:	2330      	movs	r3, #48	@ 0x30
 8004cd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004e74 <_svfiprintf_r+0x1e4>
 8004cda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004cde:	f04f 0901 	mov.w	r9, #1
 8004ce2:	4623      	mov	r3, r4
 8004ce4:	469a      	mov	sl, r3
 8004ce6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cea:	b10a      	cbz	r2, 8004cf0 <_svfiprintf_r+0x60>
 8004cec:	2a25      	cmp	r2, #37	@ 0x25
 8004cee:	d1f9      	bne.n	8004ce4 <_svfiprintf_r+0x54>
 8004cf0:	ebba 0b04 	subs.w	fp, sl, r4
 8004cf4:	d00b      	beq.n	8004d0e <_svfiprintf_r+0x7e>
 8004cf6:	465b      	mov	r3, fp
 8004cf8:	4622      	mov	r2, r4
 8004cfa:	4629      	mov	r1, r5
 8004cfc:	4638      	mov	r0, r7
 8004cfe:	f7ff ff6b 	bl	8004bd8 <__ssputs_r>
 8004d02:	3001      	adds	r0, #1
 8004d04:	f000 80a7 	beq.w	8004e56 <_svfiprintf_r+0x1c6>
 8004d08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004d0a:	445a      	add	r2, fp
 8004d0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8004d0e:	f89a 3000 	ldrb.w	r3, [sl]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	f000 809f 	beq.w	8004e56 <_svfiprintf_r+0x1c6>
 8004d18:	2300      	movs	r3, #0
 8004d1a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004d1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d22:	f10a 0a01 	add.w	sl, sl, #1
 8004d26:	9304      	str	r3, [sp, #16]
 8004d28:	9307      	str	r3, [sp, #28]
 8004d2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004d2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8004d30:	4654      	mov	r4, sl
 8004d32:	2205      	movs	r2, #5
 8004d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d38:	484e      	ldr	r0, [pc, #312]	@ (8004e74 <_svfiprintf_r+0x1e4>)
 8004d3a:	f7fb fa79 	bl	8000230 <memchr>
 8004d3e:	9a04      	ldr	r2, [sp, #16]
 8004d40:	b9d8      	cbnz	r0, 8004d7a <_svfiprintf_r+0xea>
 8004d42:	06d0      	lsls	r0, r2, #27
 8004d44:	bf44      	itt	mi
 8004d46:	2320      	movmi	r3, #32
 8004d48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d4c:	0711      	lsls	r1, r2, #28
 8004d4e:	bf44      	itt	mi
 8004d50:	232b      	movmi	r3, #43	@ 0x2b
 8004d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d56:	f89a 3000 	ldrb.w	r3, [sl]
 8004d5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d5c:	d015      	beq.n	8004d8a <_svfiprintf_r+0xfa>
 8004d5e:	9a07      	ldr	r2, [sp, #28]
 8004d60:	4654      	mov	r4, sl
 8004d62:	2000      	movs	r0, #0
 8004d64:	f04f 0c0a 	mov.w	ip, #10
 8004d68:	4621      	mov	r1, r4
 8004d6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d6e:	3b30      	subs	r3, #48	@ 0x30
 8004d70:	2b09      	cmp	r3, #9
 8004d72:	d94b      	bls.n	8004e0c <_svfiprintf_r+0x17c>
 8004d74:	b1b0      	cbz	r0, 8004da4 <_svfiprintf_r+0x114>
 8004d76:	9207      	str	r2, [sp, #28]
 8004d78:	e014      	b.n	8004da4 <_svfiprintf_r+0x114>
 8004d7a:	eba0 0308 	sub.w	r3, r0, r8
 8004d7e:	fa09 f303 	lsl.w	r3, r9, r3
 8004d82:	4313      	orrs	r3, r2
 8004d84:	9304      	str	r3, [sp, #16]
 8004d86:	46a2      	mov	sl, r4
 8004d88:	e7d2      	b.n	8004d30 <_svfiprintf_r+0xa0>
 8004d8a:	9b03      	ldr	r3, [sp, #12]
 8004d8c:	1d19      	adds	r1, r3, #4
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	9103      	str	r1, [sp, #12]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	bfbb      	ittet	lt
 8004d96:	425b      	neglt	r3, r3
 8004d98:	f042 0202 	orrlt.w	r2, r2, #2
 8004d9c:	9307      	strge	r3, [sp, #28]
 8004d9e:	9307      	strlt	r3, [sp, #28]
 8004da0:	bfb8      	it	lt
 8004da2:	9204      	strlt	r2, [sp, #16]
 8004da4:	7823      	ldrb	r3, [r4, #0]
 8004da6:	2b2e      	cmp	r3, #46	@ 0x2e
 8004da8:	d10a      	bne.n	8004dc0 <_svfiprintf_r+0x130>
 8004daa:	7863      	ldrb	r3, [r4, #1]
 8004dac:	2b2a      	cmp	r3, #42	@ 0x2a
 8004dae:	d132      	bne.n	8004e16 <_svfiprintf_r+0x186>
 8004db0:	9b03      	ldr	r3, [sp, #12]
 8004db2:	1d1a      	adds	r2, r3, #4
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	9203      	str	r2, [sp, #12]
 8004db8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004dbc:	3402      	adds	r4, #2
 8004dbe:	9305      	str	r3, [sp, #20]
 8004dc0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004e84 <_svfiprintf_r+0x1f4>
 8004dc4:	7821      	ldrb	r1, [r4, #0]
 8004dc6:	2203      	movs	r2, #3
 8004dc8:	4650      	mov	r0, sl
 8004dca:	f7fb fa31 	bl	8000230 <memchr>
 8004dce:	b138      	cbz	r0, 8004de0 <_svfiprintf_r+0x150>
 8004dd0:	9b04      	ldr	r3, [sp, #16]
 8004dd2:	eba0 000a 	sub.w	r0, r0, sl
 8004dd6:	2240      	movs	r2, #64	@ 0x40
 8004dd8:	4082      	lsls	r2, r0
 8004dda:	4313      	orrs	r3, r2
 8004ddc:	3401      	adds	r4, #1
 8004dde:	9304      	str	r3, [sp, #16]
 8004de0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004de4:	4824      	ldr	r0, [pc, #144]	@ (8004e78 <_svfiprintf_r+0x1e8>)
 8004de6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004dea:	2206      	movs	r2, #6
 8004dec:	f7fb fa20 	bl	8000230 <memchr>
 8004df0:	2800      	cmp	r0, #0
 8004df2:	d036      	beq.n	8004e62 <_svfiprintf_r+0x1d2>
 8004df4:	4b21      	ldr	r3, [pc, #132]	@ (8004e7c <_svfiprintf_r+0x1ec>)
 8004df6:	bb1b      	cbnz	r3, 8004e40 <_svfiprintf_r+0x1b0>
 8004df8:	9b03      	ldr	r3, [sp, #12]
 8004dfa:	3307      	adds	r3, #7
 8004dfc:	f023 0307 	bic.w	r3, r3, #7
 8004e00:	3308      	adds	r3, #8
 8004e02:	9303      	str	r3, [sp, #12]
 8004e04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e06:	4433      	add	r3, r6
 8004e08:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e0a:	e76a      	b.n	8004ce2 <_svfiprintf_r+0x52>
 8004e0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e10:	460c      	mov	r4, r1
 8004e12:	2001      	movs	r0, #1
 8004e14:	e7a8      	b.n	8004d68 <_svfiprintf_r+0xd8>
 8004e16:	2300      	movs	r3, #0
 8004e18:	3401      	adds	r4, #1
 8004e1a:	9305      	str	r3, [sp, #20]
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	f04f 0c0a 	mov.w	ip, #10
 8004e22:	4620      	mov	r0, r4
 8004e24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e28:	3a30      	subs	r2, #48	@ 0x30
 8004e2a:	2a09      	cmp	r2, #9
 8004e2c:	d903      	bls.n	8004e36 <_svfiprintf_r+0x1a6>
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d0c6      	beq.n	8004dc0 <_svfiprintf_r+0x130>
 8004e32:	9105      	str	r1, [sp, #20]
 8004e34:	e7c4      	b.n	8004dc0 <_svfiprintf_r+0x130>
 8004e36:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e3a:	4604      	mov	r4, r0
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e7f0      	b.n	8004e22 <_svfiprintf_r+0x192>
 8004e40:	ab03      	add	r3, sp, #12
 8004e42:	9300      	str	r3, [sp, #0]
 8004e44:	462a      	mov	r2, r5
 8004e46:	4b0e      	ldr	r3, [pc, #56]	@ (8004e80 <_svfiprintf_r+0x1f0>)
 8004e48:	a904      	add	r1, sp, #16
 8004e4a:	4638      	mov	r0, r7
 8004e4c:	f3af 8000 	nop.w
 8004e50:	1c42      	adds	r2, r0, #1
 8004e52:	4606      	mov	r6, r0
 8004e54:	d1d6      	bne.n	8004e04 <_svfiprintf_r+0x174>
 8004e56:	89ab      	ldrh	r3, [r5, #12]
 8004e58:	065b      	lsls	r3, r3, #25
 8004e5a:	f53f af2d 	bmi.w	8004cb8 <_svfiprintf_r+0x28>
 8004e5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e60:	e72c      	b.n	8004cbc <_svfiprintf_r+0x2c>
 8004e62:	ab03      	add	r3, sp, #12
 8004e64:	9300      	str	r3, [sp, #0]
 8004e66:	462a      	mov	r2, r5
 8004e68:	4b05      	ldr	r3, [pc, #20]	@ (8004e80 <_svfiprintf_r+0x1f0>)
 8004e6a:	a904      	add	r1, sp, #16
 8004e6c:	4638      	mov	r0, r7
 8004e6e:	f000 f879 	bl	8004f64 <_printf_i>
 8004e72:	e7ed      	b.n	8004e50 <_svfiprintf_r+0x1c0>
 8004e74:	080052e4 	.word	0x080052e4
 8004e78:	080052ee 	.word	0x080052ee
 8004e7c:	00000000 	.word	0x00000000
 8004e80:	08004bd9 	.word	0x08004bd9
 8004e84:	080052ea 	.word	0x080052ea

08004e88 <_printf_common>:
 8004e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e8c:	4616      	mov	r6, r2
 8004e8e:	4698      	mov	r8, r3
 8004e90:	688a      	ldr	r2, [r1, #8]
 8004e92:	690b      	ldr	r3, [r1, #16]
 8004e94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e98:	4293      	cmp	r3, r2
 8004e9a:	bfb8      	it	lt
 8004e9c:	4613      	movlt	r3, r2
 8004e9e:	6033      	str	r3, [r6, #0]
 8004ea0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ea4:	4607      	mov	r7, r0
 8004ea6:	460c      	mov	r4, r1
 8004ea8:	b10a      	cbz	r2, 8004eae <_printf_common+0x26>
 8004eaa:	3301      	adds	r3, #1
 8004eac:	6033      	str	r3, [r6, #0]
 8004eae:	6823      	ldr	r3, [r4, #0]
 8004eb0:	0699      	lsls	r1, r3, #26
 8004eb2:	bf42      	ittt	mi
 8004eb4:	6833      	ldrmi	r3, [r6, #0]
 8004eb6:	3302      	addmi	r3, #2
 8004eb8:	6033      	strmi	r3, [r6, #0]
 8004eba:	6825      	ldr	r5, [r4, #0]
 8004ebc:	f015 0506 	ands.w	r5, r5, #6
 8004ec0:	d106      	bne.n	8004ed0 <_printf_common+0x48>
 8004ec2:	f104 0a19 	add.w	sl, r4, #25
 8004ec6:	68e3      	ldr	r3, [r4, #12]
 8004ec8:	6832      	ldr	r2, [r6, #0]
 8004eca:	1a9b      	subs	r3, r3, r2
 8004ecc:	42ab      	cmp	r3, r5
 8004ece:	dc26      	bgt.n	8004f1e <_printf_common+0x96>
 8004ed0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004ed4:	6822      	ldr	r2, [r4, #0]
 8004ed6:	3b00      	subs	r3, #0
 8004ed8:	bf18      	it	ne
 8004eda:	2301      	movne	r3, #1
 8004edc:	0692      	lsls	r2, r2, #26
 8004ede:	d42b      	bmi.n	8004f38 <_printf_common+0xb0>
 8004ee0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ee4:	4641      	mov	r1, r8
 8004ee6:	4638      	mov	r0, r7
 8004ee8:	47c8      	blx	r9
 8004eea:	3001      	adds	r0, #1
 8004eec:	d01e      	beq.n	8004f2c <_printf_common+0xa4>
 8004eee:	6823      	ldr	r3, [r4, #0]
 8004ef0:	6922      	ldr	r2, [r4, #16]
 8004ef2:	f003 0306 	and.w	r3, r3, #6
 8004ef6:	2b04      	cmp	r3, #4
 8004ef8:	bf02      	ittt	eq
 8004efa:	68e5      	ldreq	r5, [r4, #12]
 8004efc:	6833      	ldreq	r3, [r6, #0]
 8004efe:	1aed      	subeq	r5, r5, r3
 8004f00:	68a3      	ldr	r3, [r4, #8]
 8004f02:	bf0c      	ite	eq
 8004f04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f08:	2500      	movne	r5, #0
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	bfc4      	itt	gt
 8004f0e:	1a9b      	subgt	r3, r3, r2
 8004f10:	18ed      	addgt	r5, r5, r3
 8004f12:	2600      	movs	r6, #0
 8004f14:	341a      	adds	r4, #26
 8004f16:	42b5      	cmp	r5, r6
 8004f18:	d11a      	bne.n	8004f50 <_printf_common+0xc8>
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	e008      	b.n	8004f30 <_printf_common+0xa8>
 8004f1e:	2301      	movs	r3, #1
 8004f20:	4652      	mov	r2, sl
 8004f22:	4641      	mov	r1, r8
 8004f24:	4638      	mov	r0, r7
 8004f26:	47c8      	blx	r9
 8004f28:	3001      	adds	r0, #1
 8004f2a:	d103      	bne.n	8004f34 <_printf_common+0xac>
 8004f2c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f34:	3501      	adds	r5, #1
 8004f36:	e7c6      	b.n	8004ec6 <_printf_common+0x3e>
 8004f38:	18e1      	adds	r1, r4, r3
 8004f3a:	1c5a      	adds	r2, r3, #1
 8004f3c:	2030      	movs	r0, #48	@ 0x30
 8004f3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f42:	4422      	add	r2, r4
 8004f44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f4c:	3302      	adds	r3, #2
 8004f4e:	e7c7      	b.n	8004ee0 <_printf_common+0x58>
 8004f50:	2301      	movs	r3, #1
 8004f52:	4622      	mov	r2, r4
 8004f54:	4641      	mov	r1, r8
 8004f56:	4638      	mov	r0, r7
 8004f58:	47c8      	blx	r9
 8004f5a:	3001      	adds	r0, #1
 8004f5c:	d0e6      	beq.n	8004f2c <_printf_common+0xa4>
 8004f5e:	3601      	adds	r6, #1
 8004f60:	e7d9      	b.n	8004f16 <_printf_common+0x8e>
	...

08004f64 <_printf_i>:
 8004f64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f68:	7e0f      	ldrb	r7, [r1, #24]
 8004f6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f6c:	2f78      	cmp	r7, #120	@ 0x78
 8004f6e:	4691      	mov	r9, r2
 8004f70:	4680      	mov	r8, r0
 8004f72:	460c      	mov	r4, r1
 8004f74:	469a      	mov	sl, r3
 8004f76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f7a:	d807      	bhi.n	8004f8c <_printf_i+0x28>
 8004f7c:	2f62      	cmp	r7, #98	@ 0x62
 8004f7e:	d80a      	bhi.n	8004f96 <_printf_i+0x32>
 8004f80:	2f00      	cmp	r7, #0
 8004f82:	f000 80d1 	beq.w	8005128 <_printf_i+0x1c4>
 8004f86:	2f58      	cmp	r7, #88	@ 0x58
 8004f88:	f000 80b8 	beq.w	80050fc <_printf_i+0x198>
 8004f8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f94:	e03a      	b.n	800500c <_printf_i+0xa8>
 8004f96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f9a:	2b15      	cmp	r3, #21
 8004f9c:	d8f6      	bhi.n	8004f8c <_printf_i+0x28>
 8004f9e:	a101      	add	r1, pc, #4	@ (adr r1, 8004fa4 <_printf_i+0x40>)
 8004fa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fa4:	08004ffd 	.word	0x08004ffd
 8004fa8:	08005011 	.word	0x08005011
 8004fac:	08004f8d 	.word	0x08004f8d
 8004fb0:	08004f8d 	.word	0x08004f8d
 8004fb4:	08004f8d 	.word	0x08004f8d
 8004fb8:	08004f8d 	.word	0x08004f8d
 8004fbc:	08005011 	.word	0x08005011
 8004fc0:	08004f8d 	.word	0x08004f8d
 8004fc4:	08004f8d 	.word	0x08004f8d
 8004fc8:	08004f8d 	.word	0x08004f8d
 8004fcc:	08004f8d 	.word	0x08004f8d
 8004fd0:	0800510f 	.word	0x0800510f
 8004fd4:	0800503b 	.word	0x0800503b
 8004fd8:	080050c9 	.word	0x080050c9
 8004fdc:	08004f8d 	.word	0x08004f8d
 8004fe0:	08004f8d 	.word	0x08004f8d
 8004fe4:	08005131 	.word	0x08005131
 8004fe8:	08004f8d 	.word	0x08004f8d
 8004fec:	0800503b 	.word	0x0800503b
 8004ff0:	08004f8d 	.word	0x08004f8d
 8004ff4:	08004f8d 	.word	0x08004f8d
 8004ff8:	080050d1 	.word	0x080050d1
 8004ffc:	6833      	ldr	r3, [r6, #0]
 8004ffe:	1d1a      	adds	r2, r3, #4
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	6032      	str	r2, [r6, #0]
 8005004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005008:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800500c:	2301      	movs	r3, #1
 800500e:	e09c      	b.n	800514a <_printf_i+0x1e6>
 8005010:	6833      	ldr	r3, [r6, #0]
 8005012:	6820      	ldr	r0, [r4, #0]
 8005014:	1d19      	adds	r1, r3, #4
 8005016:	6031      	str	r1, [r6, #0]
 8005018:	0606      	lsls	r6, r0, #24
 800501a:	d501      	bpl.n	8005020 <_printf_i+0xbc>
 800501c:	681d      	ldr	r5, [r3, #0]
 800501e:	e003      	b.n	8005028 <_printf_i+0xc4>
 8005020:	0645      	lsls	r5, r0, #25
 8005022:	d5fb      	bpl.n	800501c <_printf_i+0xb8>
 8005024:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005028:	2d00      	cmp	r5, #0
 800502a:	da03      	bge.n	8005034 <_printf_i+0xd0>
 800502c:	232d      	movs	r3, #45	@ 0x2d
 800502e:	426d      	negs	r5, r5
 8005030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005034:	4858      	ldr	r0, [pc, #352]	@ (8005198 <_printf_i+0x234>)
 8005036:	230a      	movs	r3, #10
 8005038:	e011      	b.n	800505e <_printf_i+0xfa>
 800503a:	6821      	ldr	r1, [r4, #0]
 800503c:	6833      	ldr	r3, [r6, #0]
 800503e:	0608      	lsls	r0, r1, #24
 8005040:	f853 5b04 	ldr.w	r5, [r3], #4
 8005044:	d402      	bmi.n	800504c <_printf_i+0xe8>
 8005046:	0649      	lsls	r1, r1, #25
 8005048:	bf48      	it	mi
 800504a:	b2ad      	uxthmi	r5, r5
 800504c:	2f6f      	cmp	r7, #111	@ 0x6f
 800504e:	4852      	ldr	r0, [pc, #328]	@ (8005198 <_printf_i+0x234>)
 8005050:	6033      	str	r3, [r6, #0]
 8005052:	bf14      	ite	ne
 8005054:	230a      	movne	r3, #10
 8005056:	2308      	moveq	r3, #8
 8005058:	2100      	movs	r1, #0
 800505a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800505e:	6866      	ldr	r6, [r4, #4]
 8005060:	60a6      	str	r6, [r4, #8]
 8005062:	2e00      	cmp	r6, #0
 8005064:	db05      	blt.n	8005072 <_printf_i+0x10e>
 8005066:	6821      	ldr	r1, [r4, #0]
 8005068:	432e      	orrs	r6, r5
 800506a:	f021 0104 	bic.w	r1, r1, #4
 800506e:	6021      	str	r1, [r4, #0]
 8005070:	d04b      	beq.n	800510a <_printf_i+0x1a6>
 8005072:	4616      	mov	r6, r2
 8005074:	fbb5 f1f3 	udiv	r1, r5, r3
 8005078:	fb03 5711 	mls	r7, r3, r1, r5
 800507c:	5dc7      	ldrb	r7, [r0, r7]
 800507e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005082:	462f      	mov	r7, r5
 8005084:	42bb      	cmp	r3, r7
 8005086:	460d      	mov	r5, r1
 8005088:	d9f4      	bls.n	8005074 <_printf_i+0x110>
 800508a:	2b08      	cmp	r3, #8
 800508c:	d10b      	bne.n	80050a6 <_printf_i+0x142>
 800508e:	6823      	ldr	r3, [r4, #0]
 8005090:	07df      	lsls	r7, r3, #31
 8005092:	d508      	bpl.n	80050a6 <_printf_i+0x142>
 8005094:	6923      	ldr	r3, [r4, #16]
 8005096:	6861      	ldr	r1, [r4, #4]
 8005098:	4299      	cmp	r1, r3
 800509a:	bfde      	ittt	le
 800509c:	2330      	movle	r3, #48	@ 0x30
 800509e:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050a2:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80050a6:	1b92      	subs	r2, r2, r6
 80050a8:	6122      	str	r2, [r4, #16]
 80050aa:	f8cd a000 	str.w	sl, [sp]
 80050ae:	464b      	mov	r3, r9
 80050b0:	aa03      	add	r2, sp, #12
 80050b2:	4621      	mov	r1, r4
 80050b4:	4640      	mov	r0, r8
 80050b6:	f7ff fee7 	bl	8004e88 <_printf_common>
 80050ba:	3001      	adds	r0, #1
 80050bc:	d14a      	bne.n	8005154 <_printf_i+0x1f0>
 80050be:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050c2:	b004      	add	sp, #16
 80050c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050c8:	6823      	ldr	r3, [r4, #0]
 80050ca:	f043 0320 	orr.w	r3, r3, #32
 80050ce:	6023      	str	r3, [r4, #0]
 80050d0:	4832      	ldr	r0, [pc, #200]	@ (800519c <_printf_i+0x238>)
 80050d2:	2778      	movs	r7, #120	@ 0x78
 80050d4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	6831      	ldr	r1, [r6, #0]
 80050dc:	061f      	lsls	r7, r3, #24
 80050de:	f851 5b04 	ldr.w	r5, [r1], #4
 80050e2:	d402      	bmi.n	80050ea <_printf_i+0x186>
 80050e4:	065f      	lsls	r7, r3, #25
 80050e6:	bf48      	it	mi
 80050e8:	b2ad      	uxthmi	r5, r5
 80050ea:	6031      	str	r1, [r6, #0]
 80050ec:	07d9      	lsls	r1, r3, #31
 80050ee:	bf44      	itt	mi
 80050f0:	f043 0320 	orrmi.w	r3, r3, #32
 80050f4:	6023      	strmi	r3, [r4, #0]
 80050f6:	b11d      	cbz	r5, 8005100 <_printf_i+0x19c>
 80050f8:	2310      	movs	r3, #16
 80050fa:	e7ad      	b.n	8005058 <_printf_i+0xf4>
 80050fc:	4826      	ldr	r0, [pc, #152]	@ (8005198 <_printf_i+0x234>)
 80050fe:	e7e9      	b.n	80050d4 <_printf_i+0x170>
 8005100:	6823      	ldr	r3, [r4, #0]
 8005102:	f023 0320 	bic.w	r3, r3, #32
 8005106:	6023      	str	r3, [r4, #0]
 8005108:	e7f6      	b.n	80050f8 <_printf_i+0x194>
 800510a:	4616      	mov	r6, r2
 800510c:	e7bd      	b.n	800508a <_printf_i+0x126>
 800510e:	6833      	ldr	r3, [r6, #0]
 8005110:	6825      	ldr	r5, [r4, #0]
 8005112:	6961      	ldr	r1, [r4, #20]
 8005114:	1d18      	adds	r0, r3, #4
 8005116:	6030      	str	r0, [r6, #0]
 8005118:	062e      	lsls	r6, r5, #24
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	d501      	bpl.n	8005122 <_printf_i+0x1be>
 800511e:	6019      	str	r1, [r3, #0]
 8005120:	e002      	b.n	8005128 <_printf_i+0x1c4>
 8005122:	0668      	lsls	r0, r5, #25
 8005124:	d5fb      	bpl.n	800511e <_printf_i+0x1ba>
 8005126:	8019      	strh	r1, [r3, #0]
 8005128:	2300      	movs	r3, #0
 800512a:	6123      	str	r3, [r4, #16]
 800512c:	4616      	mov	r6, r2
 800512e:	e7bc      	b.n	80050aa <_printf_i+0x146>
 8005130:	6833      	ldr	r3, [r6, #0]
 8005132:	1d1a      	adds	r2, r3, #4
 8005134:	6032      	str	r2, [r6, #0]
 8005136:	681e      	ldr	r6, [r3, #0]
 8005138:	6862      	ldr	r2, [r4, #4]
 800513a:	2100      	movs	r1, #0
 800513c:	4630      	mov	r0, r6
 800513e:	f7fb f877 	bl	8000230 <memchr>
 8005142:	b108      	cbz	r0, 8005148 <_printf_i+0x1e4>
 8005144:	1b80      	subs	r0, r0, r6
 8005146:	6060      	str	r0, [r4, #4]
 8005148:	6863      	ldr	r3, [r4, #4]
 800514a:	6123      	str	r3, [r4, #16]
 800514c:	2300      	movs	r3, #0
 800514e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005152:	e7aa      	b.n	80050aa <_printf_i+0x146>
 8005154:	6923      	ldr	r3, [r4, #16]
 8005156:	4632      	mov	r2, r6
 8005158:	4649      	mov	r1, r9
 800515a:	4640      	mov	r0, r8
 800515c:	47d0      	blx	sl
 800515e:	3001      	adds	r0, #1
 8005160:	d0ad      	beq.n	80050be <_printf_i+0x15a>
 8005162:	6823      	ldr	r3, [r4, #0]
 8005164:	079b      	lsls	r3, r3, #30
 8005166:	d413      	bmi.n	8005190 <_printf_i+0x22c>
 8005168:	68e0      	ldr	r0, [r4, #12]
 800516a:	9b03      	ldr	r3, [sp, #12]
 800516c:	4298      	cmp	r0, r3
 800516e:	bfb8      	it	lt
 8005170:	4618      	movlt	r0, r3
 8005172:	e7a6      	b.n	80050c2 <_printf_i+0x15e>
 8005174:	2301      	movs	r3, #1
 8005176:	4632      	mov	r2, r6
 8005178:	4649      	mov	r1, r9
 800517a:	4640      	mov	r0, r8
 800517c:	47d0      	blx	sl
 800517e:	3001      	adds	r0, #1
 8005180:	d09d      	beq.n	80050be <_printf_i+0x15a>
 8005182:	3501      	adds	r5, #1
 8005184:	68e3      	ldr	r3, [r4, #12]
 8005186:	9903      	ldr	r1, [sp, #12]
 8005188:	1a5b      	subs	r3, r3, r1
 800518a:	42ab      	cmp	r3, r5
 800518c:	dcf2      	bgt.n	8005174 <_printf_i+0x210>
 800518e:	e7eb      	b.n	8005168 <_printf_i+0x204>
 8005190:	2500      	movs	r5, #0
 8005192:	f104 0619 	add.w	r6, r4, #25
 8005196:	e7f5      	b.n	8005184 <_printf_i+0x220>
 8005198:	080052f5 	.word	0x080052f5
 800519c:	08005306 	.word	0x08005306

080051a0 <memmove>:
 80051a0:	4288      	cmp	r0, r1
 80051a2:	b510      	push	{r4, lr}
 80051a4:	eb01 0402 	add.w	r4, r1, r2
 80051a8:	d902      	bls.n	80051b0 <memmove+0x10>
 80051aa:	4284      	cmp	r4, r0
 80051ac:	4623      	mov	r3, r4
 80051ae:	d807      	bhi.n	80051c0 <memmove+0x20>
 80051b0:	1e43      	subs	r3, r0, #1
 80051b2:	42a1      	cmp	r1, r4
 80051b4:	d008      	beq.n	80051c8 <memmove+0x28>
 80051b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80051be:	e7f8      	b.n	80051b2 <memmove+0x12>
 80051c0:	4402      	add	r2, r0
 80051c2:	4601      	mov	r1, r0
 80051c4:	428a      	cmp	r2, r1
 80051c6:	d100      	bne.n	80051ca <memmove+0x2a>
 80051c8:	bd10      	pop	{r4, pc}
 80051ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80051ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80051d2:	e7f7      	b.n	80051c4 <memmove+0x24>

080051d4 <_sbrk_r>:
 80051d4:	b538      	push	{r3, r4, r5, lr}
 80051d6:	4d06      	ldr	r5, [pc, #24]	@ (80051f0 <_sbrk_r+0x1c>)
 80051d8:	2300      	movs	r3, #0
 80051da:	4604      	mov	r4, r0
 80051dc:	4608      	mov	r0, r1
 80051de:	602b      	str	r3, [r5, #0]
 80051e0:	f7fc f840 	bl	8001264 <_sbrk>
 80051e4:	1c43      	adds	r3, r0, #1
 80051e6:	d102      	bne.n	80051ee <_sbrk_r+0x1a>
 80051e8:	682b      	ldr	r3, [r5, #0]
 80051ea:	b103      	cbz	r3, 80051ee <_sbrk_r+0x1a>
 80051ec:	6023      	str	r3, [r4, #0]
 80051ee:	bd38      	pop	{r3, r4, r5, pc}
 80051f0:	20000374 	.word	0x20000374

080051f4 <memcpy>:
 80051f4:	440a      	add	r2, r1
 80051f6:	4291      	cmp	r1, r2
 80051f8:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80051fc:	d100      	bne.n	8005200 <memcpy+0xc>
 80051fe:	4770      	bx	lr
 8005200:	b510      	push	{r4, lr}
 8005202:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005206:	f803 4f01 	strb.w	r4, [r3, #1]!
 800520a:	4291      	cmp	r1, r2
 800520c:	d1f9      	bne.n	8005202 <memcpy+0xe>
 800520e:	bd10      	pop	{r4, pc}

08005210 <_realloc_r>:
 8005210:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005214:	4607      	mov	r7, r0
 8005216:	4614      	mov	r4, r2
 8005218:	460d      	mov	r5, r1
 800521a:	b921      	cbnz	r1, 8005226 <_realloc_r+0x16>
 800521c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005220:	4611      	mov	r1, r2
 8005222:	f7ff bc4d 	b.w	8004ac0 <_malloc_r>
 8005226:	b92a      	cbnz	r2, 8005234 <_realloc_r+0x24>
 8005228:	f7ff fbde 	bl	80049e8 <_free_r>
 800522c:	4625      	mov	r5, r4
 800522e:	4628      	mov	r0, r5
 8005230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005234:	f000 f81a 	bl	800526c <_malloc_usable_size_r>
 8005238:	4284      	cmp	r4, r0
 800523a:	4606      	mov	r6, r0
 800523c:	d802      	bhi.n	8005244 <_realloc_r+0x34>
 800523e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005242:	d8f4      	bhi.n	800522e <_realloc_r+0x1e>
 8005244:	4621      	mov	r1, r4
 8005246:	4638      	mov	r0, r7
 8005248:	f7ff fc3a 	bl	8004ac0 <_malloc_r>
 800524c:	4680      	mov	r8, r0
 800524e:	b908      	cbnz	r0, 8005254 <_realloc_r+0x44>
 8005250:	4645      	mov	r5, r8
 8005252:	e7ec      	b.n	800522e <_realloc_r+0x1e>
 8005254:	42b4      	cmp	r4, r6
 8005256:	4622      	mov	r2, r4
 8005258:	4629      	mov	r1, r5
 800525a:	bf28      	it	cs
 800525c:	4632      	movcs	r2, r6
 800525e:	f7ff ffc9 	bl	80051f4 <memcpy>
 8005262:	4629      	mov	r1, r5
 8005264:	4638      	mov	r0, r7
 8005266:	f7ff fbbf 	bl	80049e8 <_free_r>
 800526a:	e7f1      	b.n	8005250 <_realloc_r+0x40>

0800526c <_malloc_usable_size_r>:
 800526c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005270:	1f18      	subs	r0, r3, #4
 8005272:	2b00      	cmp	r3, #0
 8005274:	bfbc      	itt	lt
 8005276:	580b      	ldrlt	r3, [r1, r0]
 8005278:	18c0      	addlt	r0, r0, r3
 800527a:	4770      	bx	lr

0800527c <_init>:
 800527c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800527e:	bf00      	nop
 8005280:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005282:	bc08      	pop	{r3}
 8005284:	469e      	mov	lr, r3
 8005286:	4770      	bx	lr

08005288 <_fini>:
 8005288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800528a:	bf00      	nop
 800528c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800528e:	bc08      	pop	{r3}
 8005290:	469e      	mov	lr, r3
 8005292:	4770      	bx	lr
