
TACTS_testbed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016fc8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000cc0  08017198  08017198  00027198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017e58  08017e58  00030630  2**0
                  CONTENTS
  4 .ARM          00000008  08017e58  08017e58  00027e58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017e60  08017e60  00030630  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017e60  08017e60  00027e60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017e64  08017e64  00027e64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000630  20000000  08017e68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009cdc  20000640  08018498  00030640  2**5
                  ALLOC
 10 ._user_heap_stack 00001004  2000a31c  08018498  0003a31c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030630  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026342  00000000  00000000  00030660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004974  00000000  00000000  000569a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001900  00000000  00000000  0005b318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016f8  00000000  00000000  0005cc18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c4c4  00000000  00000000  0005e310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027b42  00000000  00000000  0008a7d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00105a50  00000000  00000000  000b2316  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b7d66  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008398  00000000  00000000  001b7db8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  001c0150  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  001c021c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000640 	.word	0x20000640
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017180 	.word	0x08017180

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000644 	.word	0x20000644
 800020c:	08017180 	.word	0x08017180

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_drsub>:
 80002e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	e002      	b.n	80002ec <__adddf3>
 80002e6:	bf00      	nop

080002e8 <__aeabi_dsub>:
 80002e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ec <__adddf3>:
 80002ec:	b530      	push	{r4, r5, lr}
 80002ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002f6:	ea94 0f05 	teq	r4, r5
 80002fa:	bf08      	it	eq
 80002fc:	ea90 0f02 	teqeq	r0, r2
 8000300:	bf1f      	itttt	ne
 8000302:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800030a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800030e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000312:	f000 80e2 	beq.w	80004da <__adddf3+0x1ee>
 8000316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800031a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800031e:	bfb8      	it	lt
 8000320:	426d      	neglt	r5, r5
 8000322:	dd0c      	ble.n	800033e <__adddf3+0x52>
 8000324:	442c      	add	r4, r5
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	ea82 0000 	eor.w	r0, r2, r0
 8000332:	ea83 0101 	eor.w	r1, r3, r1
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	2d36      	cmp	r5, #54	; 0x36
 8000340:	bf88      	it	hi
 8000342:	bd30      	pophi	{r4, r5, pc}
 8000344:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800034c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000354:	d002      	beq.n	800035c <__adddf3+0x70>
 8000356:	4240      	negs	r0, r0
 8000358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800035c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x84>
 800036a:	4252      	negs	r2, r2
 800036c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000370:	ea94 0f05 	teq	r4, r5
 8000374:	f000 80a7 	beq.w	80004c6 <__adddf3+0x1da>
 8000378:	f1a4 0401 	sub.w	r4, r4, #1
 800037c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000380:	db0d      	blt.n	800039e <__adddf3+0xb2>
 8000382:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000386:	fa22 f205 	lsr.w	r2, r2, r5
 800038a:	1880      	adds	r0, r0, r2
 800038c:	f141 0100 	adc.w	r1, r1, #0
 8000390:	fa03 f20e 	lsl.w	r2, r3, lr
 8000394:	1880      	adds	r0, r0, r2
 8000396:	fa43 f305 	asr.w	r3, r3, r5
 800039a:	4159      	adcs	r1, r3
 800039c:	e00e      	b.n	80003bc <__adddf3+0xd0>
 800039e:	f1a5 0520 	sub.w	r5, r5, #32
 80003a2:	f10e 0e20 	add.w	lr, lr, #32
 80003a6:	2a01      	cmp	r2, #1
 80003a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003ac:	bf28      	it	cs
 80003ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003b2:	fa43 f305 	asr.w	r3, r3, r5
 80003b6:	18c0      	adds	r0, r0, r3
 80003b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	d507      	bpl.n	80003d2 <__adddf3+0xe6>
 80003c2:	f04f 0e00 	mov.w	lr, #0
 80003c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80003d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003d6:	d31b      	bcc.n	8000410 <__adddf3+0x124>
 80003d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003dc:	d30c      	bcc.n	80003f8 <__adddf3+0x10c>
 80003de:	0849      	lsrs	r1, r1, #1
 80003e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003e8:	f104 0401 	add.w	r4, r4, #1
 80003ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003f4:	f080 809a 	bcs.w	800052c <__adddf3+0x240>
 80003f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003fc:	bf08      	it	eq
 80003fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000402:	f150 0000 	adcs.w	r0, r0, #0
 8000406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800040a:	ea41 0105 	orr.w	r1, r1, r5
 800040e:	bd30      	pop	{r4, r5, pc}
 8000410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000414:	4140      	adcs	r0, r0
 8000416:	eb41 0101 	adc.w	r1, r1, r1
 800041a:	3c01      	subs	r4, #1
 800041c:	bf28      	it	cs
 800041e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000422:	d2e9      	bcs.n	80003f8 <__adddf3+0x10c>
 8000424:	f091 0f00 	teq	r1, #0
 8000428:	bf04      	itt	eq
 800042a:	4601      	moveq	r1, r0
 800042c:	2000      	moveq	r0, #0
 800042e:	fab1 f381 	clz	r3, r1
 8000432:	bf08      	it	eq
 8000434:	3320      	addeq	r3, #32
 8000436:	f1a3 030b 	sub.w	r3, r3, #11
 800043a:	f1b3 0220 	subs.w	r2, r3, #32
 800043e:	da0c      	bge.n	800045a <__adddf3+0x16e>
 8000440:	320c      	adds	r2, #12
 8000442:	dd08      	ble.n	8000456 <__adddf3+0x16a>
 8000444:	f102 0c14 	add.w	ip, r2, #20
 8000448:	f1c2 020c 	rsb	r2, r2, #12
 800044c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000450:	fa21 f102 	lsr.w	r1, r1, r2
 8000454:	e00c      	b.n	8000470 <__adddf3+0x184>
 8000456:	f102 0214 	add.w	r2, r2, #20
 800045a:	bfd8      	it	le
 800045c:	f1c2 0c20 	rsble	ip, r2, #32
 8000460:	fa01 f102 	lsl.w	r1, r1, r2
 8000464:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000468:	bfdc      	itt	le
 800046a:	ea41 010c 	orrle.w	r1, r1, ip
 800046e:	4090      	lslle	r0, r2
 8000470:	1ae4      	subs	r4, r4, r3
 8000472:	bfa2      	ittt	ge
 8000474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000478:	4329      	orrge	r1, r5
 800047a:	bd30      	popge	{r4, r5, pc}
 800047c:	ea6f 0404 	mvn.w	r4, r4
 8000480:	3c1f      	subs	r4, #31
 8000482:	da1c      	bge.n	80004be <__adddf3+0x1d2>
 8000484:	340c      	adds	r4, #12
 8000486:	dc0e      	bgt.n	80004a6 <__adddf3+0x1ba>
 8000488:	f104 0414 	add.w	r4, r4, #20
 800048c:	f1c4 0220 	rsb	r2, r4, #32
 8000490:	fa20 f004 	lsr.w	r0, r0, r4
 8000494:	fa01 f302 	lsl.w	r3, r1, r2
 8000498:	ea40 0003 	orr.w	r0, r0, r3
 800049c:	fa21 f304 	lsr.w	r3, r1, r4
 80004a0:	ea45 0103 	orr.w	r1, r5, r3
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f1c4 040c 	rsb	r4, r4, #12
 80004aa:	f1c4 0220 	rsb	r2, r4, #32
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 f304 	lsl.w	r3, r1, r4
 80004b6:	ea40 0003 	orr.w	r0, r0, r3
 80004ba:	4629      	mov	r1, r5
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	fa21 f004 	lsr.w	r0, r1, r4
 80004c2:	4629      	mov	r1, r5
 80004c4:	bd30      	pop	{r4, r5, pc}
 80004c6:	f094 0f00 	teq	r4, #0
 80004ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ce:	bf06      	itte	eq
 80004d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004d4:	3401      	addeq	r4, #1
 80004d6:	3d01      	subne	r5, #1
 80004d8:	e74e      	b.n	8000378 <__adddf3+0x8c>
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf18      	it	ne
 80004e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004e4:	d029      	beq.n	800053a <__adddf3+0x24e>
 80004e6:	ea94 0f05 	teq	r4, r5
 80004ea:	bf08      	it	eq
 80004ec:	ea90 0f02 	teqeq	r0, r2
 80004f0:	d005      	beq.n	80004fe <__adddf3+0x212>
 80004f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004f6:	bf04      	itt	eq
 80004f8:	4619      	moveq	r1, r3
 80004fa:	4610      	moveq	r0, r2
 80004fc:	bd30      	pop	{r4, r5, pc}
 80004fe:	ea91 0f03 	teq	r1, r3
 8000502:	bf1e      	ittt	ne
 8000504:	2100      	movne	r1, #0
 8000506:	2000      	movne	r0, #0
 8000508:	bd30      	popne	{r4, r5, pc}
 800050a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800050e:	d105      	bne.n	800051c <__adddf3+0x230>
 8000510:	0040      	lsls	r0, r0, #1
 8000512:	4149      	adcs	r1, r1
 8000514:	bf28      	it	cs
 8000516:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800051a:	bd30      	pop	{r4, r5, pc}
 800051c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000520:	bf3c      	itt	cc
 8000522:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000526:	bd30      	popcc	{r4, r5, pc}
 8000528:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800052c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000530:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000534:	f04f 0000 	mov.w	r0, #0
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf1a      	itte	ne
 8000540:	4619      	movne	r1, r3
 8000542:	4610      	movne	r0, r2
 8000544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000548:	bf1c      	itt	ne
 800054a:	460b      	movne	r3, r1
 800054c:	4602      	movne	r2, r0
 800054e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000552:	bf06      	itte	eq
 8000554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000558:	ea91 0f03 	teqeq	r1, r3
 800055c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000560:	bd30      	pop	{r4, r5, pc}
 8000562:	bf00      	nop

08000564 <__aeabi_ui2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f04f 0500 	mov.w	r5, #0
 800057c:	f04f 0100 	mov.w	r1, #0
 8000580:	e750      	b.n	8000424 <__adddf3+0x138>
 8000582:	bf00      	nop

08000584 <__aeabi_i2d>:
 8000584:	f090 0f00 	teq	r0, #0
 8000588:	bf04      	itt	eq
 800058a:	2100      	moveq	r1, #0
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000594:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000598:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800059c:	bf48      	it	mi
 800059e:	4240      	negmi	r0, r0
 80005a0:	f04f 0100 	mov.w	r1, #0
 80005a4:	e73e      	b.n	8000424 <__adddf3+0x138>
 80005a6:	bf00      	nop

080005a8 <__aeabi_f2d>:
 80005a8:	0042      	lsls	r2, r0, #1
 80005aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80005b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005b6:	bf1f      	itttt	ne
 80005b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005c4:	4770      	bxne	lr
 80005c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ca:	bf08      	it	eq
 80005cc:	4770      	bxeq	lr
 80005ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005d2:	bf04      	itt	eq
 80005d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005d8:	4770      	bxeq	lr
 80005da:	b530      	push	{r4, r5, lr}
 80005dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e8:	e71c      	b.n	8000424 <__adddf3+0x138>
 80005ea:	bf00      	nop

080005ec <__aeabi_ul2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	e00a      	b.n	8000612 <__aeabi_l2d+0x16>

080005fc <__aeabi_l2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800060a:	d502      	bpl.n	8000612 <__aeabi_l2d+0x16>
 800060c:	4240      	negs	r0, r0
 800060e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000612:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000616:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800061a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800061e:	f43f aed8 	beq.w	80003d2 <__adddf3+0xe6>
 8000622:	f04f 0203 	mov.w	r2, #3
 8000626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800062a:	bf18      	it	ne
 800062c:	3203      	addne	r2, #3
 800062e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000632:	bf18      	it	ne
 8000634:	3203      	addne	r2, #3
 8000636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800063a:	f1c2 0320 	rsb	r3, r2, #32
 800063e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000642:	fa20 f002 	lsr.w	r0, r0, r2
 8000646:	fa01 fe03 	lsl.w	lr, r1, r3
 800064a:	ea40 000e 	orr.w	r0, r0, lr
 800064e:	fa21 f102 	lsr.w	r1, r1, r2
 8000652:	4414      	add	r4, r2
 8000654:	e6bd      	b.n	80003d2 <__adddf3+0xe6>
 8000656:	bf00      	nop

08000658 <__aeabi_dmul>:
 8000658:	b570      	push	{r4, r5, r6, lr}
 800065a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800065e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000666:	bf1d      	ittte	ne
 8000668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800066c:	ea94 0f0c 	teqne	r4, ip
 8000670:	ea95 0f0c 	teqne	r5, ip
 8000674:	f000 f8de 	bleq	8000834 <__aeabi_dmul+0x1dc>
 8000678:	442c      	add	r4, r5
 800067a:	ea81 0603 	eor.w	r6, r1, r3
 800067e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800068a:	bf18      	it	ne
 800068c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000690:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000694:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000698:	d038      	beq.n	800070c <__aeabi_dmul+0xb4>
 800069a:	fba0 ce02 	umull	ip, lr, r0, r2
 800069e:	f04f 0500 	mov.w	r5, #0
 80006a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006ae:	f04f 0600 	mov.w	r6, #0
 80006b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006b6:	f09c 0f00 	teq	ip, #0
 80006ba:	bf18      	it	ne
 80006bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006cc:	d204      	bcs.n	80006d8 <__aeabi_dmul+0x80>
 80006ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006d2:	416d      	adcs	r5, r5
 80006d4:	eb46 0606 	adc.w	r6, r6, r6
 80006d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006f0:	bf88      	it	hi
 80006f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006f6:	d81e      	bhi.n	8000736 <__aeabi_dmul+0xde>
 80006f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006fc:	bf08      	it	eq
 80006fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000702:	f150 0000 	adcs.w	r0, r0, #0
 8000706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000710:	ea46 0101 	orr.w	r1, r6, r1
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	ea81 0103 	eor.w	r1, r1, r3
 800071c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000720:	bfc2      	ittt	gt
 8000722:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800072a:	bd70      	popgt	{r4, r5, r6, pc}
 800072c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000730:	f04f 0e00 	mov.w	lr, #0
 8000734:	3c01      	subs	r4, #1
 8000736:	f300 80ab 	bgt.w	8000890 <__aeabi_dmul+0x238>
 800073a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800073e:	bfde      	ittt	le
 8000740:	2000      	movle	r0, #0
 8000742:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000746:	bd70      	pople	{r4, r5, r6, pc}
 8000748:	f1c4 0400 	rsb	r4, r4, #0
 800074c:	3c20      	subs	r4, #32
 800074e:	da35      	bge.n	80007bc <__aeabi_dmul+0x164>
 8000750:	340c      	adds	r4, #12
 8000752:	dc1b      	bgt.n	800078c <__aeabi_dmul+0x134>
 8000754:	f104 0414 	add.w	r4, r4, #20
 8000758:	f1c4 0520 	rsb	r5, r4, #32
 800075c:	fa00 f305 	lsl.w	r3, r0, r5
 8000760:	fa20 f004 	lsr.w	r0, r0, r4
 8000764:	fa01 f205 	lsl.w	r2, r1, r5
 8000768:	ea40 0002 	orr.w	r0, r0, r2
 800076c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000778:	fa21 f604 	lsr.w	r6, r1, r4
 800077c:	eb42 0106 	adc.w	r1, r2, r6
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 040c 	rsb	r4, r4, #12
 8000790:	f1c4 0520 	rsb	r5, r4, #32
 8000794:	fa00 f304 	lsl.w	r3, r0, r4
 8000798:	fa20 f005 	lsr.w	r0, r0, r5
 800079c:	fa01 f204 	lsl.w	r2, r1, r4
 80007a0:	ea40 0002 	orr.w	r0, r0, r2
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007ac:	f141 0100 	adc.w	r1, r1, #0
 80007b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007b4:	bf08      	it	eq
 80007b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ba:	bd70      	pop	{r4, r5, r6, pc}
 80007bc:	f1c4 0520 	rsb	r5, r4, #32
 80007c0:	fa00 f205 	lsl.w	r2, r0, r5
 80007c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007c8:	fa20 f304 	lsr.w	r3, r0, r4
 80007cc:	fa01 f205 	lsl.w	r2, r1, r5
 80007d0:	ea43 0302 	orr.w	r3, r3, r2
 80007d4:	fa21 f004 	lsr.w	r0, r1, r4
 80007d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	fa21 f204 	lsr.w	r2, r1, r4
 80007e0:	ea20 0002 	bic.w	r0, r0, r2
 80007e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ec:	bf08      	it	eq
 80007ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007f2:	bd70      	pop	{r4, r5, r6, pc}
 80007f4:	f094 0f00 	teq	r4, #0
 80007f8:	d10f      	bne.n	800081a <__aeabi_dmul+0x1c2>
 80007fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007fe:	0040      	lsls	r0, r0, #1
 8000800:	eb41 0101 	adc.w	r1, r1, r1
 8000804:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3c01      	subeq	r4, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1a6>
 800080e:	ea41 0106 	orr.w	r1, r1, r6
 8000812:	f095 0f00 	teq	r5, #0
 8000816:	bf18      	it	ne
 8000818:	4770      	bxne	lr
 800081a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800081e:	0052      	lsls	r2, r2, #1
 8000820:	eb43 0303 	adc.w	r3, r3, r3
 8000824:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000828:	bf08      	it	eq
 800082a:	3d01      	subeq	r5, #1
 800082c:	d0f7      	beq.n	800081e <__aeabi_dmul+0x1c6>
 800082e:	ea43 0306 	orr.w	r3, r3, r6
 8000832:	4770      	bx	lr
 8000834:	ea94 0f0c 	teq	r4, ip
 8000838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800083c:	bf18      	it	ne
 800083e:	ea95 0f0c 	teqne	r5, ip
 8000842:	d00c      	beq.n	800085e <__aeabi_dmul+0x206>
 8000844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000848:	bf18      	it	ne
 800084a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084e:	d1d1      	bne.n	80007f4 <__aeabi_dmul+0x19c>
 8000850:	ea81 0103 	eor.w	r1, r1, r3
 8000854:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000858:	f04f 0000 	mov.w	r0, #0
 800085c:	bd70      	pop	{r4, r5, r6, pc}
 800085e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000862:	bf06      	itte	eq
 8000864:	4610      	moveq	r0, r2
 8000866:	4619      	moveq	r1, r3
 8000868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800086c:	d019      	beq.n	80008a2 <__aeabi_dmul+0x24a>
 800086e:	ea94 0f0c 	teq	r4, ip
 8000872:	d102      	bne.n	800087a <__aeabi_dmul+0x222>
 8000874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000878:	d113      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800087a:	ea95 0f0c 	teq	r5, ip
 800087e:	d105      	bne.n	800088c <__aeabi_dmul+0x234>
 8000880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000884:	bf1c      	itt	ne
 8000886:	4610      	movne	r0, r2
 8000888:	4619      	movne	r1, r3
 800088a:	d10a      	bne.n	80008a2 <__aeabi_dmul+0x24a>
 800088c:	ea81 0103 	eor.w	r1, r1, r3
 8000890:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000894:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000898:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800089c:	f04f 0000 	mov.w	r0, #0
 80008a0:	bd70      	pop	{r4, r5, r6, pc}
 80008a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008aa:	bd70      	pop	{r4, r5, r6, pc}

080008ac <__aeabi_ddiv>:
 80008ac:	b570      	push	{r4, r5, r6, lr}
 80008ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ba:	bf1d      	ittte	ne
 80008bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008c0:	ea94 0f0c 	teqne	r4, ip
 80008c4:	ea95 0f0c 	teqne	r5, ip
 80008c8:	f000 f8a7 	bleq	8000a1a <__aeabi_ddiv+0x16e>
 80008cc:	eba4 0405 	sub.w	r4, r4, r5
 80008d0:	ea81 0e03 	eor.w	lr, r1, r3
 80008d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008dc:	f000 8088 	beq.w	80009f0 <__aeabi_ddiv+0x144>
 80008e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000900:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000904:	429d      	cmp	r5, r3
 8000906:	bf08      	it	eq
 8000908:	4296      	cmpeq	r6, r2
 800090a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800090e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000912:	d202      	bcs.n	800091a <__aeabi_ddiv+0x6e>
 8000914:	085b      	lsrs	r3, r3, #1
 8000916:	ea4f 0232 	mov.w	r2, r2, rrx
 800091a:	1ab6      	subs	r6, r6, r2
 800091c:	eb65 0503 	sbc.w	r5, r5, r3
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800092a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000970:	085b      	lsrs	r3, r3, #1
 8000972:	ea4f 0232 	mov.w	r2, r2, rrx
 8000976:	ebb6 0e02 	subs.w	lr, r6, r2
 800097a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097e:	bf22      	ittt	cs
 8000980:	1ab6      	subcs	r6, r6, r2
 8000982:	4675      	movcs	r5, lr
 8000984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000988:	ea55 0e06 	orrs.w	lr, r5, r6
 800098c:	d018      	beq.n	80009c0 <__aeabi_ddiv+0x114>
 800098e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800099a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800099e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009aa:	d1c0      	bne.n	800092e <__aeabi_ddiv+0x82>
 80009ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b0:	d10b      	bne.n	80009ca <__aeabi_ddiv+0x11e>
 80009b2:	ea41 0100 	orr.w	r1, r1, r0
 80009b6:	f04f 0000 	mov.w	r0, #0
 80009ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009be:	e7b6      	b.n	800092e <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	bf04      	itt	eq
 80009c6:	4301      	orreq	r1, r0
 80009c8:	2000      	moveq	r0, #0
 80009ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ce:	bf88      	it	hi
 80009d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009d4:	f63f aeaf 	bhi.w	8000736 <__aeabi_dmul+0xde>
 80009d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009dc:	bf04      	itt	eq
 80009de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009e6:	f150 0000 	adcs.w	r0, r0, #0
 80009ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	pop	{r4, r5, r6, pc}
 80009f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009fc:	bfc2      	ittt	gt
 80009fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a06:	bd70      	popgt	{r4, r5, r6, pc}
 8000a08:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a0c:	f04f 0e00 	mov.w	lr, #0
 8000a10:	3c01      	subs	r4, #1
 8000a12:	e690      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a14:	ea45 0e06 	orr.w	lr, r5, r6
 8000a18:	e68d      	b.n	8000736 <__aeabi_dmul+0xde>
 8000a1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a1e:	ea94 0f0c 	teq	r4, ip
 8000a22:	bf08      	it	eq
 8000a24:	ea95 0f0c 	teqeq	r5, ip
 8000a28:	f43f af3b 	beq.w	80008a2 <__aeabi_dmul+0x24a>
 8000a2c:	ea94 0f0c 	teq	r4, ip
 8000a30:	d10a      	bne.n	8000a48 <__aeabi_ddiv+0x19c>
 8000a32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a36:	f47f af34 	bne.w	80008a2 <__aeabi_dmul+0x24a>
 8000a3a:	ea95 0f0c 	teq	r5, ip
 8000a3e:	f47f af25 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a42:	4610      	mov	r0, r2
 8000a44:	4619      	mov	r1, r3
 8000a46:	e72c      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a48:	ea95 0f0c 	teq	r5, ip
 8000a4c:	d106      	bne.n	8000a5c <__aeabi_ddiv+0x1b0>
 8000a4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a52:	f43f aefd 	beq.w	8000850 <__aeabi_dmul+0x1f8>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e722      	b.n	80008a2 <__aeabi_dmul+0x24a>
 8000a5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a66:	f47f aec5 	bne.w	80007f4 <__aeabi_dmul+0x19c>
 8000a6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a6e:	f47f af0d 	bne.w	800088c <__aeabi_dmul+0x234>
 8000a72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a76:	f47f aeeb 	bne.w	8000850 <__aeabi_dmul+0x1f8>
 8000a7a:	e712      	b.n	80008a2 <__aeabi_dmul+0x24a>

08000a7c <__gedf2>:
 8000a7c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a80:	e006      	b.n	8000a90 <__cmpdf2+0x4>
 8000a82:	bf00      	nop

08000a84 <__ledf2>:
 8000a84:	f04f 0c01 	mov.w	ip, #1
 8000a88:	e002      	b.n	8000a90 <__cmpdf2+0x4>
 8000a8a:	bf00      	nop

08000a8c <__cmpdf2>:
 8000a8c:	f04f 0c01 	mov.w	ip, #1
 8000a90:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa0:	bf18      	it	ne
 8000aa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aa6:	d01b      	beq.n	8000ae0 <__cmpdf2+0x54>
 8000aa8:	b001      	add	sp, #4
 8000aaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000aae:	bf0c      	ite	eq
 8000ab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ab4:	ea91 0f03 	teqne	r1, r3
 8000ab8:	bf02      	ittt	eq
 8000aba:	ea90 0f02 	teqeq	r0, r2
 8000abe:	2000      	moveq	r0, #0
 8000ac0:	4770      	bxeq	lr
 8000ac2:	f110 0f00 	cmn.w	r0, #0
 8000ac6:	ea91 0f03 	teq	r1, r3
 8000aca:	bf58      	it	pl
 8000acc:	4299      	cmppl	r1, r3
 8000ace:	bf08      	it	eq
 8000ad0:	4290      	cmpeq	r0, r2
 8000ad2:	bf2c      	ite	cs
 8000ad4:	17d8      	asrcs	r0, r3, #31
 8000ad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ada:	f040 0001 	orr.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d102      	bne.n	8000af0 <__cmpdf2+0x64>
 8000aea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aee:	d107      	bne.n	8000b00 <__cmpdf2+0x74>
 8000af0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d1d6      	bne.n	8000aa8 <__cmpdf2+0x1c>
 8000afa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afe:	d0d3      	beq.n	8000aa8 <__cmpdf2+0x1c>
 8000b00:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdrcmple>:
 8000b08:	4684      	mov	ip, r0
 8000b0a:	4610      	mov	r0, r2
 8000b0c:	4662      	mov	r2, ip
 8000b0e:	468c      	mov	ip, r1
 8000b10:	4619      	mov	r1, r3
 8000b12:	4663      	mov	r3, ip
 8000b14:	e000      	b.n	8000b18 <__aeabi_cdcmpeq>
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdcmpeq>:
 8000b18:	b501      	push	{r0, lr}
 8000b1a:	f7ff ffb7 	bl	8000a8c <__cmpdf2>
 8000b1e:	2800      	cmp	r0, #0
 8000b20:	bf48      	it	mi
 8000b22:	f110 0f00 	cmnmi.w	r0, #0
 8000b26:	bd01      	pop	{r0, pc}

08000b28 <__aeabi_dcmpeq>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff fff4 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b30:	bf0c      	ite	eq
 8000b32:	2001      	moveq	r0, #1
 8000b34:	2000      	movne	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmplt>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffea 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b44:	bf34      	ite	cc
 8000b46:	2001      	movcc	r0, #1
 8000b48:	2000      	movcs	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmple>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffe0 	bl	8000b18 <__aeabi_cdcmpeq>
 8000b58:	bf94      	ite	ls
 8000b5a:	2001      	movls	r0, #1
 8000b5c:	2000      	movhi	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpge>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffce 	bl	8000b08 <__aeabi_cdrcmple>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpgt>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffc4 	bl	8000b08 <__aeabi_cdrcmple>
 8000b80:	bf34      	ite	cc
 8000b82:	2001      	movcc	r0, #1
 8000b84:	2000      	movcs	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpun>:
 8000b8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x10>
 8000b96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b9a:	d10a      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000b9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x20>
 8000ba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_dcmpun+0x26>
 8000bac:	f04f 0000 	mov.w	r0, #0
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0001 	mov.w	r0, #1
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2iz>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d215      	bcs.n	8000bee <__aeabi_d2iz+0x36>
 8000bc2:	d511      	bpl.n	8000be8 <__aeabi_d2iz+0x30>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d912      	bls.n	8000bf4 <__aeabi_d2iz+0x3c>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bde:	fa23 f002 	lsr.w	r0, r3, r2
 8000be2:	bf18      	it	ne
 8000be4:	4240      	negne	r0, r0
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bf2:	d105      	bne.n	8000c00 <__aeabi_d2iz+0x48>
 8000bf4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	bf08      	it	eq
 8000bfa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_d2uiz>:
 8000c08:	004a      	lsls	r2, r1, #1
 8000c0a:	d211      	bcs.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c0c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c10:	d211      	bcs.n	8000c36 <__aeabi_d2uiz+0x2e>
 8000c12:	d50d      	bpl.n	8000c30 <__aeabi_d2uiz+0x28>
 8000c14:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c1c:	d40e      	bmi.n	8000c3c <__aeabi_d2uiz+0x34>
 8000c1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c2a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c2e:	4770      	bx	lr
 8000c30:	f04f 0000 	mov.w	r0, #0
 8000c34:	4770      	bx	lr
 8000c36:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c3a:	d102      	bne.n	8000c42 <__aeabi_d2uiz+0x3a>
 8000c3c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c40:	4770      	bx	lr
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	4770      	bx	lr

08000c48 <__aeabi_d2f>:
 8000c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c50:	bf24      	itt	cs
 8000c52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c5a:	d90d      	bls.n	8000c78 <__aeabi_d2f+0x30>
 8000c5c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c68:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c70:	bf08      	it	eq
 8000c72:	f020 0001 	biceq.w	r0, r0, #1
 8000c76:	4770      	bx	lr
 8000c78:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c7c:	d121      	bne.n	8000cc2 <__aeabi_d2f+0x7a>
 8000c7e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c82:	bfbc      	itt	lt
 8000c84:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c88:	4770      	bxlt	lr
 8000c8a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c92:	f1c2 0218 	rsb	r2, r2, #24
 8000c96:	f1c2 0c20 	rsb	ip, r2, #32
 8000c9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ca2:	bf18      	it	ne
 8000ca4:	f040 0001 	orrne.w	r0, r0, #1
 8000ca8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cb4:	ea40 000c 	orr.w	r0, r0, ip
 8000cb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cc0:	e7cc      	b.n	8000c5c <__aeabi_d2f+0x14>
 8000cc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cc6:	d107      	bne.n	8000cd8 <__aeabi_d2f+0x90>
 8000cc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ccc:	bf1e      	ittt	ne
 8000cce:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cd2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cd6:	4770      	bxne	lr
 8000cd8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cdc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ce0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ce4:	4770      	bx	lr
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_uldivmod>:
 8000ce8:	b953      	cbnz	r3, 8000d00 <__aeabi_uldivmod+0x18>
 8000cea:	b94a      	cbnz	r2, 8000d00 <__aeabi_uldivmod+0x18>
 8000cec:	2900      	cmp	r1, #0
 8000cee:	bf08      	it	eq
 8000cf0:	2800      	cmpeq	r0, #0
 8000cf2:	bf1c      	itt	ne
 8000cf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cfc:	f000 b9aa 	b.w	8001054 <__aeabi_idiv0>
 8000d00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d08:	f000 f83c 	bl	8000d84 <__udivmoddi4>
 8000d0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d14:	b004      	add	sp, #16
 8000d16:	4770      	bx	lr

08000d18 <__aeabi_d2lz>:
 8000d18:	b538      	push	{r3, r4, r5, lr}
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	4604      	mov	r4, r0
 8000d20:	460d      	mov	r5, r1
 8000d22:	f7ff ff0b 	bl	8000b3c <__aeabi_dcmplt>
 8000d26:	b928      	cbnz	r0, 8000d34 <__aeabi_d2lz+0x1c>
 8000d28:	4620      	mov	r0, r4
 8000d2a:	4629      	mov	r1, r5
 8000d2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d30:	f000 b80a 	b.w	8000d48 <__aeabi_d2ulz>
 8000d34:	4620      	mov	r0, r4
 8000d36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d3a:	f000 f805 	bl	8000d48 <__aeabi_d2ulz>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	bd38      	pop	{r3, r4, r5, pc}
 8000d46:	bf00      	nop

08000d48 <__aeabi_d2ulz>:
 8000d48:	b5d0      	push	{r4, r6, r7, lr}
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	; (8000d7c <__aeabi_d2ulz+0x34>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	4606      	mov	r6, r0
 8000d50:	460f      	mov	r7, r1
 8000d52:	f7ff fc81 	bl	8000658 <__aeabi_dmul>
 8000d56:	f7ff ff57 	bl	8000c08 <__aeabi_d2uiz>
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	f7ff fc02 	bl	8000564 <__aeabi_ui2d>
 8000d60:	4b07      	ldr	r3, [pc, #28]	; (8000d80 <__aeabi_d2ulz+0x38>)
 8000d62:	2200      	movs	r2, #0
 8000d64:	f7ff fc78 	bl	8000658 <__aeabi_dmul>
 8000d68:	4602      	mov	r2, r0
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	4630      	mov	r0, r6
 8000d6e:	4639      	mov	r1, r7
 8000d70:	f7ff faba 	bl	80002e8 <__aeabi_dsub>
 8000d74:	f7ff ff48 	bl	8000c08 <__aeabi_d2uiz>
 8000d78:	4621      	mov	r1, r4
 8000d7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d7c:	3df00000 	.word	0x3df00000
 8000d80:	41f00000 	.word	0x41f00000

08000d84 <__udivmoddi4>:
 8000d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d88:	9d08      	ldr	r5, [sp, #32]
 8000d8a:	4604      	mov	r4, r0
 8000d8c:	468e      	mov	lr, r1
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d14d      	bne.n	8000e2e <__udivmoddi4+0xaa>
 8000d92:	428a      	cmp	r2, r1
 8000d94:	4694      	mov	ip, r2
 8000d96:	d969      	bls.n	8000e6c <__udivmoddi4+0xe8>
 8000d98:	fab2 f282 	clz	r2, r2
 8000d9c:	b152      	cbz	r2, 8000db4 <__udivmoddi4+0x30>
 8000d9e:	fa01 f302 	lsl.w	r3, r1, r2
 8000da2:	f1c2 0120 	rsb	r1, r2, #32
 8000da6:	fa20 f101 	lsr.w	r1, r0, r1
 8000daa:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dae:	ea41 0e03 	orr.w	lr, r1, r3
 8000db2:	4094      	lsls	r4, r2
 8000db4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000db8:	0c21      	lsrs	r1, r4, #16
 8000dba:	fbbe f6f8 	udiv	r6, lr, r8
 8000dbe:	fa1f f78c 	uxth.w	r7, ip
 8000dc2:	fb08 e316 	mls	r3, r8, r6, lr
 8000dc6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000dca:	fb06 f107 	mul.w	r1, r6, r7
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	d90a      	bls.n	8000de8 <__udivmoddi4+0x64>
 8000dd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000dda:	f080 811f 	bcs.w	800101c <__udivmoddi4+0x298>
 8000dde:	4299      	cmp	r1, r3
 8000de0:	f240 811c 	bls.w	800101c <__udivmoddi4+0x298>
 8000de4:	3e02      	subs	r6, #2
 8000de6:	4463      	add	r3, ip
 8000de8:	1a5b      	subs	r3, r3, r1
 8000dea:	b2a4      	uxth	r4, r4
 8000dec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000df0:	fb08 3310 	mls	r3, r8, r0, r3
 8000df4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000df8:	fb00 f707 	mul.w	r7, r0, r7
 8000dfc:	42a7      	cmp	r7, r4
 8000dfe:	d90a      	bls.n	8000e16 <__udivmoddi4+0x92>
 8000e00:	eb1c 0404 	adds.w	r4, ip, r4
 8000e04:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e08:	f080 810a 	bcs.w	8001020 <__udivmoddi4+0x29c>
 8000e0c:	42a7      	cmp	r7, r4
 8000e0e:	f240 8107 	bls.w	8001020 <__udivmoddi4+0x29c>
 8000e12:	4464      	add	r4, ip
 8000e14:	3802      	subs	r0, #2
 8000e16:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e1a:	1be4      	subs	r4, r4, r7
 8000e1c:	2600      	movs	r6, #0
 8000e1e:	b11d      	cbz	r5, 8000e28 <__udivmoddi4+0xa4>
 8000e20:	40d4      	lsrs	r4, r2
 8000e22:	2300      	movs	r3, #0
 8000e24:	e9c5 4300 	strd	r4, r3, [r5]
 8000e28:	4631      	mov	r1, r6
 8000e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e2e:	428b      	cmp	r3, r1
 8000e30:	d909      	bls.n	8000e46 <__udivmoddi4+0xc2>
 8000e32:	2d00      	cmp	r5, #0
 8000e34:	f000 80ef 	beq.w	8001016 <__udivmoddi4+0x292>
 8000e38:	2600      	movs	r6, #0
 8000e3a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e3e:	4630      	mov	r0, r6
 8000e40:	4631      	mov	r1, r6
 8000e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e46:	fab3 f683 	clz	r6, r3
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	d14a      	bne.n	8000ee4 <__udivmoddi4+0x160>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d302      	bcc.n	8000e58 <__udivmoddi4+0xd4>
 8000e52:	4282      	cmp	r2, r0
 8000e54:	f200 80f9 	bhi.w	800104a <__udivmoddi4+0x2c6>
 8000e58:	1a84      	subs	r4, r0, r2
 8000e5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e5e:	2001      	movs	r0, #1
 8000e60:	469e      	mov	lr, r3
 8000e62:	2d00      	cmp	r5, #0
 8000e64:	d0e0      	beq.n	8000e28 <__udivmoddi4+0xa4>
 8000e66:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e6a:	e7dd      	b.n	8000e28 <__udivmoddi4+0xa4>
 8000e6c:	b902      	cbnz	r2, 8000e70 <__udivmoddi4+0xec>
 8000e6e:	deff      	udf	#255	; 0xff
 8000e70:	fab2 f282 	clz	r2, r2
 8000e74:	2a00      	cmp	r2, #0
 8000e76:	f040 8092 	bne.w	8000f9e <__udivmoddi4+0x21a>
 8000e7a:	eba1 010c 	sub.w	r1, r1, ip
 8000e7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e82:	fa1f fe8c 	uxth.w	lr, ip
 8000e86:	2601      	movs	r6, #1
 8000e88:	0c20      	lsrs	r0, r4, #16
 8000e8a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e8e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e92:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e96:	fb0e f003 	mul.w	r0, lr, r3
 8000e9a:	4288      	cmp	r0, r1
 8000e9c:	d908      	bls.n	8000eb0 <__udivmoddi4+0x12c>
 8000e9e:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ea6:	d202      	bcs.n	8000eae <__udivmoddi4+0x12a>
 8000ea8:	4288      	cmp	r0, r1
 8000eaa:	f200 80cb 	bhi.w	8001044 <__udivmoddi4+0x2c0>
 8000eae:	4643      	mov	r3, r8
 8000eb0:	1a09      	subs	r1, r1, r0
 8000eb2:	b2a4      	uxth	r4, r4
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1110 	mls	r1, r7, r0, r1
 8000ebc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ec0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ec4:	45a6      	cmp	lr, r4
 8000ec6:	d908      	bls.n	8000eda <__udivmoddi4+0x156>
 8000ec8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ecc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ed0:	d202      	bcs.n	8000ed8 <__udivmoddi4+0x154>
 8000ed2:	45a6      	cmp	lr, r4
 8000ed4:	f200 80bb 	bhi.w	800104e <__udivmoddi4+0x2ca>
 8000ed8:	4608      	mov	r0, r1
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ee2:	e79c      	b.n	8000e1e <__udivmoddi4+0x9a>
 8000ee4:	f1c6 0720 	rsb	r7, r6, #32
 8000ee8:	40b3      	lsls	r3, r6
 8000eea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ef2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ef6:	fa01 f306 	lsl.w	r3, r1, r6
 8000efa:	431c      	orrs	r4, r3
 8000efc:	40f9      	lsrs	r1, r7
 8000efe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f02:	fa00 f306 	lsl.w	r3, r0, r6
 8000f06:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f0a:	0c20      	lsrs	r0, r4, #16
 8000f0c:	fa1f fe8c 	uxth.w	lr, ip
 8000f10:	fb09 1118 	mls	r1, r9, r8, r1
 8000f14:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f18:	fb08 f00e 	mul.w	r0, r8, lr
 8000f1c:	4288      	cmp	r0, r1
 8000f1e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f22:	d90b      	bls.n	8000f3c <__udivmoddi4+0x1b8>
 8000f24:	eb1c 0101 	adds.w	r1, ip, r1
 8000f28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f2c:	f080 8088 	bcs.w	8001040 <__udivmoddi4+0x2bc>
 8000f30:	4288      	cmp	r0, r1
 8000f32:	f240 8085 	bls.w	8001040 <__udivmoddi4+0x2bc>
 8000f36:	f1a8 0802 	sub.w	r8, r8, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	1a09      	subs	r1, r1, r0
 8000f3e:	b2a4      	uxth	r4, r4
 8000f40:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f44:	fb09 1110 	mls	r1, r9, r0, r1
 8000f48:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f50:	458e      	cmp	lr, r1
 8000f52:	d908      	bls.n	8000f66 <__udivmoddi4+0x1e2>
 8000f54:	eb1c 0101 	adds.w	r1, ip, r1
 8000f58:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f5c:	d26c      	bcs.n	8001038 <__udivmoddi4+0x2b4>
 8000f5e:	458e      	cmp	lr, r1
 8000f60:	d96a      	bls.n	8001038 <__udivmoddi4+0x2b4>
 8000f62:	3802      	subs	r0, #2
 8000f64:	4461      	add	r1, ip
 8000f66:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f6a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f6e:	eba1 010e 	sub.w	r1, r1, lr
 8000f72:	42a1      	cmp	r1, r4
 8000f74:	46c8      	mov	r8, r9
 8000f76:	46a6      	mov	lr, r4
 8000f78:	d356      	bcc.n	8001028 <__udivmoddi4+0x2a4>
 8000f7a:	d053      	beq.n	8001024 <__udivmoddi4+0x2a0>
 8000f7c:	b15d      	cbz	r5, 8000f96 <__udivmoddi4+0x212>
 8000f7e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f82:	eb61 010e 	sbc.w	r1, r1, lr
 8000f86:	fa01 f707 	lsl.w	r7, r1, r7
 8000f8a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f8e:	40f1      	lsrs	r1, r6
 8000f90:	431f      	orrs	r7, r3
 8000f92:	e9c5 7100 	strd	r7, r1, [r5]
 8000f96:	2600      	movs	r6, #0
 8000f98:	4631      	mov	r1, r6
 8000f9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f9e:	f1c2 0320 	rsb	r3, r2, #32
 8000fa2:	40d8      	lsrs	r0, r3
 8000fa4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fa8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fac:	4091      	lsls	r1, r2
 8000fae:	4301      	orrs	r1, r0
 8000fb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000fb4:	fa1f fe8c 	uxth.w	lr, ip
 8000fb8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000fbc:	fb07 3610 	mls	r6, r7, r0, r3
 8000fc0:	0c0b      	lsrs	r3, r1, #16
 8000fc2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000fc6:	fb00 f60e 	mul.w	r6, r0, lr
 8000fca:	429e      	cmp	r6, r3
 8000fcc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fd0:	d908      	bls.n	8000fe4 <__udivmoddi4+0x260>
 8000fd2:	eb1c 0303 	adds.w	r3, ip, r3
 8000fd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000fda:	d22f      	bcs.n	800103c <__udivmoddi4+0x2b8>
 8000fdc:	429e      	cmp	r6, r3
 8000fde:	d92d      	bls.n	800103c <__udivmoddi4+0x2b8>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	4463      	add	r3, ip
 8000fe4:	1b9b      	subs	r3, r3, r6
 8000fe6:	b289      	uxth	r1, r1
 8000fe8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fec:	fb07 3316 	mls	r3, r7, r6, r3
 8000ff0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ff4:	fb06 f30e 	mul.w	r3, r6, lr
 8000ff8:	428b      	cmp	r3, r1
 8000ffa:	d908      	bls.n	800100e <__udivmoddi4+0x28a>
 8000ffc:	eb1c 0101 	adds.w	r1, ip, r1
 8001000:	f106 38ff 	add.w	r8, r6, #4294967295
 8001004:	d216      	bcs.n	8001034 <__udivmoddi4+0x2b0>
 8001006:	428b      	cmp	r3, r1
 8001008:	d914      	bls.n	8001034 <__udivmoddi4+0x2b0>
 800100a:	3e02      	subs	r6, #2
 800100c:	4461      	add	r1, ip
 800100e:	1ac9      	subs	r1, r1, r3
 8001010:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001014:	e738      	b.n	8000e88 <__udivmoddi4+0x104>
 8001016:	462e      	mov	r6, r5
 8001018:	4628      	mov	r0, r5
 800101a:	e705      	b.n	8000e28 <__udivmoddi4+0xa4>
 800101c:	4606      	mov	r6, r0
 800101e:	e6e3      	b.n	8000de8 <__udivmoddi4+0x64>
 8001020:	4618      	mov	r0, r3
 8001022:	e6f8      	b.n	8000e16 <__udivmoddi4+0x92>
 8001024:	454b      	cmp	r3, r9
 8001026:	d2a9      	bcs.n	8000f7c <__udivmoddi4+0x1f8>
 8001028:	ebb9 0802 	subs.w	r8, r9, r2
 800102c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001030:	3801      	subs	r0, #1
 8001032:	e7a3      	b.n	8000f7c <__udivmoddi4+0x1f8>
 8001034:	4646      	mov	r6, r8
 8001036:	e7ea      	b.n	800100e <__udivmoddi4+0x28a>
 8001038:	4620      	mov	r0, r4
 800103a:	e794      	b.n	8000f66 <__udivmoddi4+0x1e2>
 800103c:	4640      	mov	r0, r8
 800103e:	e7d1      	b.n	8000fe4 <__udivmoddi4+0x260>
 8001040:	46d0      	mov	r8, sl
 8001042:	e77b      	b.n	8000f3c <__udivmoddi4+0x1b8>
 8001044:	3b02      	subs	r3, #2
 8001046:	4461      	add	r1, ip
 8001048:	e732      	b.n	8000eb0 <__udivmoddi4+0x12c>
 800104a:	4630      	mov	r0, r6
 800104c:	e709      	b.n	8000e62 <__udivmoddi4+0xde>
 800104e:	4464      	add	r4, ip
 8001050:	3802      	subs	r0, #2
 8001052:	e742      	b.n	8000eda <__udivmoddi4+0x156>

08001054 <__aeabi_idiv0>:
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop

08001058 <aiRun>:
#endif
    return 0;
}


int aiRun(const ai_float *in_data, ai_float *out_data) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
 8001060:	6039      	str	r1, [r7, #0]
    ai_i32 n_batch;

    // 1 - Update IO handlers with the data payload
    ai_input[0].data = AI_HANDLE_PTR(in_data);
 8001062:	4b14      	ldr	r3, [pc, #80]	; (80010b4 <aiRun+0x5c>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	687a      	ldr	r2, [r7, #4]
 8001068:	605a      	str	r2, [r3, #4]
    ai_output[0].data = AI_HANDLE_PTR(out_data);
 800106a:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <aiRun+0x60>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	605a      	str	r2, [r3, #4]

#if NUM_SENSOR == 24
    n_batch = ai_twoline_run(allLine, &ai_input[0], &ai_output[0]);
 8001072:	4b12      	ldr	r3, [pc, #72]	; (80010bc <aiRun+0x64>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	4a0f      	ldr	r2, [pc, #60]	; (80010b4 <aiRun+0x5c>)
 8001078:	6811      	ldr	r1, [r2, #0]
 800107a:	4a0f      	ldr	r2, [pc, #60]	; (80010b8 <aiRun+0x60>)
 800107c:	6812      	ldr	r2, [r2, #0]
 800107e:	4618      	mov	r0, r3
 8001080:	f00f fb23 	bl	80106ca <ai_twoline_run>
 8001084:	60f8      	str	r0, [r7, #12]
    n_batch = ai_fourline_run(allLine, &ai_input[0], &ai_output[0]);
#else
    HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Invalid NUM_SENSOR \n"), 100);
    return -1;
#endif
    if (n_batch != 1) {
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	2b01      	cmp	r3, #1
 800108a:	d00d      	beq.n	80010a8 <aiRun+0x50>
        HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "aiRun Error \n"), 100);
 800108c:	490c      	ldr	r1, [pc, #48]	; (80010c0 <aiRun+0x68>)
 800108e:	480d      	ldr	r0, [pc, #52]	; (80010c4 <aiRun+0x6c>)
 8001090:	f010 ff66 	bl	8011f60 <siprintf>
 8001094:	4603      	mov	r3, r0
 8001096:	b29a      	uxth	r2, r3
 8001098:	2364      	movs	r3, #100	; 0x64
 800109a:	490a      	ldr	r1, [pc, #40]	; (80010c4 <aiRun+0x6c>)
 800109c:	480a      	ldr	r0, [pc, #40]	; (80010c8 <aiRun+0x70>)
 800109e:	f009 f86b 	bl	800a178 <HAL_UART_Transmit>
        return -1;
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	e000      	b.n	80010aa <aiRun+0x52>
    };
    return 0;
 80010a8:	2300      	movs	r3, #0
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3710      	adds	r7, #16
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	bf00      	nop
 80010b4:	200006d0 	.word	0x200006d0
 80010b8:	200006d4 	.word	0x200006d4
 80010bc:	2000065c 	.word	0x2000065c
 80010c0:	080171a8 	.word	0x080171a8
 80010c4:	20007b70 	.word	0x20007b70
 80010c8:	20007bf4 	.word	0x20007bf4
 80010cc:	00000000 	.word	0x00000000

080010d0 <CalculateStats>:
float sensorStdDevs[NUM_SENSOR] = {0};
int readingCount[NUM_SENSOR] = {0};

#define throwSomenumber 20

void CalculateStats(int sensorIndex) {
 80010d0:	b5b0      	push	{r4, r5, r7, lr}
 80010d2:	b088      	sub	sp, #32
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
    float sum = 0;
 80010d8:	f04f 0300 	mov.w	r3, #0
 80010dc:	61fb      	str	r3, [r7, #28]
    float mean = 0;
 80010de:	f04f 0300 	mov.w	r3, #0
 80010e2:	60fb      	str	r3, [r7, #12]
    float stdDevSum = 0;
 80010e4:	f04f 0300 	mov.w	r3, #0
 80010e8:	61bb      	str	r3, [r7, #24]
    int count = readingCount[sensorIndex];
 80010ea:	4a49      	ldr	r2, [pc, #292]	; (8001210 <CalculateStats+0x140>)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f2:	60bb      	str	r3, [r7, #8]

    //  
    for (int i = 0; i < count; i++) { sum += sensorValues[sensorIndex][i];}
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
 80010f8:	e014      	b.n	8001124 <CalculateStats+0x54>
 80010fa:	4946      	ldr	r1, [pc, #280]	; (8001214 <CalculateStats+0x144>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001102:	fb03 f202 	mul.w	r2, r3, r2
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	4413      	add	r3, r2
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	440b      	add	r3, r1
 800110e:	edd3 7a00 	vldr	s15, [r3]
 8001112:	ed97 7a07 	vldr	s14, [r7, #28]
 8001116:	ee77 7a27 	vadd.f32	s15, s14, s15
 800111a:	edc7 7a07 	vstr	s15, [r7, #28]
 800111e:	697b      	ldr	r3, [r7, #20]
 8001120:	3301      	adds	r3, #1
 8001122:	617b      	str	r3, [r7, #20]
 8001124:	697a      	ldr	r2, [r7, #20]
 8001126:	68bb      	ldr	r3, [r7, #8]
 8001128:	429a      	cmp	r2, r3
 800112a:	dbe6      	blt.n	80010fa <CalculateStats+0x2a>
    mean = sum / count;
 800112c:	68bb      	ldr	r3, [r7, #8]
 800112e:	ee07 3a90 	vmov	s15, r3
 8001132:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001136:	edd7 6a07 	vldr	s13, [r7, #28]
 800113a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800113e:	edc7 7a03 	vstr	s15, [r7, #12]
    sensorAverages[sensorIndex] = mean;
 8001142:	4a35      	ldr	r2, [pc, #212]	; (8001218 <CalculateStats+0x148>)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	009b      	lsls	r3, r3, #2
 8001148:	4413      	add	r3, r2
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	601a      	str	r2, [r3, #0]
    //  
    for (int i = 0; i < count; i++) { stdDevSum += pow(sensorValues[sensorIndex][i] - mean, 2);}
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
 8001152:	e031      	b.n	80011b8 <CalculateStats+0xe8>
 8001154:	492f      	ldr	r1, [pc, #188]	; (8001214 <CalculateStats+0x144>)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800115c:	fb03 f202 	mul.w	r2, r3, r2
 8001160:	693b      	ldr	r3, [r7, #16]
 8001162:	4413      	add	r3, r2
 8001164:	009b      	lsls	r3, r3, #2
 8001166:	440b      	add	r3, r1
 8001168:	ed93 7a00 	vldr	s14, [r3]
 800116c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001170:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001174:	ee17 0a90 	vmov	r0, s15
 8001178:	f7ff fa16 	bl	80005a8 <__aeabi_f2d>
 800117c:	4602      	mov	r2, r0
 800117e:	460b      	mov	r3, r1
 8001180:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8001208 <CalculateStats+0x138>
 8001184:	ec43 2b10 	vmov	d0, r2, r3
 8001188:	f015 f872 	bl	8016270 <pow>
 800118c:	ec55 4b10 	vmov	r4, r5, d0
 8001190:	69b8      	ldr	r0, [r7, #24]
 8001192:	f7ff fa09 	bl	80005a8 <__aeabi_f2d>
 8001196:	4602      	mov	r2, r0
 8001198:	460b      	mov	r3, r1
 800119a:	4620      	mov	r0, r4
 800119c:	4629      	mov	r1, r5
 800119e:	f7ff f8a5 	bl	80002ec <__adddf3>
 80011a2:	4602      	mov	r2, r0
 80011a4:	460b      	mov	r3, r1
 80011a6:	4610      	mov	r0, r2
 80011a8:	4619      	mov	r1, r3
 80011aa:	f7ff fd4d 	bl	8000c48 <__aeabi_d2f>
 80011ae:	4603      	mov	r3, r0
 80011b0:	61bb      	str	r3, [r7, #24]
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	3301      	adds	r3, #1
 80011b6:	613b      	str	r3, [r7, #16]
 80011b8:	693a      	ldr	r2, [r7, #16]
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	429a      	cmp	r2, r3
 80011be:	dbc9      	blt.n	8001154 <CalculateStats+0x84>
    sensorStdDevs[sensorIndex] = sqrt(stdDevSum / count);
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	ee07 3a90 	vmov	s15, r3
 80011c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80011ca:	ed97 7a06 	vldr	s14, [r7, #24]
 80011ce:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80011d2:	ee16 0a90 	vmov	r0, s13
 80011d6:	f7ff f9e7 	bl	80005a8 <__aeabi_f2d>
 80011da:	4602      	mov	r2, r0
 80011dc:	460b      	mov	r3, r1
 80011de:	ec43 2b10 	vmov	d0, r2, r3
 80011e2:	f015 f8b5 	bl	8016350 <sqrt>
 80011e6:	ec53 2b10 	vmov	r2, r3, d0
 80011ea:	4610      	mov	r0, r2
 80011ec:	4619      	mov	r1, r3
 80011ee:	f7ff fd2b 	bl	8000c48 <__aeabi_d2f>
 80011f2:	4602      	mov	r2, r0
 80011f4:	4909      	ldr	r1, [pc, #36]	; (800121c <CalculateStats+0x14c>)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	440b      	add	r3, r1
 80011fc:	601a      	str	r2, [r3, #0]
}
 80011fe:	bf00      	nop
 8001200:	3720      	adds	r7, #32
 8001202:	46bd      	mov	sp, r7
 8001204:	bdb0      	pop	{r4, r5, r7, pc}
 8001206:	bf00      	nop
 8001208:	00000000 	.word	0x00000000
 800120c:	40000000 	.word	0x40000000
 8001210:	20007818 	.word	0x20007818
 8001214:	200006d8 	.word	0x200006d8
 8001218:	20007758 	.word	0x20007758
 800121c:	200077b8 	.word	0x200077b8

08001220 <TransmitStats>:

//   UART  
void TransmitStats() {
 8001220:	b5b0      	push	{r4, r5, r7, lr}
 8001222:	b0a6      	sub	sp, #152	; 0x98
 8001224:	af04      	add	r7, sp, #16
    char msg[128];
    for (int i = 0; i < NUM_SENSOR; i++) {
 8001226:	2300      	movs	r3, #0
 8001228:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800122c:	e033      	b.n	8001296 <TransmitStats+0x76>
        CalculateStats(i); //  
 800122e:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 8001232:	f7ff ff4d 	bl	80010d0 <CalculateStats>
        sprintf(msg, "Sensor %d - Avg: %.2f, StdDev: %.2f\r\n", i, sensorAverages[i], sensorStdDevs[i]);
 8001236:	4a1c      	ldr	r2, [pc, #112]	; (80012a8 <TransmitStats+0x88>)
 8001238:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800123c:	009b      	lsls	r3, r3, #2
 800123e:	4413      	add	r3, r2
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f9b0 	bl	80005a8 <__aeabi_f2d>
 8001248:	4604      	mov	r4, r0
 800124a:	460d      	mov	r5, r1
 800124c:	4a17      	ldr	r2, [pc, #92]	; (80012ac <TransmitStats+0x8c>)
 800124e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001252:	009b      	lsls	r3, r3, #2
 8001254:	4413      	add	r3, r2
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff f9a5 	bl	80005a8 <__aeabi_f2d>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	1d38      	adds	r0, r7, #4
 8001264:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001268:	e9cd 4500 	strd	r4, r5, [sp]
 800126c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001270:	490f      	ldr	r1, [pc, #60]	; (80012b0 <TransmitStats+0x90>)
 8001272:	f010 fe75 	bl	8011f60 <siprintf>
        HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8001276:	1d3b      	adds	r3, r7, #4
 8001278:	4618      	mov	r0, r3
 800127a:	f7fe ffd3 	bl	8000224 <strlen>
 800127e:	4603      	mov	r3, r0
 8001280:	b29a      	uxth	r2, r3
 8001282:	1d39      	adds	r1, r7, #4
 8001284:	2364      	movs	r3, #100	; 0x64
 8001286:	480b      	ldr	r0, [pc, #44]	; (80012b4 <TransmitStats+0x94>)
 8001288:	f008 ff76 	bl	800a178 <HAL_UART_Transmit>
    for (int i = 0; i < NUM_SENSOR; i++) {
 800128c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001290:	3301      	adds	r3, #1
 8001292:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001296:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800129a:	2b17      	cmp	r3, #23
 800129c:	ddc7      	ble.n	800122e <TransmitStats+0xe>
    }
}
 800129e:	bf00      	nop
 80012a0:	bf00      	nop
 80012a2:	3788      	adds	r7, #136	; 0x88
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bdb0      	pop	{r4, r5, r7, pc}
 80012a8:	20007758 	.word	0x20007758
 80012ac:	200077b8 	.word	0x200077b8
 80012b0:	080171b8 	.word	0x080171b8
 80012b4:	20007bf4 	.word	0x20007bf4

080012b8 <ResetSensorData>:

void ResetSensorData() {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
    //      0 
    for (int i = 0; i < NUM_SENSOR; i++) {
 80012be:	2300      	movs	r3, #0
 80012c0:	607b      	str	r3, [r7, #4]
 80012c2:	e014      	b.n	80012ee <ResetSensorData+0x36>
        memset(sensorValues[i], 0, sizeof(sensorValues[i]));
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80012ca:	fb02 f303 	mul.w	r3, r2, r3
 80012ce:	4a0c      	ldr	r2, [pc, #48]	; (8001300 <ResetSensorData+0x48>)
 80012d0:	4413      	add	r3, r2
 80012d2:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 80012d6:	2100      	movs	r1, #0
 80012d8:	4618      	mov	r0, r3
 80012da:	f00f fec9 	bl	8011070 <memset>
        readingCount[i] = 0;
 80012de:	4a09      	ldr	r2, [pc, #36]	; (8001304 <ResetSensorData+0x4c>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	2100      	movs	r1, #0
 80012e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < NUM_SENSOR; i++) {
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3301      	adds	r3, #1
 80012ec:	607b      	str	r3, [r7, #4]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2b17      	cmp	r3, #23
 80012f2:	dde7      	ble.n	80012c4 <ResetSensorData+0xc>
    }
}
 80012f4:	bf00      	nop
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	200006d8 	.word	0x200006d8
 8001304:	20007818 	.word	0x20007818

08001308 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800130c:	4b0d      	ldr	r3, [pc, #52]	; (8001344 <MX_CRC_Init+0x3c>)
 800130e:	4a0e      	ldr	r2, [pc, #56]	; (8001348 <MX_CRC_Init+0x40>)
 8001310:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001312:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_CRC_Init+0x3c>)
 8001314:	2200      	movs	r2, #0
 8001316:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001318:	4b0a      	ldr	r3, [pc, #40]	; (8001344 <MX_CRC_Init+0x3c>)
 800131a:	2200      	movs	r2, #0
 800131c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800131e:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_CRC_Init+0x3c>)
 8001320:	2200      	movs	r2, #0
 8001322:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8001324:	4b07      	ldr	r3, [pc, #28]	; (8001344 <MX_CRC_Init+0x3c>)
 8001326:	2200      	movs	r2, #0
 8001328:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800132a:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_CRC_Init+0x3c>)
 800132c:	2201      	movs	r2, #1
 800132e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001330:	4804      	ldr	r0, [pc, #16]	; (8001344 <MX_CRC_Init+0x3c>)
 8001332:	f002 fcbf 	bl	8003cb4 <HAL_CRC_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 800133c:	f001 fda2 	bl	8002e84 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	bd80      	pop	{r7, pc}
 8001344:	20007878 	.word	0x20007878
 8001348:	40023000 	.word	0x40023000

0800134c <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a0a      	ldr	r2, [pc, #40]	; (8001384 <HAL_CRC_MspInit+0x38>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d10b      	bne.n	8001376 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800135e:	4b0a      	ldr	r3, [pc, #40]	; (8001388 <HAL_CRC_MspInit+0x3c>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a09      	ldr	r2, [pc, #36]	; (8001388 <HAL_CRC_MspInit+0x3c>)
 8001364:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b07      	ldr	r3, [pc, #28]	; (8001388 <HAL_CRC_MspInit+0x3c>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001372:	60fb      	str	r3, [r7, #12]
 8001374:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8001376:	bf00      	nop
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001380:	4770      	bx	lr
 8001382:	bf00      	nop
 8001384:	40023000 	.word	0x40023000
 8001388:	40023800 	.word	0x40023800

0800138c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b08a      	sub	sp, #40	; 0x28
 8001390:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001392:	f107 0314 	add.w	r3, r7, #20
 8001396:	2200      	movs	r2, #0
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	605a      	str	r2, [r3, #4]
 800139c:	609a      	str	r2, [r3, #8]
 800139e:	60da      	str	r2, [r3, #12]
 80013a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a2:	4b51      	ldr	r3, [pc, #324]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	4a50      	ldr	r2, [pc, #320]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013a8:	f043 0302 	orr.w	r3, r3, #2
 80013ac:	6313      	str	r3, [r2, #48]	; 0x30
 80013ae:	4b4e      	ldr	r3, [pc, #312]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b2:	f003 0302 	and.w	r3, r3, #2
 80013b6:	613b      	str	r3, [r7, #16]
 80013b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ba:	4b4b      	ldr	r3, [pc, #300]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013be:	4a4a      	ldr	r2, [pc, #296]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	6313      	str	r3, [r2, #48]	; 0x30
 80013c6:	4b48      	ldr	r3, [pc, #288]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 80013d2:	4b45      	ldr	r3, [pc, #276]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	4a44      	ldr	r2, [pc, #272]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013dc:	6313      	str	r3, [r2, #48]	; 0x30
 80013de:	4b42      	ldr	r3, [pc, #264]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80013ea:	4b3f      	ldr	r3, [pc, #252]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ee:	4a3e      	ldr	r2, [pc, #248]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013f4:	6313      	str	r3, [r2, #48]	; 0x30
 80013f6:	4b3c      	ldr	r3, [pc, #240]	; (80014e8 <MX_GPIO_Init+0x15c>)
 80013f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013fe:	607b      	str	r3, [r7, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001402:	4b39      	ldr	r3, [pc, #228]	; (80014e8 <MX_GPIO_Init+0x15c>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a38      	ldr	r2, [pc, #224]	; (80014e8 <MX_GPIO_Init+0x15c>)
 8001408:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b36      	ldr	r3, [pc, #216]	; (80014e8 <MX_GPIO_Init+0x15c>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001416:	603b      	str	r3, [r7, #0]
 8001418:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 800141a:	2200      	movs	r2, #0
 800141c:	2110      	movs	r1, #16
 800141e:	4833      	ldr	r0, [pc, #204]	; (80014ec <MX_GPIO_Init+0x160>)
 8001420:	f003 f9c8 	bl	80047b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0, GPIO_PIN_RESET);
 8001424:	2200      	movs	r2, #0
 8001426:	210f      	movs	r1, #15
 8001428:	4831      	ldr	r0, [pc, #196]	; (80014f0 <MX_GPIO_Init+0x164>)
 800142a:	f003 f9c3 	bl	80047b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7|GPIO_PIN_6, GPIO_PIN_RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	21c0      	movs	r1, #192	; 0xc0
 8001432:	4830      	ldr	r0, [pc, #192]	; (80014f4 <MX_GPIO_Init+0x168>)
 8001434:	f003 f9be 	bl	80047b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001438:	2310      	movs	r3, #16
 800143a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800143c:	2301      	movs	r3, #1
 800143e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001440:	2300      	movs	r3, #0
 8001442:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001444:	2300      	movs	r3, #0
 8001446:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001448:	f107 0314 	add.w	r3, r7, #20
 800144c:	4619      	mov	r1, r3
 800144e:	4827      	ldr	r0, [pc, #156]	; (80014ec <MX_GPIO_Init+0x160>)
 8001450:	f002 fe20 	bl	8004094 <HAL_GPIO_Init>

  /*Configure GPIO pins : PI3 PI2 PI1 PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0;
 8001454:	230f      	movs	r3, #15
 8001456:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001458:	2301      	movs	r3, #1
 800145a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800145c:	2300      	movs	r3, #0
 800145e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001460:	2300      	movs	r3, #0
 8001462:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001464:	f107 0314 	add.w	r3, r7, #20
 8001468:	4619      	mov	r1, r3
 800146a:	4821      	ldr	r0, [pc, #132]	; (80014f0 <MX_GPIO_Init+0x164>)
 800146c:	f002 fe12 	bl	8004094 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001470:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001474:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001476:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800147a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800147c:	2301      	movs	r3, #1
 800147e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001480:	f107 0314 	add.w	r3, r7, #20
 8001484:	4619      	mov	r1, r3
 8001486:	481c      	ldr	r0, [pc, #112]	; (80014f8 <MX_GPIO_Init+0x16c>)
 8001488:	f002 fe04 	bl	8004094 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 PG6 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 800148c:	23c0      	movs	r3, #192	; 0xc0
 800148e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001490:	2301      	movs	r3, #1
 8001492:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001494:	2300      	movs	r3, #0
 8001496:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001498:	2300      	movs	r3, #0
 800149a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800149c:	f107 0314 	add.w	r3, r7, #20
 80014a0:	4619      	mov	r1, r3
 80014a2:	4814      	ldr	r0, [pc, #80]	; (80014f4 <MX_GPIO_Init+0x168>)
 80014a4:	f002 fdf6 	bl	8004094 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 80014a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014ae:	2300      	movs	r3, #0
 80014b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	4619      	mov	r1, r3
 80014bc:	480b      	ldr	r0, [pc, #44]	; (80014ec <MX_GPIO_Init+0x160>)
 80014be:	f002 fde9 	bl	8004094 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80014c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80014c8:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80014cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	4804      	ldr	r0, [pc, #16]	; (80014ec <MX_GPIO_Init+0x160>)
 80014da:	f002 fddb 	bl	8004094 <HAL_GPIO_Init>

}
 80014de:	bf00      	nop
 80014e0:	3728      	adds	r7, #40	; 0x28
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	40023800 	.word	0x40023800
 80014ec:	40020400 	.word	0x40020400
 80014f0:	40022000 	.word	0x40022000
 80014f4:	40021800 	.word	0x40021800
 80014f8:	40020000 	.word	0x40020000

080014fc <HX711_Init>:
float loadcell_bias = 10002;
float Hx711Data = 0;


void HX711_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	af00      	add	r7, sp, #0
  // Set the SCK pin to low
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 8001500:	2200      	movs	r2, #0
 8001502:	2102      	movs	r1, #2
 8001504:	4802      	ldr	r0, [pc, #8]	; (8001510 <HX711_Init+0x14>)
 8001506:	f003 f955 	bl	80047b4 <HAL_GPIO_WritePin>
}
 800150a:	bf00      	nop
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	40022000 	.word	0x40022000

08001514 <Read_HX711>:

int32_t Read_HX711(void)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
  int32_t data = 0;
 800151a:	2300      	movs	r3, #0
 800151c:	607b      	str	r3, [r7, #4]

  // Wait until the DT pin goes low
  while (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET);
 800151e:	bf00      	nop
 8001520:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001524:	4820      	ldr	r0, [pc, #128]	; (80015a8 <Read_HX711+0x94>)
 8001526:	f003 f925 	bl	8004774 <HAL_GPIO_ReadPin>
 800152a:	4603      	mov	r3, r0
 800152c:	2b01      	cmp	r3, #1
 800152e:	d0f7      	beq.n	8001520 <Read_HX711+0xc>

  // Read the 24-bit data
  for (int i = 0; i < 24; i++)
 8001530:	2300      	movs	r3, #0
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	e020      	b.n	8001578 <Read_HX711+0x64>
  {
    // Generate a clock pulse on SCK pin
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 8001536:	2201      	movs	r2, #1
 8001538:	2102      	movs	r1, #2
 800153a:	481c      	ldr	r0, [pc, #112]	; (80015ac <Read_HX711+0x98>)
 800153c:	f003 f93a 	bl	80047b4 <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 8001540:	2001      	movs	r0, #1
 8001542:	f000 f867 	bl	8001614 <DelayMicroseconds>
    data = (data << 1);
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	607b      	str	r3, [r7, #4]
    if (HAL_GPIO_ReadPin(HX711_DT_GPIO_Port, HX711_DT_Pin) == GPIO_PIN_SET)
 800154c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001550:	4815      	ldr	r0, [pc, #84]	; (80015a8 <Read_HX711+0x94>)
 8001552:	f003 f90f 	bl	8004774 <HAL_GPIO_ReadPin>
 8001556:	4603      	mov	r3, r0
 8001558:	2b01      	cmp	r3, #1
 800155a:	d102      	bne.n	8001562 <Read_HX711+0x4e>
    {
      data++;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3301      	adds	r3, #1
 8001560:	607b      	str	r3, [r7, #4]
    }
    HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 8001562:	2200      	movs	r2, #0
 8001564:	2102      	movs	r1, #2
 8001566:	4811      	ldr	r0, [pc, #68]	; (80015ac <Read_HX711+0x98>)
 8001568:	f003 f924 	bl	80047b4 <HAL_GPIO_WritePin>
    DelayMicroseconds(1);
 800156c:	2001      	movs	r0, #1
 800156e:	f000 f851 	bl	8001614 <DelayMicroseconds>
  for (int i = 0; i < 24; i++)
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	3301      	adds	r3, #1
 8001576:	603b      	str	r3, [r7, #0]
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	2b17      	cmp	r3, #23
 800157c:	dddb      	ble.n	8001536 <Read_HX711+0x22>
  }

  // Generate an additional 25th pulse to set the HX711 back to idle mode
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_SET);
 800157e:	2201      	movs	r2, #1
 8001580:	2102      	movs	r1, #2
 8001582:	480a      	ldr	r0, [pc, #40]	; (80015ac <Read_HX711+0x98>)
 8001584:	f003 f916 	bl	80047b4 <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001588:	2001      	movs	r0, #1
 800158a:	f000 f843 	bl	8001614 <DelayMicroseconds>
  HAL_GPIO_WritePin(HX711_SCK_GPIO_Port, HX711_SCK_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	2102      	movs	r1, #2
 8001592:	4806      	ldr	r0, [pc, #24]	; (80015ac <Read_HX711+0x98>)
 8001594:	f003 f90e 	bl	80047b4 <HAL_GPIO_WritePin>
  DelayMicroseconds(1);
 8001598:	2001      	movs	r0, #1
 800159a:	f000 f83b 	bl	8001614 <DelayMicroseconds>


  // Return the 24-bit data
  return data;
 800159e:	687b      	ldr	r3, [r7, #4]
}
 80015a0:	4618      	mov	r0, r3
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40020400 	.word	0x40020400
 80015ac:	40022000 	.word	0x40022000

080015b0 <UART_SendWeight_g>:

void UART_SendWeight_g(float rawData,float loadcell_slope,float loadcell_bias)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b08e      	sub	sp, #56	; 0x38
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	ed87 0a03 	vstr	s0, [r7, #12]
 80015ba:	edc7 0a02 	vstr	s1, [r7, #8]
 80015be:	ed87 1a01 	vstr	s2, [r7, #4]
  float weight = loadcell_slope * rawData  + loadcell_bias;
 80015c2:	ed97 7a02 	vldr	s14, [r7, #8]
 80015c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80015ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ce:	ed97 7a01 	vldr	s14, [r7, #4]
 80015d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d6:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
  char buffer[32];
  int data = sprintf(buffer, "%.2f", weight);
 80015da:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80015dc:	f7fe ffe4 	bl	80005a8 <__aeabi_f2d>
 80015e0:	4602      	mov	r2, r0
 80015e2:	460b      	mov	r3, r1
 80015e4:	f107 0010 	add.w	r0, r7, #16
 80015e8:	4908      	ldr	r1, [pc, #32]	; (800160c <UART_SendWeight_g+0x5c>)
 80015ea:	f010 fcb9 	bl	8011f60 <siprintf>
 80015ee:	6338      	str	r0, [r7, #48]	; 0x30
  // Send the buffer content via UART
#if 0
  int len = sprintf(buffer, "Weight(g):");
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
#endif
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, data, 1000);
 80015f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80015f2:	b29a      	uxth	r2, r3
 80015f4:	f107 0110 	add.w	r1, r7, #16
 80015f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015fc:	4804      	ldr	r0, [pc, #16]	; (8001610 <UART_SendWeight_g+0x60>)
 80015fe:	f008 fdbb 	bl	800a178 <HAL_UART_Transmit>
}
 8001602:	bf00      	nop
 8001604:	3738      	adds	r7, #56	; 0x38
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	080171e0 	.word	0x080171e0
 8001610:	20007bf4 	.word	0x20007bf4

08001614 <DelayMicroseconds>:

  // Send the buffer content via UART
  HAL_UART_Transmit(&huart1, (uint8_t *)buffer, len, 1000);
}
void DelayMicroseconds(uint32_t microseconds)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t ticks = microseconds;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	60fb      	str	r3, [r7, #12]
  while (ticks--)
 8001620:	e000      	b.n	8001624 <DelayMicroseconds+0x10>
  {
    __NOP();
 8001622:	bf00      	nop
  while (ticks--)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	1e5a      	subs	r2, r3, #1
 8001628:	60fa      	str	r2, [r7, #12]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d1f9      	bne.n	8001622 <DelayMicroseconds+0xe>
  }
}
 800162e:	bf00      	nop
 8001630:	bf00      	nop
 8001632:	3714      	adds	r7, #20
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001640:	4b1b      	ldr	r3, [pc, #108]	; (80016b0 <MX_I2C1_Init+0x74>)
 8001642:	4a1c      	ldr	r2, [pc, #112]	; (80016b4 <MX_I2C1_Init+0x78>)
 8001644:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x6000030D;
 8001646:	4b1a      	ldr	r3, [pc, #104]	; (80016b0 <MX_I2C1_Init+0x74>)
 8001648:	4a1b      	ldr	r2, [pc, #108]	; (80016b8 <MX_I2C1_Init+0x7c>)
 800164a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800164c:	4b18      	ldr	r3, [pc, #96]	; (80016b0 <MX_I2C1_Init+0x74>)
 800164e:	2200      	movs	r2, #0
 8001650:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001652:	4b17      	ldr	r3, [pc, #92]	; (80016b0 <MX_I2C1_Init+0x74>)
 8001654:	2201      	movs	r2, #1
 8001656:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001658:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <MX_I2C1_Init+0x74>)
 800165a:	2200      	movs	r2, #0
 800165c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800165e:	4b14      	ldr	r3, [pc, #80]	; (80016b0 <MX_I2C1_Init+0x74>)
 8001660:	2200      	movs	r2, #0
 8001662:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001664:	4b12      	ldr	r3, [pc, #72]	; (80016b0 <MX_I2C1_Init+0x74>)
 8001666:	2200      	movs	r2, #0
 8001668:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800166a:	4b11      	ldr	r3, [pc, #68]	; (80016b0 <MX_I2C1_Init+0x74>)
 800166c:	2200      	movs	r2, #0
 800166e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001670:	4b0f      	ldr	r3, [pc, #60]	; (80016b0 <MX_I2C1_Init+0x74>)
 8001672:	2200      	movs	r2, #0
 8001674:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001676:	480e      	ldr	r0, [pc, #56]	; (80016b0 <MX_I2C1_Init+0x74>)
 8001678:	f003 f8ec 	bl	8004854 <HAL_I2C_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	2b00      	cmp	r3, #0
 8001680:	d001      	beq.n	8001686 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001682:	f001 fbff 	bl	8002e84 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001686:	2100      	movs	r1, #0
 8001688:	4809      	ldr	r0, [pc, #36]	; (80016b0 <MX_I2C1_Init+0x74>)
 800168a:	f004 fc19 	bl	8005ec0 <HAL_I2CEx_ConfigAnalogFilter>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001694:	f001 fbf6 	bl	8002e84 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001698:	2100      	movs	r1, #0
 800169a:	4805      	ldr	r0, [pc, #20]	; (80016b0 <MX_I2C1_Init+0x74>)
 800169c:	f004 fc86 	bl	8005fac <HAL_I2CEx_ConfigDigitalFilter>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016a6:	f001 fbed 	bl	8002e84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	200078a0 	.word	0x200078a0
 80016b4:	40005400 	.word	0x40005400
 80016b8:	6000030d 	.word	0x6000030d

080016bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b0aa      	sub	sp, #168	; 0xa8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016d4:	f107 0310 	add.w	r3, r7, #16
 80016d8:	2284      	movs	r2, #132	; 0x84
 80016da:	2100      	movs	r1, #0
 80016dc:	4618      	mov	r0, r3
 80016de:	f00f fcc7 	bl	8011070 <memset>
  if(i2cHandle->Instance==I2C1)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	4a22      	ldr	r2, [pc, #136]	; (8001770 <HAL_I2C_MspInit+0xb4>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	d13c      	bne.n	8001766 <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80016ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80016f0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80016f2:	2300      	movs	r3, #0
 80016f4:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016f6:	f107 0310 	add.w	r3, r7, #16
 80016fa:	4618      	mov	r0, r3
 80016fc:	f005 fb56 	bl	8006dac <HAL_RCCEx_PeriphCLKConfig>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001706:	f001 fbbd 	bl	8002e84 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800170a:	4b1a      	ldr	r3, [pc, #104]	; (8001774 <HAL_I2C_MspInit+0xb8>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	4a19      	ldr	r2, [pc, #100]	; (8001774 <HAL_I2C_MspInit+0xb8>)
 8001710:	f043 0302 	orr.w	r3, r3, #2
 8001714:	6313      	str	r3, [r2, #48]	; 0x30
 8001716:	4b17      	ldr	r3, [pc, #92]	; (8001774 <HAL_I2C_MspInit+0xb8>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171a:	f003 0302 	and.w	r3, r3, #2
 800171e:	60fb      	str	r3, [r7, #12]
 8001720:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001722:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001726:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800172a:	2312      	movs	r3, #18
 800172c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001730:	2300      	movs	r3, #0
 8001732:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001736:	2303      	movs	r3, #3
 8001738:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800173c:	2304      	movs	r3, #4
 800173e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001742:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001746:	4619      	mov	r1, r3
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <HAL_I2C_MspInit+0xbc>)
 800174a:	f002 fca3 	bl	8004094 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800174e:	4b09      	ldr	r3, [pc, #36]	; (8001774 <HAL_I2C_MspInit+0xb8>)
 8001750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001752:	4a08      	ldr	r2, [pc, #32]	; (8001774 <HAL_I2C_MspInit+0xb8>)
 8001754:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001758:	6413      	str	r3, [r2, #64]	; 0x40
 800175a:	4b06      	ldr	r3, [pc, #24]	; (8001774 <HAL_I2C_MspInit+0xb8>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800175e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001762:	60bb      	str	r3, [r7, #8]
 8001764:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001766:	bf00      	nop
 8001768:	37a8      	adds	r7, #168	; 0xa8
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	40005400 	.word	0x40005400
 8001774:	40023800 	.word	0x40023800
 8001778:	40020400 	.word	0x40020400

0800177c <Kalman_Init>:
KalmanFilter filters[NUM_SENSOR];
float Q = 0.001f; // Process noise covariance
float R = 0.03f;   // Measurement noise covariance
float P = 0.001f;

void Kalman_Init(KalmanFilter *kf, float Q, float R, float P, float initial_value) {
 800177c:	b480      	push	{r7}
 800177e:	b087      	sub	sp, #28
 8001780:	af00      	add	r7, sp, #0
 8001782:	6178      	str	r0, [r7, #20]
 8001784:	ed87 0a04 	vstr	s0, [r7, #16]
 8001788:	edc7 0a03 	vstr	s1, [r7, #12]
 800178c:	ed87 1a02 	vstr	s2, [r7, #8]
 8001790:	edc7 1a01 	vstr	s3, [r7, #4]
    kf->Q = Q;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	601a      	str	r2, [r3, #0]
    kf->R = R;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	68fa      	ldr	r2, [r7, #12]
 800179e:	605a      	str	r2, [r3, #4]
    kf->P = P;
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	68ba      	ldr	r2, [r7, #8]
 80017a4:	609a      	str	r2, [r3, #8]
    kf->X = initial_value;
 80017a6:	697b      	ldr	r3, [r7, #20]
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	60da      	str	r2, [r3, #12]
}
 80017ac:	bf00      	nop
 80017ae:	371c      	adds	r7, #28
 80017b0:	46bd      	mov	sp, r7
 80017b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b6:	4770      	bx	lr

080017b8 <Kalman_Estimate>:

float Kalman_Estimate(KalmanFilter *kf, float measurement) {
 80017b8:	b480      	push	{r7}
 80017ba:	b083      	sub	sp, #12
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
 80017c0:	ed87 0a00 	vstr	s0, [r7]
    // Prediction step: Update the error covariance 'P'
    // This is adding process noise to our uncertainty in the estimated state.
    kf->P = kf->P + kf->Q;
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	ed93 7a02 	vldr	s14, [r3, #8]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	edd3 7a00 	vldr	s15, [r3]
 80017d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	edc3 7a02 	vstr	s15, [r3, #8]

    // Update step: Compute the Kalman Gain 'K'
    // Kalman Gain balances the ratio between the prediction and the new measurement
    kf->K = kf->P / (kf->P + kf->R);
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	edd3 6a02 	vldr	s13, [r3, #8]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	ed93 7a02 	vldr	s14, [r3, #8]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	edd3 7a01 	vldr	s15, [r3, #4]
 80017ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	edc3 7a04 	vstr	s15, [r3, #16]

    // Update step: Update the state estimate 'X'
    // Here we adjust our state estimate based on the new measurement,
    // scaling the "innovation" by the Kalman Gain
    kf->X = kf->X + kf->K * (measurement - kf->X);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	ed93 7a03 	vldr	s14, [r3, #12]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	edd3 6a04 	vldr	s13, [r3, #16]
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	edd3 7a03 	vldr	s15, [r3, #12]
 800180c:	ed97 6a00 	vldr	s12, [r7]
 8001810:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001814:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001818:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	edc3 7a03 	vstr	s15, [r3, #12]

    // Update step: Update the error covariance 'P'
    // We've used our observation, so we adjust our uncertainty accordingly
    kf->P = (1 - kf->K) * kf->P;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	edd3 7a04 	vldr	s15, [r3, #16]
 8001828:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800182c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	edd3 7a02 	vldr	s15, [r3, #8]
 8001836:	ee67 7a27 	vmul.f32	s15, s14, s15
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	edc3 7a02 	vstr	s15, [r3, #8]

    // Return the updated state estimate
    return kf->X;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	68db      	ldr	r3, [r3, #12]
 8001844:	ee07 3a90 	vmov	s15, r3
}
 8001848:	eeb0 0a67 	vmov.f32	s0, s15
 800184c:	370c      	adds	r7, #12
 800184e:	46bd      	mov	sp, r7
 8001850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001854:	4770      	bx	lr
	...

08001858 <ProcessCommand>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ProcessCommand(uint8_t *commandBuffer)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
    char *command = strtok((char*)commandBuffer, " "); // Command separation
 8001860:	4949      	ldr	r1, [pc, #292]	; (8001988 <ProcessCommand+0x130>)
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f011 fa40 	bl	8012ce8 <strtok>
 8001868:	60f8      	str	r0, [r7, #12]
    // 'strtok'? ?? ?? ? NULL? ???? ?? ???  ??? 
    char *argument = strtok(NULL, " "); // argument seperation
 800186a:	4947      	ldr	r1, [pc, #284]	; (8001988 <ProcessCommand+0x130>)
 800186c:	2000      	movs	r0, #0
 800186e:	f011 fa3b 	bl	8012ce8 <strtok>
 8001872:	60b8      	str	r0, [r7, #8]

    if (strcmp((char*)command, "echo") == 0) {HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "echo\n"), 100);}
 8001874:	4945      	ldr	r1, [pc, #276]	; (800198c <ProcessCommand+0x134>)
 8001876:	68f8      	ldr	r0, [r7, #12]
 8001878:	f7fe fcca 	bl	8000210 <strcmp>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d10b      	bne.n	800189a <ProcessCommand+0x42>
 8001882:	4943      	ldr	r1, [pc, #268]	; (8001990 <ProcessCommand+0x138>)
 8001884:	4843      	ldr	r0, [pc, #268]	; (8001994 <ProcessCommand+0x13c>)
 8001886:	f010 fb6b 	bl	8011f60 <siprintf>
 800188a:	4603      	mov	r3, r0
 800188c:	b29a      	uxth	r2, r3
 800188e:	2364      	movs	r3, #100	; 0x64
 8001890:	4940      	ldr	r1, [pc, #256]	; (8001994 <ProcessCommand+0x13c>)
 8001892:	4841      	ldr	r0, [pc, #260]	; (8001998 <ProcessCommand+0x140>)
 8001894:	f008 fc70 	bl	800a178 <HAL_UART_Transmit>
    else if (strcmp((char*)command, "setsensor") == 0) {SetSensorCommand();}
    else if (strcmp((char*)command, "auto") == 0) {AutoCommand();}
    else if (strcmp((char*)command, "infer") == 0) {InferenceCommand();}
    else if (strcmp((char*)command, "4") == 0) {CalibrationCommand();}
    else {HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Please insert correct command\n"), 100);}
}
 8001898:	e071      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "rev") == 0) {RevCommand(argument);}
 800189a:	4940      	ldr	r1, [pc, #256]	; (800199c <ProcessCommand+0x144>)
 800189c:	68f8      	ldr	r0, [r7, #12]
 800189e:	f7fe fcb7 	bl	8000210 <strcmp>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d103      	bne.n	80018b0 <ProcessCommand+0x58>
 80018a8:	68b8      	ldr	r0, [r7, #8]
 80018aa:	f000 f88d 	bl	80019c8 <RevCommand>
}
 80018ae:	e066      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "lin") == 0) {LinCommand(argument);}
 80018b0:	493b      	ldr	r1, [pc, #236]	; (80019a0 <ProcessCommand+0x148>)
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	f7fe fcac 	bl	8000210 <strcmp>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d103      	bne.n	80018c6 <ProcessCommand+0x6e>
 80018be:	68b8      	ldr	r0, [r7, #8]
 80018c0:	f000 f8ce 	bl	8001a60 <LinCommand>
}
 80018c4:	e05b      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "servo") == 0) {ServoCommand(argument);}
 80018c6:	4937      	ldr	r1, [pc, #220]	; (80019a4 <ProcessCommand+0x14c>)
 80018c8:	68f8      	ldr	r0, [r7, #12]
 80018ca:	f7fe fca1 	bl	8000210 <strcmp>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d103      	bne.n	80018dc <ProcessCommand+0x84>
 80018d4:	68b8      	ldr	r0, [r7, #8]
 80018d6:	f000 f911 	bl	8001afc <ServoCommand>
}
 80018da:	e050      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "sensor") == 0) {SensorCommand();}
 80018dc:	4932      	ldr	r1, [pc, #200]	; (80019a8 <ProcessCommand+0x150>)
 80018de:	68f8      	ldr	r0, [r7, #12]
 80018e0:	f7fe fc96 	bl	8000210 <strcmp>
 80018e4:	4603      	mov	r3, r0
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d102      	bne.n	80018f0 <ProcessCommand+0x98>
 80018ea:	f000 f96b 	bl	8001bc4 <SensorCommand>
}
 80018ee:	e046      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "cali") == 0) {CalibrationCommand();}
 80018f0:	492e      	ldr	r1, [pc, #184]	; (80019ac <ProcessCommand+0x154>)
 80018f2:	68f8      	ldr	r0, [r7, #12]
 80018f4:	f7fe fc8c 	bl	8000210 <strcmp>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d102      	bne.n	8001904 <ProcessCommand+0xac>
 80018fe:	f000 ff07 	bl	8002710 <CalibrationCommand>
}
 8001902:	e03c      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "ini") == 0) {InitializaionCalibrationCommand();}
 8001904:	492a      	ldr	r1, [pc, #168]	; (80019b0 <ProcessCommand+0x158>)
 8001906:	68f8      	ldr	r0, [r7, #12]
 8001908:	f7fe fc82 	bl	8000210 <strcmp>
 800190c:	4603      	mov	r3, r0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d102      	bne.n	8001918 <ProcessCommand+0xc0>
 8001912:	f000 fcad 	bl	8002270 <InitializaionCalibrationCommand>
}
 8001916:	e032      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "setsensor") == 0) {SetSensorCommand();}
 8001918:	4926      	ldr	r1, [pc, #152]	; (80019b4 <ProcessCommand+0x15c>)
 800191a:	68f8      	ldr	r0, [r7, #12]
 800191c:	f7fe fc78 	bl	8000210 <strcmp>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d102      	bne.n	800192c <ProcessCommand+0xd4>
 8001926:	f001 f855 	bl	80029d4 <SetSensorCommand>
}
 800192a:	e028      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "auto") == 0) {AutoCommand();}
 800192c:	4922      	ldr	r1, [pc, #136]	; (80019b8 <ProcessCommand+0x160>)
 800192e:	68f8      	ldr	r0, [r7, #12]
 8001930:	f7fe fc6e 	bl	8000210 <strcmp>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d102      	bne.n	8001940 <ProcessCommand+0xe8>
 800193a:	f000 fa75 	bl	8001e28 <AutoCommand>
}
 800193e:	e01e      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "infer") == 0) {InferenceCommand();}
 8001940:	491e      	ldr	r1, [pc, #120]	; (80019bc <ProcessCommand+0x164>)
 8001942:	68f8      	ldr	r0, [r7, #12]
 8001944:	f7fe fc64 	bl	8000210 <strcmp>
 8001948:	4603      	mov	r3, r0
 800194a:	2b00      	cmp	r3, #0
 800194c:	d102      	bne.n	8001954 <ProcessCommand+0xfc>
 800194e:	f000 fee7 	bl	8002720 <InferenceCommand>
}
 8001952:	e014      	b.n	800197e <ProcessCommand+0x126>
    else if (strcmp((char*)command, "4") == 0) {CalibrationCommand();}
 8001954:	491a      	ldr	r1, [pc, #104]	; (80019c0 <ProcessCommand+0x168>)
 8001956:	68f8      	ldr	r0, [r7, #12]
 8001958:	f7fe fc5a 	bl	8000210 <strcmp>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d102      	bne.n	8001968 <ProcessCommand+0x110>
 8001962:	f000 fed5 	bl	8002710 <CalibrationCommand>
}
 8001966:	e00a      	b.n	800197e <ProcessCommand+0x126>
    else {HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "Please insert correct command\n"), 100);}
 8001968:	4916      	ldr	r1, [pc, #88]	; (80019c4 <ProcessCommand+0x16c>)
 800196a:	480a      	ldr	r0, [pc, #40]	; (8001994 <ProcessCommand+0x13c>)
 800196c:	f010 faf8 	bl	8011f60 <siprintf>
 8001970:	4603      	mov	r3, r0
 8001972:	b29a      	uxth	r2, r3
 8001974:	2364      	movs	r3, #100	; 0x64
 8001976:	4907      	ldr	r1, [pc, #28]	; (8001994 <ProcessCommand+0x13c>)
 8001978:	4807      	ldr	r0, [pc, #28]	; (8001998 <ProcessCommand+0x140>)
 800197a:	f008 fbfd 	bl	800a178 <HAL_UART_Transmit>
}
 800197e:	bf00      	nop
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
 8001986:	bf00      	nop
 8001988:	080171fc 	.word	0x080171fc
 800198c:	08017200 	.word	0x08017200
 8001990:	08017208 	.word	0x08017208
 8001994:	20007b70 	.word	0x20007b70
 8001998:	20007bf4 	.word	0x20007bf4
 800199c:	08017210 	.word	0x08017210
 80019a0:	08017214 	.word	0x08017214
 80019a4:	08017218 	.word	0x08017218
 80019a8:	08017220 	.word	0x08017220
 80019ac:	08017228 	.word	0x08017228
 80019b0:	08017230 	.word	0x08017230
 80019b4:	08017234 	.word	0x08017234
 80019b8:	08017240 	.word	0x08017240
 80019bc:	08017248 	.word	0x08017248
 80019c0:	08017250 	.word	0x08017250
 80019c4:	08017254 	.word	0x08017254

080019c8 <RevCommand>:

void RevCommand(char *arg){
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
    int step_rev_angle;
    if(sscanf(arg, "%d", &step_rev_angle) == 1){
 80019d0:	f107 030c 	add.w	r3, r7, #12
 80019d4:	461a      	mov	r2, r3
 80019d6:	491c      	ldr	r1, [pc, #112]	; (8001a48 <RevCommand+0x80>)
 80019d8:	6878      	ldr	r0, [r7, #4]
 80019da:	f010 fae1 	bl	8011fa0 <siscanf>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d11e      	bne.n	8001a22 <RevCommand+0x5a>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d deg revolution Start \n\r",step_rev_angle), 100);
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	461a      	mov	r2, r3
 80019e8:	4918      	ldr	r1, [pc, #96]	; (8001a4c <RevCommand+0x84>)
 80019ea:	4819      	ldr	r0, [pc, #100]	; (8001a50 <RevCommand+0x88>)
 80019ec:	f010 fab8 	bl	8011f60 <siprintf>
 80019f0:	4603      	mov	r3, r0
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	2364      	movs	r3, #100	; 0x64
 80019f6:	4916      	ldr	r1, [pc, #88]	; (8001a50 <RevCommand+0x88>)
 80019f8:	4816      	ldr	r0, [pc, #88]	; (8001a54 <RevCommand+0x8c>)
 80019fa:	f008 fbbd 	bl	800a178 <HAL_UART_Transmit>
        stepRev(step_rev_angle);
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	4618      	mov	r0, r3
 8001a02:	f001 fa4f 	bl	8002ea4 <stepRev>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d deg revolution End \n\r",step_rev_angle), 100);
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	461a      	mov	r2, r3
 8001a0a:	4913      	ldr	r1, [pc, #76]	; (8001a58 <RevCommand+0x90>)
 8001a0c:	4810      	ldr	r0, [pc, #64]	; (8001a50 <RevCommand+0x88>)
 8001a0e:	f010 faa7 	bl	8011f60 <siprintf>
 8001a12:	4603      	mov	r3, r0
 8001a14:	b29a      	uxth	r2, r3
 8001a16:	2364      	movs	r3, #100	; 0x64
 8001a18:	490d      	ldr	r1, [pc, #52]	; (8001a50 <RevCommand+0x88>)
 8001a1a:	480e      	ldr	r0, [pc, #56]	; (8001a54 <RevCommand+0x8c>)
 8001a1c:	f008 fbac 	bl	800a178 <HAL_UART_Transmit>
 8001a20:	e00a      	b.n	8001a38 <RevCommand+0x70>
    }else{
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
 8001a22:	490e      	ldr	r1, [pc, #56]	; (8001a5c <RevCommand+0x94>)
 8001a24:	480a      	ldr	r0, [pc, #40]	; (8001a50 <RevCommand+0x88>)
 8001a26:	f010 fa9b 	bl	8011f60 <siprintf>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	b29a      	uxth	r2, r3
 8001a2e:	2364      	movs	r3, #100	; 0x64
 8001a30:	4907      	ldr	r1, [pc, #28]	; (8001a50 <RevCommand+0x88>)
 8001a32:	4808      	ldr	r0, [pc, #32]	; (8001a54 <RevCommand+0x8c>)
 8001a34:	f008 fba0 	bl	800a178 <HAL_UART_Transmit>
    }
    HAL_Delay(1000); // Delay for 1 second
 8001a38:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a3c:	f001 ffd6 	bl	80039ec <HAL_Delay>
}
 8001a40:	bf00      	nop
 8001a42:	3710      	adds	r7, #16
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	08017274 	.word	0x08017274
 8001a4c:	08017278 	.word	0x08017278
 8001a50:	20007b70 	.word	0x20007b70
 8001a54:	20007bf4 	.word	0x20007bf4
 8001a58:	08017294 	.word	0x08017294
 8001a5c:	080172b0 	.word	0x080172b0

08001a60 <LinCommand>:

void LinCommand(char *arg){
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b084      	sub	sp, #16
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
    int step_lin_dist = 0;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	60fb      	str	r3, [r7, #12]
    if (sscanf(arg, "%d", &step_lin_dist) == 1) {
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	461a      	mov	r2, r3
 8001a72:	491c      	ldr	r1, [pc, #112]	; (8001ae4 <LinCommand+0x84>)
 8001a74:	6878      	ldr	r0, [r7, #4]
 8001a76:	f010 fa93 	bl	8011fa0 <siscanf>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d11e      	bne.n	8001abe <LinCommand+0x5e>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d mm lin Still moving \n\r",step_lin_dist), 100);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	461a      	mov	r2, r3
 8001a84:	4918      	ldr	r1, [pc, #96]	; (8001ae8 <LinCommand+0x88>)
 8001a86:	4819      	ldr	r0, [pc, #100]	; (8001aec <LinCommand+0x8c>)
 8001a88:	f010 fa6a 	bl	8011f60 <siprintf>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	b29a      	uxth	r2, r3
 8001a90:	2364      	movs	r3, #100	; 0x64
 8001a92:	4916      	ldr	r1, [pc, #88]	; (8001aec <LinCommand+0x8c>)
 8001a94:	4816      	ldr	r0, [pc, #88]	; (8001af0 <LinCommand+0x90>)
 8001a96:	f008 fb6f 	bl	800a178 <HAL_UART_Transmit>
        stepLin(step_lin_dist);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f001 fa6b 	bl	8002f78 <stepLin>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d mm lin End\n\r", step_lin_dist), 100);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	4913      	ldr	r1, [pc, #76]	; (8001af4 <LinCommand+0x94>)
 8001aa8:	4810      	ldr	r0, [pc, #64]	; (8001aec <LinCommand+0x8c>)
 8001aaa:	f010 fa59 	bl	8011f60 <siprintf>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	b29a      	uxth	r2, r3
 8001ab2:	2364      	movs	r3, #100	; 0x64
 8001ab4:	490d      	ldr	r1, [pc, #52]	; (8001aec <LinCommand+0x8c>)
 8001ab6:	480e      	ldr	r0, [pc, #56]	; (8001af0 <LinCommand+0x90>)
 8001ab8:	f008 fb5e 	bl	800a178 <HAL_UART_Transmit>
 8001abc:	e00a      	b.n	8001ad4 <LinCommand+0x74>
    } else {
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
 8001abe:	490e      	ldr	r1, [pc, #56]	; (8001af8 <LinCommand+0x98>)
 8001ac0:	480a      	ldr	r0, [pc, #40]	; (8001aec <LinCommand+0x8c>)
 8001ac2:	f010 fa4d 	bl	8011f60 <siprintf>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	b29a      	uxth	r2, r3
 8001aca:	2364      	movs	r3, #100	; 0x64
 8001acc:	4907      	ldr	r1, [pc, #28]	; (8001aec <LinCommand+0x8c>)
 8001ace:	4808      	ldr	r0, [pc, #32]	; (8001af0 <LinCommand+0x90>)
 8001ad0:	f008 fb52 	bl	800a178 <HAL_UART_Transmit>
    }
    HAL_Delay(1000); // Delay for 1 second
 8001ad4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ad8:	f001 ff88 	bl	80039ec <HAL_Delay>
}
 8001adc:	bf00      	nop
 8001ade:	3710      	adds	r7, #16
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	08017274 	.word	0x08017274
 8001ae8:	080172c0 	.word	0x080172c0
 8001aec:	20007b70 	.word	0x20007b70
 8001af0:	20007bf4 	.word	0x20007bf4
 8001af4:	080172dc 	.word	0x080172dc
 8001af8:	080172b0 	.word	0x080172b0

08001afc <ServoCommand>:

void ServoCommand(char *arg){
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b084      	sub	sp, #16
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
    float servo_angle_val = 0;
 8001b04:	f04f 0300 	mov.w	r3, #0
 8001b08:	60fb      	str	r3, [r7, #12]
    if(sscanf(arg, "%f", &servo_angle_val) == 1) {
 8001b0a:	f107 030c 	add.w	r3, r7, #12
 8001b0e:	461a      	mov	r2, r3
 8001b10:	4925      	ldr	r1, [pc, #148]	; (8001ba8 <ServoCommand+0xac>)
 8001b12:	6878      	ldr	r0, [r7, #4]
 8001b14:	f010 fa44 	bl	8011fa0 <siscanf>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d135      	bne.n	8001b8a <ServoCommand+0x8e>
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f servo Still moving \n\r", servo_angle_val), 100);
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	4618      	mov	r0, r3
 8001b22:	f7fe fd41 	bl	80005a8 <__aeabi_f2d>
 8001b26:	4602      	mov	r2, r0
 8001b28:	460b      	mov	r3, r1
 8001b2a:	4920      	ldr	r1, [pc, #128]	; (8001bac <ServoCommand+0xb0>)
 8001b2c:	4820      	ldr	r0, [pc, #128]	; (8001bb0 <ServoCommand+0xb4>)
 8001b2e:	f010 fa17 	bl	8011f60 <siprintf>
 8001b32:	4603      	mov	r3, r0
 8001b34:	b29a      	uxth	r2, r3
 8001b36:	2364      	movs	r3, #100	; 0x64
 8001b38:	491d      	ldr	r1, [pc, #116]	; (8001bb0 <ServoCommand+0xb4>)
 8001b3a:	481e      	ldr	r0, [pc, #120]	; (8001bb4 <ServoCommand+0xb8>)
 8001b3c:	f008 fb1c 	bl	800a178 <HAL_UART_Transmit>
    	servo_angle(&htim2, TIM_CHANNEL_1, servo_angle_val);
 8001b40:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b48:	ee17 2a90 	vmov	r2, s15
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	481a      	ldr	r0, [pc, #104]	; (8001bb8 <ServoCommand+0xbc>)
 8001b50:	f001 faac 	bl	80030ac <servo_angle>
    	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f servo End \n\r", servo_angle_val), 100);
 8001b54:	68fb      	ldr	r3, [r7, #12]
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7fe fd26 	bl	80005a8 <__aeabi_f2d>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4916      	ldr	r1, [pc, #88]	; (8001bbc <ServoCommand+0xc0>)
 8001b62:	4813      	ldr	r0, [pc, #76]	; (8001bb0 <ServoCommand+0xb4>)
 8001b64:	f010 f9fc 	bl	8011f60 <siprintf>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	2364      	movs	r3, #100	; 0x64
 8001b6e:	4910      	ldr	r1, [pc, #64]	; (8001bb0 <ServoCommand+0xb4>)
 8001b70:	4810      	ldr	r0, [pc, #64]	; (8001bb4 <ServoCommand+0xb8>)
 8001b72:	f008 fb01 	bl	800a178 <HAL_UART_Transmit>
        HAL_Delay(2000); // Delay for 2 seconds
 8001b76:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001b7a:	f001 ff37 	bl	80039ec <HAL_Delay>
        servo_angle(&htim2, TIM_CHANNEL_1, 0); // return to servo origin
 8001b7e:	2200      	movs	r2, #0
 8001b80:	2100      	movs	r1, #0
 8001b82:	480d      	ldr	r0, [pc, #52]	; (8001bb8 <ServoCommand+0xbc>)
 8001b84:	f001 fa92 	bl	80030ac <servo_angle>
    }else{
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
    }
}
 8001b88:	e00a      	b.n	8001ba0 <ServoCommand+0xa4>
        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "invalid data\r\n"), 100);
 8001b8a:	490d      	ldr	r1, [pc, #52]	; (8001bc0 <ServoCommand+0xc4>)
 8001b8c:	4808      	ldr	r0, [pc, #32]	; (8001bb0 <ServoCommand+0xb4>)
 8001b8e:	f010 f9e7 	bl	8011f60 <siprintf>
 8001b92:	4603      	mov	r3, r0
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	2364      	movs	r3, #100	; 0x64
 8001b98:	4905      	ldr	r1, [pc, #20]	; (8001bb0 <ServoCommand+0xb4>)
 8001b9a:	4806      	ldr	r0, [pc, #24]	; (8001bb4 <ServoCommand+0xb8>)
 8001b9c:	f008 faec 	bl	800a178 <HAL_UART_Transmit>
}
 8001ba0:	bf00      	nop
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	080172ec 	.word	0x080172ec
 8001bac:	080172f0 	.word	0x080172f0
 8001bb0:	20007b70 	.word	0x20007b70
 8001bb4:	20007bf4 	.word	0x20007bf4
 8001bb8:	20007ad8 	.word	0x20007ad8
 8001bbc:	0801730c 	.word	0x0801730c
 8001bc0:	080172b0 	.word	0x080172b0

08001bc4 <SensorCommand>:

void SensorCommand(){
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b088      	sub	sp, #32
 8001bc8:	af00      	add	r7, sp, #0

	ResetAllDevices();
 8001bca:	f001 fe09 	bl	80037e0 <ResetAllDevices>
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "sensor test\r\n"), 100);
 8001bce:	4983      	ldr	r1, [pc, #524]	; (8001ddc <SensorCommand+0x218>)
 8001bd0:	4883      	ldr	r0, [pc, #524]	; (8001de0 <SensorCommand+0x21c>)
 8001bd2:	f010 f9c5 	bl	8011f60 <siprintf>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	b29a      	uxth	r2, r3
 8001bda:	2364      	movs	r3, #100	; 0x64
 8001bdc:	4980      	ldr	r1, [pc, #512]	; (8001de0 <SensorCommand+0x21c>)
 8001bde:	4881      	ldr	r0, [pc, #516]	; (8001de4 <SensorCommand+0x220>)
 8001be0:	f008 faca 	bl	800a178 <HAL_UART_Transmit>
    uint32_t startTime, endTime, diffTime;
    for(int count =0; count < NUM_READINGS; count++){
 8001be4:	2300      	movs	r3, #0
 8001be6:	61fb      	str	r3, [r7, #28]
 8001be8:	e0eb      	b.n	8001dc2 <SensorCommand+0x1fe>
    	uint8_t sensorCount = 0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	76fb      	strb	r3, [r7, #27]
    	startTime = HAL_GetTick();
 8001bee:	f001 fef1 	bl	80039d4 <HAL_GetTick>
 8001bf2:	6138      	str	r0, [r7, #16]
		for (int i = 0; i < NUM_SENSOR; i++) {
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	617b      	str	r3, [r7, #20]
 8001bf8:	e09d      	b.n	8001d36 <SensorCommand+0x172>
			uint8_t q = i / 12;
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	4a7a      	ldr	r2, [pc, #488]	; (8001de8 <SensorCommand+0x224>)
 8001bfe:	fb82 1203 	smull	r1, r2, r2, r3
 8001c02:	1052      	asrs	r2, r2, #1
 8001c04:	17db      	asrs	r3, r3, #31
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	71fb      	strb	r3, [r7, #7]
			uint8_t r = i % 12;
 8001c0a:	697a      	ldr	r2, [r7, #20]
 8001c0c:	4b76      	ldr	r3, [pc, #472]	; (8001de8 <SensorCommand+0x224>)
 8001c0e:	fb83 1302 	smull	r1, r3, r3, r2
 8001c12:	1059      	asrs	r1, r3, #1
 8001c14:	17d3      	asrs	r3, r2, #31
 8001c16:	1ac9      	subs	r1, r1, r3
 8001c18:	460b      	mov	r3, r1
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	440b      	add	r3, r1
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	1ad1      	subs	r1, r2, r3
 8001c22:	460b      	mov	r3, r1
 8001c24:	71bb      	strb	r3, [r7, #6]
			uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	b2db      	uxtb	r3, r3
 8001c2c:	79ba      	ldrb	r2, [r7, #6]
 8001c2e:	2a07      	cmp	r2, #7
 8001c30:	bf8c      	ite	hi
 8001c32:	2201      	movhi	r2, #1
 8001c34:	2200      	movls	r2, #0
 8001c36:	b2d2      	uxtb	r2, r2
 8001c38:	4413      	add	r3, r2
 8001c3a:	717b      	strb	r3, [r7, #5]
			uint8_t channel = (r >= 8) ? r - 8 : r;
 8001c3c:	79bb      	ldrb	r3, [r7, #6]
 8001c3e:	2b07      	cmp	r3, #7
 8001c40:	d903      	bls.n	8001c4a <SensorCommand+0x86>
 8001c42:	79bb      	ldrb	r3, [r7, #6]
 8001c44:	3b08      	subs	r3, #8
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	e000      	b.n	8001c4c <SensorCommand+0x88>
 8001c4a:	79bb      	ldrb	r3, [r7, #6]
 8001c4c:	713b      	strb	r3, [r7, #4]
			ResetDevicesExcept(active_device);
 8001c4e:	797b      	ldrb	r3, [r7, #5]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f001 fdf1 	bl	8003838 <ResetDevicesExcept>
			setActiveTcaChannel(active_device, channel);
 8001c56:	793a      	ldrb	r2, [r7, #4]
 8001c58:	797b      	ldrb	r3, [r7, #5]
 8001c5a:	4611      	mov	r1, r2
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f001 fe1d 	bl	800389c <setActiveTcaChannel>
			Dev = &vl53l0x_s[i];
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001c68:	fb02 f303 	mul.w	r3, r2, r3
 8001c6c:	4a5f      	ldr	r2, [pc, #380]	; (8001dec <SensorCommand+0x228>)
 8001c6e:	4413      	add	r3, r2
 8001c70:	4a5f      	ldr	r2, [pc, #380]	; (8001df0 <SensorCommand+0x22c>)
 8001c72:	6013      	str	r3, [r2, #0]
			VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 8001c74:	4b5e      	ldr	r3, [pc, #376]	; (8001df0 <SensorCommand+0x22c>)
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	495e      	ldr	r1, [pc, #376]	; (8001df4 <SensorCommand+0x230>)
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f00b f990 	bl	800cfa0 <VL53L0X_PerformContinuousRangingMeasurement>
			if (RangingData.RangeStatus == 0) {
 8001c80:	4b5c      	ldr	r3, [pc, #368]	; (8001df4 <SensorCommand+0x230>)
 8001c82:	7e1b      	ldrb	r3, [r3, #24]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d144      	bne.n	8001d12 <SensorCommand+0x14e>
			  if (RangingData.RangeMilliMeter < 80) {
 8001c88:	4b5a      	ldr	r3, [pc, #360]	; (8001df4 <SensorCommand+0x230>)
 8001c8a:	891b      	ldrh	r3, [r3, #8]
 8001c8c:	2b4f      	cmp	r3, #79	; 0x4f
 8001c8e:	d84f      	bhi.n	8001d30 <SensorCommand+0x16c>
				  float filteredValue = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter);
 8001c90:	697a      	ldr	r2, [r7, #20]
 8001c92:	4613      	mov	r3, r2
 8001c94:	009b      	lsls	r3, r3, #2
 8001c96:	4413      	add	r3, r2
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4a57      	ldr	r2, [pc, #348]	; (8001df8 <SensorCommand+0x234>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	4a55      	ldr	r2, [pc, #340]	; (8001df4 <SensorCommand+0x230>)
 8001ca0:	8912      	ldrh	r2, [r2, #8]
 8001ca2:	ee07 2a90 	vmov	s15, r2
 8001ca6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001caa:	eeb0 0a67 	vmov.f32	s0, s15
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff fd82 	bl	80017b8 <Kalman_Estimate>
 8001cb4:	ed87 0a00 	vstr	s0, [r7]
				  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.1f ", filteredValue), 500);
 8001cb8:	6838      	ldr	r0, [r7, #0]
 8001cba:	f7fe fc75 	bl	80005a8 <__aeabi_f2d>
 8001cbe:	4602      	mov	r2, r0
 8001cc0:	460b      	mov	r3, r1
 8001cc2:	494e      	ldr	r1, [pc, #312]	; (8001dfc <SensorCommand+0x238>)
 8001cc4:	4846      	ldr	r0, [pc, #280]	; (8001de0 <SensorCommand+0x21c>)
 8001cc6:	f010 f94b 	bl	8011f60 <siprintf>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	b29a      	uxth	r2, r3
 8001cce:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001cd2:	4943      	ldr	r1, [pc, #268]	; (8001de0 <SensorCommand+0x21c>)
 8001cd4:	4843      	ldr	r0, [pc, #268]	; (8001de4 <SensorCommand+0x220>)
 8001cd6:	f008 fa4f 	bl	800a178 <HAL_UART_Transmit>
				  sensorValues[i][readingCount[i]] = filteredValue;
 8001cda:	4a49      	ldr	r2, [pc, #292]	; (8001e00 <SensorCommand+0x23c>)
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ce2:	4948      	ldr	r1, [pc, #288]	; (8001e04 <SensorCommand+0x240>)
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001cea:	fb00 f202 	mul.w	r2, r0, r2
 8001cee:	4413      	add	r3, r2
 8001cf0:	009b      	lsls	r3, r3, #2
 8001cf2:	440b      	add	r3, r1
 8001cf4:	683a      	ldr	r2, [r7, #0]
 8001cf6:	601a      	str	r2, [r3, #0]
				  readingCount[i]++;
 8001cf8:	4a41      	ldr	r2, [pc, #260]	; (8001e00 <SensorCommand+0x23c>)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d00:	1c5a      	adds	r2, r3, #1
 8001d02:	493f      	ldr	r1, [pc, #252]	; (8001e00 <SensorCommand+0x23c>)
 8001d04:	697b      	ldr	r3, [r7, #20]
 8001d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				  sensorCount++;
 8001d0a:	7efb      	ldrb	r3, [r7, #27]
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	76fb      	strb	r3, [r7, #27]
 8001d10:	e00e      	b.n	8001d30 <SensorCommand+0x16c>
			  }
			}else{
				  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d ", RangingData.RangeStatus), 500);
 8001d12:	4b38      	ldr	r3, [pc, #224]	; (8001df4 <SensorCommand+0x230>)
 8001d14:	7e1b      	ldrb	r3, [r3, #24]
 8001d16:	461a      	mov	r2, r3
 8001d18:	493b      	ldr	r1, [pc, #236]	; (8001e08 <SensorCommand+0x244>)
 8001d1a:	4831      	ldr	r0, [pc, #196]	; (8001de0 <SensorCommand+0x21c>)
 8001d1c:	f010 f920 	bl	8011f60 <siprintf>
 8001d20:	4603      	mov	r3, r0
 8001d22:	b29a      	uxth	r2, r3
 8001d24:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001d28:	492d      	ldr	r1, [pc, #180]	; (8001de0 <SensorCommand+0x21c>)
 8001d2a:	482e      	ldr	r0, [pc, #184]	; (8001de4 <SensorCommand+0x220>)
 8001d2c:	f008 fa24 	bl	800a178 <HAL_UART_Transmit>
		for (int i = 0; i < NUM_SENSOR; i++) {
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	3301      	adds	r3, #1
 8001d34:	617b      	str	r3, [r7, #20]
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	2b17      	cmp	r3, #23
 8001d3a:	f77f af5e 	ble.w	8001bfa <SensorCommand+0x36>
				  // 1 : Sigma Fail | 2 : Signal Fail | 3 : Min Range Fail | 4 : Phase Fail | 5 : Hardware Fail | 255 : No update
			  }
		}
		endTime = HAL_GetTick();
 8001d3e:	f001 fe49 	bl	80039d4 <HAL_GetTick>
 8001d42:	60f8      	str	r0, [r7, #12]
		diffTime = endTime - startTime;
 8001d44:	68fa      	ldr	r2, [r7, #12]
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	60bb      	str	r3, [r7, #8]
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu ms ", diffTime), 100);
 8001d4c:	68ba      	ldr	r2, [r7, #8]
 8001d4e:	492f      	ldr	r1, [pc, #188]	; (8001e0c <SensorCommand+0x248>)
 8001d50:	4823      	ldr	r0, [pc, #140]	; (8001de0 <SensorCommand+0x21c>)
 8001d52:	f010 f905 	bl	8011f60 <siprintf>
 8001d56:	4603      	mov	r3, r0
 8001d58:	b29a      	uxth	r2, r3
 8001d5a:	2364      	movs	r3, #100	; 0x64
 8001d5c:	4920      	ldr	r1, [pc, #128]	; (8001de0 <SensorCommand+0x21c>)
 8001d5e:	4821      	ldr	r0, [pc, #132]	; (8001de4 <SensorCommand+0x220>)
 8001d60:	f008 fa0a 	bl	800a178 <HAL_UART_Transmit>

		Hx711Data = Read_HX711();
 8001d64:	f7ff fbd6 	bl	8001514 <Read_HX711>
 8001d68:	ee07 0a90 	vmov	s15, r0
 8001d6c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001d70:	4b27      	ldr	r3, [pc, #156]	; (8001e10 <SensorCommand+0x24c>)
 8001d72:	edc3 7a00 	vstr	s15, [r3]
		UART_SendWeight_g(Hx711Data,-1/1600.00f,10002); // Send the weight data over UART
 8001d76:	4b26      	ldr	r3, [pc, #152]	; (8001e10 <SensorCommand+0x24c>)
 8001d78:	edd3 7a00 	vldr	s15, [r3]
 8001d7c:	ed9f 1a25 	vldr	s2, [pc, #148]	; 8001e14 <SensorCommand+0x250>
 8001d80:	eddf 0a25 	vldr	s1, [pc, #148]	; 8001e18 <SensorCommand+0x254>
 8001d84:	eeb0 0a67 	vmov.f32	s0, s15
 8001d88:	f7ff fc12 	bl	80015b0 <UART_SendWeight_g>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, " %d", sensorCount), 100);
 8001d8c:	7efb      	ldrb	r3, [r7, #27]
 8001d8e:	461a      	mov	r2, r3
 8001d90:	4922      	ldr	r1, [pc, #136]	; (8001e1c <SensorCommand+0x258>)
 8001d92:	4813      	ldr	r0, [pc, #76]	; (8001de0 <SensorCommand+0x21c>)
 8001d94:	f010 f8e4 	bl	8011f60 <siprintf>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	b29a      	uxth	r2, r3
 8001d9c:	2364      	movs	r3, #100	; 0x64
 8001d9e:	4910      	ldr	r1, [pc, #64]	; (8001de0 <SensorCommand+0x21c>)
 8001da0:	4810      	ldr	r0, [pc, #64]	; (8001de4 <SensorCommand+0x220>)
 8001da2:	f008 f9e9 	bl	800a178 <HAL_UART_Transmit>
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 100);
 8001da6:	491e      	ldr	r1, [pc, #120]	; (8001e20 <SensorCommand+0x25c>)
 8001da8:	480d      	ldr	r0, [pc, #52]	; (8001de0 <SensorCommand+0x21c>)
 8001daa:	f010 f8d9 	bl	8011f60 <siprintf>
 8001dae:	4603      	mov	r3, r0
 8001db0:	b29a      	uxth	r2, r3
 8001db2:	2364      	movs	r3, #100	; 0x64
 8001db4:	490a      	ldr	r1, [pc, #40]	; (8001de0 <SensorCommand+0x21c>)
 8001db6:	480b      	ldr	r0, [pc, #44]	; (8001de4 <SensorCommand+0x220>)
 8001db8:	f008 f9de 	bl	800a178 <HAL_UART_Transmit>
    for(int count =0; count < NUM_READINGS; count++){
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	3301      	adds	r3, #1
 8001dc0:	61fb      	str	r3, [r7, #28]
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001dc8:	f6ff af0f 	blt.w	8001bea <SensorCommand+0x26>

    }
    TransmitStats();
 8001dcc:	f7ff fa28 	bl	8001220 <TransmitStats>
    ResetSensorData();
 8001dd0:	f7ff fa72 	bl	80012b8 <ResetSensorData>
}
 8001dd4:	bf00      	nop
 8001dd6:	3720      	adds	r7, #32
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}
 8001ddc:	08017320 	.word	0x08017320
 8001de0:	20007b70 	.word	0x20007b70
 8001de4:	20007bf4 	.word	0x20007bf4
 8001de8:	2aaaaaab 	.word	0x2aaaaaab
 8001dec:	20007d40 	.word	0x20007d40
 8001df0:	2000a2c0 	.word	0x2000a2c0
 8001df4:	20007d24 	.word	0x20007d24
 8001df8:	200078f4 	.word	0x200078f4
 8001dfc:	08017330 	.word	0x08017330
 8001e00:	20007818 	.word	0x20007818
 8001e04:	200006d8 	.word	0x200006d8
 8001e08:	08017338 	.word	0x08017338
 8001e0c:	0801733c 	.word	0x0801733c
 8001e10:	2000789c 	.word	0x2000789c
 8001e14:	461c4800 	.word	0x461c4800
 8001e18:	ba23d70a 	.word	0xba23d70a
 8001e1c:	08017344 	.word	0x08017344
 8001e20:	08017348 	.word	0x08017348
 8001e24:	00000000 	.word	0x00000000

08001e28 <AutoCommand>:

void AutoCommand(){
 8001e28:	b5b0      	push	{r4, r5, r7, lr}
 8001e2a:	b08e      	sub	sp, #56	; 0x38
 8001e2c:	af02      	add	r7, sp, #8
    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "Auto Command \r\n"), 100);
 8001e2e:	49a6      	ldr	r1, [pc, #664]	; (80020c8 <AutoCommand+0x2a0>)
 8001e30:	48a6      	ldr	r0, [pc, #664]	; (80020cc <AutoCommand+0x2a4>)
 8001e32:	f010 f895 	bl	8011f60 <siprintf>
 8001e36:	4603      	mov	r3, r0
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	2364      	movs	r3, #100	; 0x64
 8001e3c:	49a3      	ldr	r1, [pc, #652]	; (80020cc <AutoCommand+0x2a4>)
 8001e3e:	48a4      	ldr	r0, [pc, #656]	; (80020d0 <AutoCommand+0x2a8>)
 8001e40:	f008 f99a 	bl	800a178 <HAL_UART_Transmit>
	ResetAllDevices();
 8001e44:	f001 fccc 	bl	80037e0 <ResetAllDevices>
    for(int count =0; count < 100; count++){
 8001e48:	2300      	movs	r3, #0
 8001e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e4c:	e097      	b.n	8001f7e <AutoCommand+0x156>
		for (int i = 0; i < NUM_SENSOR; i++) {
 8001e4e:	2300      	movs	r3, #0
 8001e50:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e52:	e082      	b.n	8001f5a <AutoCommand+0x132>
			uint8_t q = i / 12;
 8001e54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e56:	4a9f      	ldr	r2, [pc, #636]	; (80020d4 <AutoCommand+0x2ac>)
 8001e58:	fb82 1203 	smull	r1, r2, r2, r3
 8001e5c:	1052      	asrs	r2, r2, #1
 8001e5e:	17db      	asrs	r3, r3, #31
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	71fb      	strb	r3, [r7, #7]
			uint8_t r = i % 12;
 8001e64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001e66:	4b9b      	ldr	r3, [pc, #620]	; (80020d4 <AutoCommand+0x2ac>)
 8001e68:	fb83 1302 	smull	r1, r3, r3, r2
 8001e6c:	1059      	asrs	r1, r3, #1
 8001e6e:	17d3      	asrs	r3, r2, #31
 8001e70:	1ac9      	subs	r1, r1, r3
 8001e72:	460b      	mov	r3, r1
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	440b      	add	r3, r1
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	1ad1      	subs	r1, r2, r3
 8001e7c:	460b      	mov	r3, r1
 8001e7e:	71bb      	strb	r3, [r7, #6]
			uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	005b      	lsls	r3, r3, #1
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	79ba      	ldrb	r2, [r7, #6]
 8001e88:	2a07      	cmp	r2, #7
 8001e8a:	bf8c      	ite	hi
 8001e8c:	2201      	movhi	r2, #1
 8001e8e:	2200      	movls	r2, #0
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	4413      	add	r3, r2
 8001e94:	717b      	strb	r3, [r7, #5]
			uint8_t channel = (r >= 8) ? r - 8 : r;
 8001e96:	79bb      	ldrb	r3, [r7, #6]
 8001e98:	2b07      	cmp	r3, #7
 8001e9a:	d903      	bls.n	8001ea4 <AutoCommand+0x7c>
 8001e9c:	79bb      	ldrb	r3, [r7, #6]
 8001e9e:	3b08      	subs	r3, #8
 8001ea0:	b2db      	uxtb	r3, r3
 8001ea2:	e000      	b.n	8001ea6 <AutoCommand+0x7e>
 8001ea4:	79bb      	ldrb	r3, [r7, #6]
 8001ea6:	713b      	strb	r3, [r7, #4]
			ResetDevicesExcept(active_device);
 8001ea8:	797b      	ldrb	r3, [r7, #5]
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f001 fcc4 	bl	8003838 <ResetDevicesExcept>
			setActiveTcaChannel(active_device, channel);
 8001eb0:	793a      	ldrb	r2, [r7, #4]
 8001eb2:	797b      	ldrb	r3, [r7, #5]
 8001eb4:	4611      	mov	r1, r2
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f001 fcf0 	bl	800389c <setActiveTcaChannel>
			Dev = &vl53l0x_s[i];
 8001ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ebe:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001ec2:	fb02 f303 	mul.w	r3, r2, r3
 8001ec6:	4a84      	ldr	r2, [pc, #528]	; (80020d8 <AutoCommand+0x2b0>)
 8001ec8:	4413      	add	r3, r2
 8001eca:	4a84      	ldr	r2, [pc, #528]	; (80020dc <AutoCommand+0x2b4>)
 8001ecc:	6013      	str	r3, [r2, #0]
			VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 8001ece:	4b83      	ldr	r3, [pc, #524]	; (80020dc <AutoCommand+0x2b4>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4983      	ldr	r1, [pc, #524]	; (80020e0 <AutoCommand+0x2b8>)
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f00b f863 	bl	800cfa0 <VL53L0X_PerformContinuousRangingMeasurement>
			if (RangingData.RangeStatus == 0) {
 8001eda:	4b81      	ldr	r3, [pc, #516]	; (80020e0 <AutoCommand+0x2b8>)
 8001edc:	7e1b      	ldrb	r3, [r3, #24]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d129      	bne.n	8001f36 <AutoCommand+0x10e>
			  if (RangingData.RangeMilliMeter < 80) {
 8001ee2:	4b7f      	ldr	r3, [pc, #508]	; (80020e0 <AutoCommand+0x2b8>)
 8001ee4:	891b      	ldrh	r3, [r3, #8]
 8001ee6:	2b4f      	cmp	r3, #79	; 0x4f
 8001ee8:	d834      	bhi.n	8001f54 <AutoCommand+0x12c>
				  float filteredValue = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter);
 8001eea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001eec:	4613      	mov	r3, r2
 8001eee:	009b      	lsls	r3, r3, #2
 8001ef0:	4413      	add	r3, r2
 8001ef2:	009b      	lsls	r3, r3, #2
 8001ef4:	4a7b      	ldr	r2, [pc, #492]	; (80020e4 <AutoCommand+0x2bc>)
 8001ef6:	4413      	add	r3, r2
 8001ef8:	4a79      	ldr	r2, [pc, #484]	; (80020e0 <AutoCommand+0x2b8>)
 8001efa:	8912      	ldrh	r2, [r2, #8]
 8001efc:	ee07 2a90 	vmov	s15, r2
 8001f00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001f04:	eeb0 0a67 	vmov.f32	s0, s15
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7ff fc55 	bl	80017b8 <Kalman_Estimate>
 8001f0e:	ed87 0a00 	vstr	s0, [r7]
				  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.1f ", filteredValue), 500);
 8001f12:	6838      	ldr	r0, [r7, #0]
 8001f14:	f7fe fb48 	bl	80005a8 <__aeabi_f2d>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4972      	ldr	r1, [pc, #456]	; (80020e8 <AutoCommand+0x2c0>)
 8001f1e:	486b      	ldr	r0, [pc, #428]	; (80020cc <AutoCommand+0x2a4>)
 8001f20:	f010 f81e 	bl	8011f60 <siprintf>
 8001f24:	4603      	mov	r3, r0
 8001f26:	b29a      	uxth	r2, r3
 8001f28:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f2c:	4967      	ldr	r1, [pc, #412]	; (80020cc <AutoCommand+0x2a4>)
 8001f2e:	4868      	ldr	r0, [pc, #416]	; (80020d0 <AutoCommand+0x2a8>)
 8001f30:	f008 f922 	bl	800a178 <HAL_UART_Transmit>
 8001f34:	e00e      	b.n	8001f54 <AutoCommand+0x12c>
			  }
			}else{
				  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d ", RangingData.RangeStatus), 500);
 8001f36:	4b6a      	ldr	r3, [pc, #424]	; (80020e0 <AutoCommand+0x2b8>)
 8001f38:	7e1b      	ldrb	r3, [r3, #24]
 8001f3a:	461a      	mov	r2, r3
 8001f3c:	496b      	ldr	r1, [pc, #428]	; (80020ec <AutoCommand+0x2c4>)
 8001f3e:	4863      	ldr	r0, [pc, #396]	; (80020cc <AutoCommand+0x2a4>)
 8001f40:	f010 f80e 	bl	8011f60 <siprintf>
 8001f44:	4603      	mov	r3, r0
 8001f46:	b29a      	uxth	r2, r3
 8001f48:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001f4c:	495f      	ldr	r1, [pc, #380]	; (80020cc <AutoCommand+0x2a4>)
 8001f4e:	4860      	ldr	r0, [pc, #384]	; (80020d0 <AutoCommand+0x2a8>)
 8001f50:	f008 f912 	bl	800a178 <HAL_UART_Transmit>
		for (int i = 0; i < NUM_SENSOR; i++) {
 8001f54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f56:	3301      	adds	r3, #1
 8001f58:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f5c:	2b17      	cmp	r3, #23
 8001f5e:	f77f af79 	ble.w	8001e54 <AutoCommand+0x2c>
				  // 1 : Sigma Fail | 2 : Signal Fail | 3 : Min Range Fail | 4 : Phase Fail | 5 : Hardware Fail | 255 : No update
			  }
		}
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 100);
 8001f62:	4963      	ldr	r1, [pc, #396]	; (80020f0 <AutoCommand+0x2c8>)
 8001f64:	4859      	ldr	r0, [pc, #356]	; (80020cc <AutoCommand+0x2a4>)
 8001f66:	f00f fffb 	bl	8011f60 <siprintf>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	b29a      	uxth	r2, r3
 8001f6e:	2364      	movs	r3, #100	; 0x64
 8001f70:	4956      	ldr	r1, [pc, #344]	; (80020cc <AutoCommand+0x2a4>)
 8001f72:	4857      	ldr	r0, [pc, #348]	; (80020d0 <AutoCommand+0x2a8>)
 8001f74:	f008 f900 	bl	800a178 <HAL_UART_Transmit>
    for(int count =0; count < 100; count++){
 8001f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f7a:	3301      	adds	r3, #1
 8001f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f7e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f80:	2b63      	cmp	r3, #99	; 0x63
 8001f82:	f77f af64 	ble.w	8001e4e <AutoCommand+0x26>
    }

	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "autoMode\r\n"), 100);
 8001f86:	495b      	ldr	r1, [pc, #364]	; (80020f4 <AutoCommand+0x2cc>)
 8001f88:	4850      	ldr	r0, [pc, #320]	; (80020cc <AutoCommand+0x2a4>)
 8001f8a:	f00f ffe9 	bl	8011f60 <siprintf>
 8001f8e:	4603      	mov	r3, r0
 8001f90:	b29a      	uxth	r2, r3
 8001f92:	2364      	movs	r3, #100	; 0x64
 8001f94:	494d      	ldr	r1, [pc, #308]	; (80020cc <AutoCommand+0x2a4>)
 8001f96:	484e      	ldr	r0, [pc, #312]	; (80020d0 <AutoCommand+0x2a8>)
 8001f98:	f008 f8ee 	bl	800a178 <HAL_UART_Transmit>
	ResetAllDevices();
 8001f9c:	f001 fc20 	bl	80037e0 <ResetAllDevices>

	float forceSensorZeroPoint = 0.0f;
 8001fa0:	f04f 0300 	mov.w	r3, #0
 8001fa4:	627b      	str	r3, [r7, #36]	; 0x24

	servo_angle(&htim2, TIM_CHANNEL_1, 1); // poking
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	2100      	movs	r1, #0
 8001faa:	4853      	ldr	r0, [pc, #332]	; (80020f8 <AutoCommand+0x2d0>)
 8001fac:	f001 f87e 	bl	80030ac <servo_angle>
  	 for(int lin = 0; lin < 16; lin ++){
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	623b      	str	r3, [r7, #32]
 8001fb4:	e13a      	b.n	800222c <AutoCommand+0x404>
		 for(int rev = 0; rev < 18; rev++){
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61fb      	str	r3, [r7, #28]
 8001fba:	e125      	b.n	8002208 <AutoCommand+0x3e0>
			 for(int r = 0; r < 8; r++){
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	61bb      	str	r3, [r7, #24]
 8001fc0:	e118      	b.n	80021f4 <AutoCommand+0x3cc>
				 servo_angle(&htim2, TIM_CHANNEL_1, r+2); // poking
 8001fc2:	69bb      	ldr	r3, [r7, #24]
 8001fc4:	3302      	adds	r3, #2
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	2100      	movs	r1, #0
 8001fca:	484b      	ldr	r0, [pc, #300]	; (80020f8 <AutoCommand+0x2d0>)
 8001fcc:	f001 f86e 	bl	80030ac <servo_angle>
				 HAL_Delay(500);
 8001fd0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fd4:	f001 fd0a 	bl	80039ec <HAL_Delay>
				 for(int count = 0; count < 40; count++){
 8001fd8:	2300      	movs	r3, #0
 8001fda:	617b      	str	r3, [r7, #20]
 8001fdc:	e0f6      	b.n	80021cc <AutoCommand+0x3a4>
					  for (int i = 0; i < NUM_SENSOR; i++) {
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	e09d      	b.n	8002120 <AutoCommand+0x2f8>
						uint8_t q = i / 12;
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	4a3b      	ldr	r2, [pc, #236]	; (80020d4 <AutoCommand+0x2ac>)
 8001fe8:	fb82 1203 	smull	r1, r2, r2, r3
 8001fec:	1052      	asrs	r2, r2, #1
 8001fee:	17db      	asrs	r3, r3, #31
 8001ff0:	1ad3      	subs	r3, r2, r3
 8001ff2:	73fb      	strb	r3, [r7, #15]
						uint8_t r = i % 12;
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	4b37      	ldr	r3, [pc, #220]	; (80020d4 <AutoCommand+0x2ac>)
 8001ff8:	fb83 1302 	smull	r1, r3, r3, r2
 8001ffc:	1059      	asrs	r1, r3, #1
 8001ffe:	17d3      	asrs	r3, r2, #31
 8002000:	1ac9      	subs	r1, r1, r3
 8002002:	460b      	mov	r3, r1
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	440b      	add	r3, r1
 8002008:	009b      	lsls	r3, r3, #2
 800200a:	1ad1      	subs	r1, r2, r3
 800200c:	460b      	mov	r3, r1
 800200e:	73bb      	strb	r3, [r7, #14]
						uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 8002010:	7bfb      	ldrb	r3, [r7, #15]
 8002012:	005b      	lsls	r3, r3, #1
 8002014:	b2db      	uxtb	r3, r3
 8002016:	7bba      	ldrb	r2, [r7, #14]
 8002018:	2a07      	cmp	r2, #7
 800201a:	bf8c      	ite	hi
 800201c:	2201      	movhi	r2, #1
 800201e:	2200      	movls	r2, #0
 8002020:	b2d2      	uxtb	r2, r2
 8002022:	4413      	add	r3, r2
 8002024:	737b      	strb	r3, [r7, #13]
						uint8_t channel = (r >= 8) ? r - 8 : r;
 8002026:	7bbb      	ldrb	r3, [r7, #14]
 8002028:	2b07      	cmp	r3, #7
 800202a:	d903      	bls.n	8002034 <AutoCommand+0x20c>
 800202c:	7bbb      	ldrb	r3, [r7, #14]
 800202e:	3b08      	subs	r3, #8
 8002030:	b2db      	uxtb	r3, r3
 8002032:	e000      	b.n	8002036 <AutoCommand+0x20e>
 8002034:	7bbb      	ldrb	r3, [r7, #14]
 8002036:	733b      	strb	r3, [r7, #12]
						ResetDevicesExcept(active_device);
 8002038:	7b7b      	ldrb	r3, [r7, #13]
 800203a:	4618      	mov	r0, r3
 800203c:	f001 fbfc 	bl	8003838 <ResetDevicesExcept>
				        setActiveTcaChannel(active_device,channel);
 8002040:	7b3a      	ldrb	r2, [r7, #12]
 8002042:	7b7b      	ldrb	r3, [r7, #13]
 8002044:	4611      	mov	r1, r2
 8002046:	4618      	mov	r0, r3
 8002048:	f001 fc28 	bl	800389c <setActiveTcaChannel>
						Dev = &vl53l0x_s[i];
 800204c:	693b      	ldr	r3, [r7, #16]
 800204e:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002052:	fb02 f303 	mul.w	r3, r2, r3
 8002056:	4a20      	ldr	r2, [pc, #128]	; (80020d8 <AutoCommand+0x2b0>)
 8002058:	4413      	add	r3, r2
 800205a:	4a20      	ldr	r2, [pc, #128]	; (80020dc <AutoCommand+0x2b4>)
 800205c:	6013      	str	r3, [r2, #0]
						VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500us
 800205e:	4b1f      	ldr	r3, [pc, #124]	; (80020dc <AutoCommand+0x2b4>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	491f      	ldr	r1, [pc, #124]	; (80020e0 <AutoCommand+0x2b8>)
 8002064:	4618      	mov	r0, r3
 8002066:	f00a ff9b 	bl	800cfa0 <VL53L0X_PerformContinuousRangingMeasurement>
						if (RangingData.RangeStatus == 0) {
 800206a:	4b1d      	ldr	r3, [pc, #116]	; (80020e0 <AutoCommand+0x2b8>)
 800206c:	7e1b      	ldrb	r3, [r3, #24]
 800206e:	2b00      	cmp	r3, #0
 8002070:	d144      	bne.n	80020fc <AutoCommand+0x2d4>
						  if (RangingData.RangeMilliMeter < 80) {
 8002072:	4b1b      	ldr	r3, [pc, #108]	; (80020e0 <AutoCommand+0x2b8>)
 8002074:	891b      	ldrh	r3, [r3, #8]
 8002076:	2b4f      	cmp	r3, #79	; 0x4f
 8002078:	d84f      	bhi.n	800211a <AutoCommand+0x2f2>
							  float filteredValue = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter);
 800207a:	693a      	ldr	r2, [r7, #16]
 800207c:	4613      	mov	r3, r2
 800207e:	009b      	lsls	r3, r3, #2
 8002080:	4413      	add	r3, r2
 8002082:	009b      	lsls	r3, r3, #2
 8002084:	4a17      	ldr	r2, [pc, #92]	; (80020e4 <AutoCommand+0x2bc>)
 8002086:	4413      	add	r3, r2
 8002088:	4a15      	ldr	r2, [pc, #84]	; (80020e0 <AutoCommand+0x2b8>)
 800208a:	8912      	ldrh	r2, [r2, #8]
 800208c:	ee07 2a90 	vmov	s15, r2
 8002090:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002094:	eeb0 0a67 	vmov.f32	s0, s15
 8002098:	4618      	mov	r0, r3
 800209a:	f7ff fb8d 	bl	80017b8 <Kalman_Estimate>
 800209e:	ed87 0a02 	vstr	s0, [r7, #8]
							  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.1f ", filteredValue), 500);
 80020a2:	68b8      	ldr	r0, [r7, #8]
 80020a4:	f7fe fa80 	bl	80005a8 <__aeabi_f2d>
 80020a8:	4602      	mov	r2, r0
 80020aa:	460b      	mov	r3, r1
 80020ac:	490e      	ldr	r1, [pc, #56]	; (80020e8 <AutoCommand+0x2c0>)
 80020ae:	4807      	ldr	r0, [pc, #28]	; (80020cc <AutoCommand+0x2a4>)
 80020b0:	f00f ff56 	bl	8011f60 <siprintf>
 80020b4:	4603      	mov	r3, r0
 80020b6:	b29a      	uxth	r2, r3
 80020b8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80020bc:	4903      	ldr	r1, [pc, #12]	; (80020cc <AutoCommand+0x2a4>)
 80020be:	4804      	ldr	r0, [pc, #16]	; (80020d0 <AutoCommand+0x2a8>)
 80020c0:	f008 f85a 	bl	800a178 <HAL_UART_Transmit>
 80020c4:	e029      	b.n	800211a <AutoCommand+0x2f2>
 80020c6:	bf00      	nop
 80020c8:	0801734c 	.word	0x0801734c
 80020cc:	20007b70 	.word	0x20007b70
 80020d0:	20007bf4 	.word	0x20007bf4
 80020d4:	2aaaaaab 	.word	0x2aaaaaab
 80020d8:	20007d40 	.word	0x20007d40
 80020dc:	2000a2c0 	.word	0x2000a2c0
 80020e0:	20007d24 	.word	0x20007d24
 80020e4:	200078f4 	.word	0x200078f4
 80020e8:	08017330 	.word	0x08017330
 80020ec:	08017338 	.word	0x08017338
 80020f0:	08017348 	.word	0x08017348
 80020f4:	0801735c 	.word	0x0801735c
 80020f8:	20007ad8 	.word	0x20007ad8
						  }
						}else{
							  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d ", RangingData.RangeStatus), 500);
 80020fc:	4b52      	ldr	r3, [pc, #328]	; (8002248 <AutoCommand+0x420>)
 80020fe:	7e1b      	ldrb	r3, [r3, #24]
 8002100:	461a      	mov	r2, r3
 8002102:	4952      	ldr	r1, [pc, #328]	; (800224c <AutoCommand+0x424>)
 8002104:	4852      	ldr	r0, [pc, #328]	; (8002250 <AutoCommand+0x428>)
 8002106:	f00f ff2b 	bl	8011f60 <siprintf>
 800210a:	4603      	mov	r3, r0
 800210c:	b29a      	uxth	r2, r3
 800210e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002112:	494f      	ldr	r1, [pc, #316]	; (8002250 <AutoCommand+0x428>)
 8002114:	484f      	ldr	r0, [pc, #316]	; (8002254 <AutoCommand+0x42c>)
 8002116:	f008 f82f 	bl	800a178 <HAL_UART_Transmit>
					  for (int i = 0; i < NUM_SENSOR; i++) {
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	3301      	adds	r3, #1
 800211e:	613b      	str	r3, [r7, #16]
 8002120:	693b      	ldr	r3, [r7, #16]
 8002122:	2b17      	cmp	r3, #23
 8002124:	f77f af5e 	ble.w	8001fe4 <AutoCommand+0x1bc>
							  // 1 : Sigma Fail | 2 : Signal Fail | 3 : Min Range Fail | 4 : Phase Fail | 5 : Hardware Fail | 255 : No update
						  }
					  }


				if (r == 0) {
 8002128:	69bb      	ldr	r3, [r7, #24]
 800212a:	2b00      	cmp	r3, #0
 800212c:	d10c      	bne.n	8002148 <AutoCommand+0x320>
					forceSensorZeroPoint = Read_HX711();
 800212e:	f7ff f9f1 	bl	8001514 <Read_HX711>
 8002132:	ee07 0a90 	vmov	s15, r0
 8002136:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800213a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
					Hx711Data = 0;
 800213e:	4b46      	ldr	r3, [pc, #280]	; (8002258 <AutoCommand+0x430>)
 8002140:	f04f 0200 	mov.w	r2, #0
 8002144:	601a      	str	r2, [r3, #0]
 8002146:	e00c      	b.n	8002162 <AutoCommand+0x33a>
				} else {
					Hx711Data = Read_HX711() - forceSensorZeroPoint;
 8002148:	f7ff f9e4 	bl	8001514 <Read_HX711>
 800214c:	ee07 0a90 	vmov	s15, r0
 8002150:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002154:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800215c:	4b3e      	ldr	r3, [pc, #248]	; (8002258 <AutoCommand+0x430>)
 800215e:	edc3 7a00 	vstr	s15, [r3]
				}

				  UART_SendWeight_g(Hx711Data,-1/1600.00f,0); // Send the weight data over UART
 8002162:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <AutoCommand+0x430>)
 8002164:	edd3 7a00 	vldr	s15, [r3]
 8002168:	ed9f 1a3c 	vldr	s2, [pc, #240]	; 800225c <AutoCommand+0x434>
 800216c:	eddf 0a3c 	vldr	s1, [pc, #240]	; 8002260 <AutoCommand+0x438>
 8002170:	eeb0 0a67 	vmov.f32	s0, s15
 8002174:	f7ff fa1c 	bl	80015b0 <UART_SendWeight_g>
				  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, " %d %d %.2f\n", 10*lin+10, 20*rev, r*0.8), 500);
 8002178:	6a3b      	ldr	r3, [r7, #32]
 800217a:	1c5a      	adds	r2, r3, #1
 800217c:	4613      	mov	r3, r2
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	4413      	add	r3, r2
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	461c      	mov	r4, r3
 8002186:	69fa      	ldr	r2, [r7, #28]
 8002188:	4613      	mov	r3, r2
 800218a:	009b      	lsls	r3, r3, #2
 800218c:	4413      	add	r3, r2
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	461d      	mov	r5, r3
 8002192:	69b8      	ldr	r0, [r7, #24]
 8002194:	f7fe f9f6 	bl	8000584 <__aeabi_i2d>
 8002198:	a329      	add	r3, pc, #164	; (adr r3, 8002240 <AutoCommand+0x418>)
 800219a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219e:	f7fe fa5b 	bl	8000658 <__aeabi_dmul>
 80021a2:	4602      	mov	r2, r0
 80021a4:	460b      	mov	r3, r1
 80021a6:	e9cd 2300 	strd	r2, r3, [sp]
 80021aa:	462b      	mov	r3, r5
 80021ac:	4622      	mov	r2, r4
 80021ae:	492d      	ldr	r1, [pc, #180]	; (8002264 <AutoCommand+0x43c>)
 80021b0:	4827      	ldr	r0, [pc, #156]	; (8002250 <AutoCommand+0x428>)
 80021b2:	f00f fed5 	bl	8011f60 <siprintf>
 80021b6:	4603      	mov	r3, r0
 80021b8:	b29a      	uxth	r2, r3
 80021ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80021be:	4924      	ldr	r1, [pc, #144]	; (8002250 <AutoCommand+0x428>)
 80021c0:	4824      	ldr	r0, [pc, #144]	; (8002254 <AutoCommand+0x42c>)
 80021c2:	f007 ffd9 	bl	800a178 <HAL_UART_Transmit>
				 for(int count = 0; count < 40; count++){
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3301      	adds	r3, #1
 80021ca:	617b      	str	r3, [r7, #20]
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	2b27      	cmp	r3, #39	; 0x27
 80021d0:	f77f af05 	ble.w	8001fde <AutoCommand+0x1b6>
				 }
			 HAL_Delay(500);
 80021d4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021d8:	f001 fc08 	bl	80039ec <HAL_Delay>
			 servo_angle(&htim2, TIM_CHANNEL_1, 0); // turn to origin
 80021dc:	2200      	movs	r2, #0
 80021de:	2100      	movs	r1, #0
 80021e0:	4821      	ldr	r0, [pc, #132]	; (8002268 <AutoCommand+0x440>)
 80021e2:	f000 ff63 	bl	80030ac <servo_angle>
			 HAL_Delay(500);
 80021e6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80021ea:	f001 fbff 	bl	80039ec <HAL_Delay>
			 for(int r = 0; r < 8; r++){
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	3301      	adds	r3, #1
 80021f2:	61bb      	str	r3, [r7, #24]
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	2b07      	cmp	r3, #7
 80021f8:	f77f aee3 	ble.w	8001fc2 <AutoCommand+0x19a>
			 }
			 stepRev(20); // revolution
 80021fc:	2014      	movs	r0, #20
 80021fe:	f000 fe51 	bl	8002ea4 <stepRev>
		 for(int rev = 0; rev < 18; rev++){
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	3301      	adds	r3, #1
 8002206:	61fb      	str	r3, [r7, #28]
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	2b11      	cmp	r3, #17
 800220c:	f77f aed6 	ble.w	8001fbc <AutoCommand+0x194>
		 }
		 HAL_Delay(500);
 8002210:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002214:	f001 fbea 	bl	80039ec <HAL_Delay>
		 stepRev(-360);
 8002218:	4814      	ldr	r0, [pc, #80]	; (800226c <AutoCommand+0x444>)
 800221a:	f000 fe43 	bl	8002ea4 <stepRev>
		 stepLin(-10); // moving horizontal
 800221e:	f06f 0009 	mvn.w	r0, #9
 8002222:	f000 fea9 	bl	8002f78 <stepLin>
  	 for(int lin = 0; lin < 16; lin ++){
 8002226:	6a3b      	ldr	r3, [r7, #32]
 8002228:	3301      	adds	r3, #1
 800222a:	623b      	str	r3, [r7, #32]
 800222c:	6a3b      	ldr	r3, [r7, #32]
 800222e:	2b0f      	cmp	r3, #15
 8002230:	f77f aec1 	ble.w	8001fb6 <AutoCommand+0x18e>
  	 }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	3730      	adds	r7, #48	; 0x30
 800223a:	46bd      	mov	sp, r7
 800223c:	bdb0      	pop	{r4, r5, r7, pc}
 800223e:	bf00      	nop
 8002240:	9999999a 	.word	0x9999999a
 8002244:	3fe99999 	.word	0x3fe99999
 8002248:	20007d24 	.word	0x20007d24
 800224c:	08017338 	.word	0x08017338
 8002250:	20007b70 	.word	0x20007b70
 8002254:	20007bf4 	.word	0x20007bf4
 8002258:	2000789c 	.word	0x2000789c
 800225c:	00000000 	.word	0x00000000
 8002260:	ba23d70a 	.word	0xba23d70a
 8002264:	08017368 	.word	0x08017368
 8002268:	20007ad8 	.word	0x20007ad8
 800226c:	fffffe98 	.word	0xfffffe98

08002270 <InitializaionCalibrationCommand>:

void InitializaionCalibrationCommand()
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "InitializationCommand\n\r"), 100);
 8002276:	49b3      	ldr	r1, [pc, #716]	; (8002544 <InitializaionCalibrationCommand+0x2d4>)
 8002278:	48b3      	ldr	r0, [pc, #716]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 800227a:	f00f fe71 	bl	8011f60 <siprintf>
 800227e:	4603      	mov	r3, r0
 8002280:	b29a      	uxth	r2, r3
 8002282:	2364      	movs	r3, #100	; 0x64
 8002284:	49b0      	ldr	r1, [pc, #704]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 8002286:	48b1      	ldr	r0, [pc, #708]	; (800254c <InitializaionCalibrationCommand+0x2dc>)
 8002288:	f007 ff76 	bl	800a178 <HAL_UART_Transmit>

	ResetAllDevices();
 800228c:	f001 faa8 	bl	80037e0 <ResetAllDevices>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 8002290:	2300      	movs	r3, #0
 8002292:	617b      	str	r3, [r7, #20]
 8002294:	e10b      	b.n	80024ae <InitializaionCalibrationCommand+0x23e>
  	    uint8_t q = i / 12;
 8002296:	697b      	ldr	r3, [r7, #20]
 8002298:	4aad      	ldr	r2, [pc, #692]	; (8002550 <InitializaionCalibrationCommand+0x2e0>)
 800229a:	fb82 1203 	smull	r1, r2, r2, r3
 800229e:	1052      	asrs	r2, r2, #1
 80022a0:	17db      	asrs	r3, r3, #31
 80022a2:	1ad3      	subs	r3, r2, r3
 80022a4:	70fb      	strb	r3, [r7, #3]
  	    uint8_t r = i % 12;
 80022a6:	697a      	ldr	r2, [r7, #20]
 80022a8:	4ba9      	ldr	r3, [pc, #676]	; (8002550 <InitializaionCalibrationCommand+0x2e0>)
 80022aa:	fb83 1302 	smull	r1, r3, r3, r2
 80022ae:	1059      	asrs	r1, r3, #1
 80022b0:	17d3      	asrs	r3, r2, #31
 80022b2:	1ac9      	subs	r1, r1, r3
 80022b4:	460b      	mov	r3, r1
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	440b      	add	r3, r1
 80022ba:	009b      	lsls	r3, r3, #2
 80022bc:	1ad1      	subs	r1, r2, r3
 80022be:	460b      	mov	r3, r1
 80022c0:	70bb      	strb	r3, [r7, #2]
  	    uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 80022c2:	78fb      	ldrb	r3, [r7, #3]
 80022c4:	005b      	lsls	r3, r3, #1
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	78ba      	ldrb	r2, [r7, #2]
 80022ca:	2a07      	cmp	r2, #7
 80022cc:	bf8c      	ite	hi
 80022ce:	2201      	movhi	r2, #1
 80022d0:	2200      	movls	r2, #0
 80022d2:	b2d2      	uxtb	r2, r2
 80022d4:	4413      	add	r3, r2
 80022d6:	707b      	strb	r3, [r7, #1]
  	    uint8_t channel = (r >= 8) ? r - 8 : r;
 80022d8:	78bb      	ldrb	r3, [r7, #2]
 80022da:	2b07      	cmp	r3, #7
 80022dc:	d903      	bls.n	80022e6 <InitializaionCalibrationCommand+0x76>
 80022de:	78bb      	ldrb	r3, [r7, #2]
 80022e0:	3b08      	subs	r3, #8
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	e000      	b.n	80022e8 <InitializaionCalibrationCommand+0x78>
 80022e6:	78bb      	ldrb	r3, [r7, #2]
 80022e8:	703b      	strb	r3, [r7, #0]

        ResetDevicesExcept(active_device);
 80022ea:	787b      	ldrb	r3, [r7, #1]
 80022ec:	4618      	mov	r0, r3
 80022ee:	f001 faa3 	bl	8003838 <ResetDevicesExcept>
        setActiveTcaChannel(active_device,channel);
 80022f2:	783a      	ldrb	r2, [r7, #0]
 80022f4:	787b      	ldrb	r3, [r7, #1]
 80022f6:	4611      	mov	r1, r2
 80022f8:	4618      	mov	r0, r3
 80022fa:	f001 facf 	bl	800389c <setActiveTcaChannel>

  		Dev = &vl53l0x_s[i];
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002304:	fb02 f303 	mul.w	r3, r2, r3
 8002308:	4a92      	ldr	r2, [pc, #584]	; (8002554 <InitializaionCalibrationCommand+0x2e4>)
 800230a:	4413      	add	r3, r2
 800230c:	4a92      	ldr	r2, [pc, #584]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 800230e:	6013      	str	r3, [r2, #0]
  		Dev->I2cHandle = &hi2c1;
 8002310:	4b91      	ldr	r3, [pc, #580]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	4a91      	ldr	r2, [pc, #580]	; (800255c <InitializaionCalibrationCommand+0x2ec>)
 8002316:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  		Dev->I2cDevAddr = VL53L0X_ADDR;
 800231a:	4b8f      	ldr	r3, [pc, #572]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2252      	movs	r2, #82	; 0x52
 8002320:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

  		VL53L0X_WaitDeviceBooted( Dev );
 8002324:	4b8c      	ldr	r3, [pc, #560]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4618      	mov	r0, r3
 800232a:	f009 fc47 	bl	800bbbc <VL53L0X_WaitDeviceBooted>
  		VL53L0X_DataInit( Dev );
 800232e:	4b8a      	ldr	r3, [pc, #552]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	4618      	mov	r0, r3
 8002334:	f009 f95c 	bl	800b5f0 <VL53L0X_DataInit>
  		VL53L0X_StaticInit( Dev );
 8002338:	4b87      	ldr	r3, [pc, #540]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4618      	mov	r0, r3
 800233e:	f009 fabb 	bl	800b8b8 <VL53L0X_StaticInit>
  		VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8002342:	4b85      	ldr	r3, [pc, #532]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	2101      	movs	r1, #1
 8002348:	4618      	mov	r0, r3
 800234a:	f009 fcd5 	bl	800bcf8 <VL53L0X_SetDeviceMode>

  		VL53L0X_PerformRefSpadManagement( Dev, &refSpadCount[i], &isApertureSpads[i]);
 800234e:	4b82      	ldr	r3, [pc, #520]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 8002350:	6818      	ldr	r0, [r3, #0]
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	009b      	lsls	r3, r3, #2
 8002356:	4a82      	ldr	r2, [pc, #520]	; (8002560 <InitializaionCalibrationCommand+0x2f0>)
 8002358:	1899      	adds	r1, r3, r2
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	4a81      	ldr	r2, [pc, #516]	; (8002564 <InitializaionCalibrationCommand+0x2f4>)
 800235e:	4413      	add	r3, r2
 8002360:	461a      	mov	r2, r3
 8002362:	f00a fe08 	bl	800cf76 <VL53L0X_PerformRefSpadManagement>
  		VL53L0X_PerformRefCalibration( Dev, &VhvSettings[i], &PhaseCal[i]);
 8002366:	4b7c      	ldr	r3, [pc, #496]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 8002368:	6818      	ldr	r0, [r3, #0]
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	4a7e      	ldr	r2, [pc, #504]	; (8002568 <InitializaionCalibrationCommand+0x2f8>)
 800236e:	1899      	adds	r1, r3, r2
 8002370:	697b      	ldr	r3, [r7, #20]
 8002372:	4a7e      	ldr	r2, [pc, #504]	; (800256c <InitializaionCalibrationCommand+0x2fc>)
 8002374:	4413      	add	r3, r2
 8002376:	461a      	mov	r2, r3
 8002378:	f00a f958 	bl	800c62c <VL53L0X_PerformRefCalibration>

  		refSpadCountHost[i] = refSpadCount[i];
 800237c:	4a78      	ldr	r2, [pc, #480]	; (8002560 <InitializaionCalibrationCommand+0x2f0>)
 800237e:	697b      	ldr	r3, [r7, #20]
 8002380:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002384:	497a      	ldr	r1, [pc, #488]	; (8002570 <InitializaionCalibrationCommand+0x300>)
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  		isApertureSpadsHost[i] = isApertureSpads[i];
 800238c:	4a75      	ldr	r2, [pc, #468]	; (8002564 <InitializaionCalibrationCommand+0x2f4>)
 800238e:	697b      	ldr	r3, [r7, #20]
 8002390:	4413      	add	r3, r2
 8002392:	7819      	ldrb	r1, [r3, #0]
 8002394:	4a77      	ldr	r2, [pc, #476]	; (8002574 <InitializaionCalibrationCommand+0x304>)
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	4413      	add	r3, r2
 800239a:	460a      	mov	r2, r1
 800239c:	701a      	strb	r2, [r3, #0]
  		VhvSettingsHost[i] = VhvSettings[i];
 800239e:	4a72      	ldr	r2, [pc, #456]	; (8002568 <InitializaionCalibrationCommand+0x2f8>)
 80023a0:	697b      	ldr	r3, [r7, #20]
 80023a2:	4413      	add	r3, r2
 80023a4:	7819      	ldrb	r1, [r3, #0]
 80023a6:	4a74      	ldr	r2, [pc, #464]	; (8002578 <InitializaionCalibrationCommand+0x308>)
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	4413      	add	r3, r2
 80023ac:	460a      	mov	r2, r1
 80023ae:	701a      	strb	r2, [r3, #0]
  		PhaseCalHost[i] = PhaseCal[i];
 80023b0:	4a6e      	ldr	r2, [pc, #440]	; (800256c <InitializaionCalibrationCommand+0x2fc>)
 80023b2:	697b      	ldr	r3, [r7, #20]
 80023b4:	4413      	add	r3, r2
 80023b6:	7819      	ldrb	r1, [r3, #0]
 80023b8:	4a70      	ldr	r2, [pc, #448]	; (800257c <InitializaionCalibrationCommand+0x30c>)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	4413      	add	r3, r2
 80023be:	460a      	mov	r2, r1
 80023c0:	701a      	strb	r2, [r3, #0]

  		VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 80023c2:	4b65      	ldr	r3, [pc, #404]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2201      	movs	r2, #1
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f009 ff28 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckEnable( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 80023d0:	4b61      	ldr	r3, [pc, #388]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2201      	movs	r2, #1
 80023d6:	2101      	movs	r1, #1
 80023d8:	4618      	mov	r0, r3
 80023da:	f009 ff21 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 80023de:	4b5e      	ldr	r3, [pc, #376]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f641 1299 	movw	r2, #6553	; 0x1999
 80023e6:	2101      	movs	r1, #1
 80023e8:	4618      	mov	r0, r3
 80023ea:	f009 ffc9 	bl	800c380 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetLimitCheckValue( Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 80023ee:	4b5a      	ldr	r3, [pc, #360]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80023f6:	2100      	movs	r1, #0
 80023f8:	4618      	mov	r0, r3
 80023fa:	f009 ffc1 	bl	800c380 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetMeasurementTimingBudgetMicroSeconds( Dev, 33000);
 80023fe:	4b56      	ldr	r3, [pc, #344]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8002406:	4618      	mov	r0, r3
 8002408:	f009 fcd4 	bl	800bdb4 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  		VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 800240c:	4b52      	ldr	r3, [pc, #328]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2212      	movs	r2, #18
 8002412:	2100      	movs	r1, #0
 8002414:	4618      	mov	r0, r3
 8002416:	f009 fcf3 	bl	800be00 <VL53L0X_SetVcselPulsePeriod>
  		VL53L0X_SetVcselPulsePeriod( Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 800241a:	4b4f      	ldr	r3, [pc, #316]	; (8002558 <InitializaionCalibrationCommand+0x2e8>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	220e      	movs	r2, #14
 8002420:	2101      	movs	r1, #1
 8002422:	4618      	mov	r0, r3
 8002424:	f009 fcec 	bl	800be00 <VL53L0X_SetVcselPulsePeriod>

		Kalman_Init(&filters[i], Q, R, P, 0);  // Q, R, P, ?
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	4613      	mov	r3, r2
 800242c:	009b      	lsls	r3, r3, #2
 800242e:	4413      	add	r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	4a53      	ldr	r2, [pc, #332]	; (8002580 <InitializaionCalibrationCommand+0x310>)
 8002434:	4413      	add	r3, r2
 8002436:	4a53      	ldr	r2, [pc, #332]	; (8002584 <InitializaionCalibrationCommand+0x314>)
 8002438:	edd2 7a00 	vldr	s15, [r2]
 800243c:	4a52      	ldr	r2, [pc, #328]	; (8002588 <InitializaionCalibrationCommand+0x318>)
 800243e:	ed92 7a00 	vldr	s14, [r2]
 8002442:	4a52      	ldr	r2, [pc, #328]	; (800258c <InitializaionCalibrationCommand+0x31c>)
 8002444:	edd2 6a00 	vldr	s13, [r2]
 8002448:	eddf 1a51 	vldr	s3, [pc, #324]	; 8002590 <InitializaionCalibrationCommand+0x320>
 800244c:	eeb0 1a66 	vmov.f32	s2, s13
 8002450:	eef0 0a47 	vmov.f32	s1, s14
 8002454:	eeb0 0a67 	vmov.f32	s0, s15
 8002458:	4618      	mov	r0, r3
 800245a:	f7ff f98f 	bl	800177c <Kalman_Init>

 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d ",i), 100);
 800245e:	697a      	ldr	r2, [r7, #20]
 8002460:	494c      	ldr	r1, [pc, #304]	; (8002594 <InitializaionCalibrationCommand+0x324>)
 8002462:	4839      	ldr	r0, [pc, #228]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 8002464:	f00f fd7c 	bl	8011f60 <siprintf>
 8002468:	4603      	mov	r3, r0
 800246a:	b29a      	uxth	r2, r3
 800246c:	2364      	movs	r3, #100	; 0x64
 800246e:	4936      	ldr	r1, [pc, #216]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 8002470:	4836      	ldr	r0, [pc, #216]	; (800254c <InitializaionCalibrationCommand+0x2dc>)
 8002472:	f007 fe81 	bl	800a178 <HAL_UART_Transmit>
 		if(i%12 ==11){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n\r"), 100);}
 8002476:	6979      	ldr	r1, [r7, #20]
 8002478:	4b35      	ldr	r3, [pc, #212]	; (8002550 <InitializaionCalibrationCommand+0x2e0>)
 800247a:	fb83 2301 	smull	r2, r3, r3, r1
 800247e:	105a      	asrs	r2, r3, #1
 8002480:	17cb      	asrs	r3, r1, #31
 8002482:	1ad2      	subs	r2, r2, r3
 8002484:	4613      	mov	r3, r2
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	4413      	add	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	1aca      	subs	r2, r1, r3
 800248e:	2a0b      	cmp	r2, #11
 8002490:	d10a      	bne.n	80024a8 <InitializaionCalibrationCommand+0x238>
 8002492:	4941      	ldr	r1, [pc, #260]	; (8002598 <InitializaionCalibrationCommand+0x328>)
 8002494:	482c      	ldr	r0, [pc, #176]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 8002496:	f00f fd63 	bl	8011f60 <siprintf>
 800249a:	4603      	mov	r3, r0
 800249c:	b29a      	uxth	r2, r3
 800249e:	2364      	movs	r3, #100	; 0x64
 80024a0:	4929      	ldr	r1, [pc, #164]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 80024a2:	482a      	ldr	r0, [pc, #168]	; (800254c <InitializaionCalibrationCommand+0x2dc>)
 80024a4:	f007 fe68 	bl	800a178 <HAL_UART_Transmit>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 80024a8:	697b      	ldr	r3, [r7, #20]
 80024aa:	3301      	adds	r3, #1
 80024ac:	617b      	str	r3, [r7, #20]
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	2b17      	cmp	r3, #23
 80024b2:	f77f aef0 	ble.w	8002296 <InitializaionCalibrationCommand+0x26>
  	}


	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint32_t refSpadCountHost[NUM_SENSOR]={"), 100);
 80024b6:	4939      	ldr	r1, [pc, #228]	; (800259c <InitializaionCalibrationCommand+0x32c>)
 80024b8:	4823      	ldr	r0, [pc, #140]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 80024ba:	f00f fd51 	bl	8011f60 <siprintf>
 80024be:	4603      	mov	r3, r0
 80024c0:	b29a      	uxth	r2, r3
 80024c2:	2364      	movs	r3, #100	; 0x64
 80024c4:	4920      	ldr	r1, [pc, #128]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 80024c6:	4821      	ldr	r0, [pc, #132]	; (800254c <InitializaionCalibrationCommand+0x2dc>)
 80024c8:	f007 fe56 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 80024cc:	2300      	movs	r3, #0
 80024ce:	613b      	str	r3, [r7, #16]
 80024d0:	e026      	b.n	8002520 <InitializaionCalibrationCommand+0x2b0>
		if(i < NUM_SENSOR - 1){
 80024d2:	693b      	ldr	r3, [r7, #16]
 80024d4:	2b16      	cmp	r3, #22
 80024d6:	dc10      	bgt.n	80024fa <InitializaionCalibrationCommand+0x28a>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu,",refSpadCount[i]), 100);
 80024d8:	4a21      	ldr	r2, [pc, #132]	; (8002560 <InitializaionCalibrationCommand+0x2f0>)
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024e0:	461a      	mov	r2, r3
 80024e2:	492f      	ldr	r1, [pc, #188]	; (80025a0 <InitializaionCalibrationCommand+0x330>)
 80024e4:	4818      	ldr	r0, [pc, #96]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 80024e6:	f00f fd3b 	bl	8011f60 <siprintf>
 80024ea:	4603      	mov	r3, r0
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	2364      	movs	r3, #100	; 0x64
 80024f0:	4915      	ldr	r1, [pc, #84]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 80024f2:	4816      	ldr	r0, [pc, #88]	; (800254c <InitializaionCalibrationCommand+0x2dc>)
 80024f4:	f007 fe40 	bl	800a178 <HAL_UART_Transmit>
 80024f8:	e00f      	b.n	800251a <InitializaionCalibrationCommand+0x2aa>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%lu};\n",refSpadCount[i]), 100);
 80024fa:	4a19      	ldr	r2, [pc, #100]	; (8002560 <InitializaionCalibrationCommand+0x2f0>)
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002502:	461a      	mov	r2, r3
 8002504:	4927      	ldr	r1, [pc, #156]	; (80025a4 <InitializaionCalibrationCommand+0x334>)
 8002506:	4810      	ldr	r0, [pc, #64]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 8002508:	f00f fd2a 	bl	8011f60 <siprintf>
 800250c:	4603      	mov	r3, r0
 800250e:	b29a      	uxth	r2, r3
 8002510:	2364      	movs	r3, #100	; 0x64
 8002512:	490d      	ldr	r1, [pc, #52]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 8002514:	480d      	ldr	r0, [pc, #52]	; (800254c <InitializaionCalibrationCommand+0x2dc>)
 8002516:	f007 fe2f 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 800251a:	693b      	ldr	r3, [r7, #16]
 800251c:	3301      	adds	r3, #1
 800251e:	613b      	str	r3, [r7, #16]
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	2b17      	cmp	r3, #23
 8002524:	ddd5      	ble.n	80024d2 <InitializaionCalibrationCommand+0x262>
		}
	}

	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint8_t isApertureSpadsHost[NUM_SENSOR]={"), 100);
 8002526:	4920      	ldr	r1, [pc, #128]	; (80025a8 <InitializaionCalibrationCommand+0x338>)
 8002528:	4807      	ldr	r0, [pc, #28]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 800252a:	f00f fd19 	bl	8011f60 <siprintf>
 800252e:	4603      	mov	r3, r0
 8002530:	b29a      	uxth	r2, r3
 8002532:	2364      	movs	r3, #100	; 0x64
 8002534:	4904      	ldr	r1, [pc, #16]	; (8002548 <InitializaionCalibrationCommand+0x2d8>)
 8002536:	4805      	ldr	r0, [pc, #20]	; (800254c <InitializaionCalibrationCommand+0x2dc>)
 8002538:	f007 fe1e 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 800253c:	2300      	movs	r3, #0
 800253e:	60fb      	str	r3, [r7, #12]
 8002540:	e05b      	b.n	80025fa <InitializaionCalibrationCommand+0x38a>
 8002542:	bf00      	nop
 8002544:	08017378 	.word	0x08017378
 8002548:	20007b70 	.word	0x20007b70
 800254c:	20007bf4 	.word	0x20007bf4
 8002550:	2aaaaaab 	.word	0x2aaaaaab
 8002554:	20007d40 	.word	0x20007d40
 8002558:	2000a2c0 	.word	0x2000a2c0
 800255c:	200078a0 	.word	0x200078a0
 8002560:	20007c7c 	.word	0x20007c7c
 8002564:	20007cdc 	.word	0x20007cdc
 8002568:	20007cf4 	.word	0x20007cf4
 800256c:	20007d0c 	.word	0x20007d0c
 8002570:	20000010 	.word	0x20000010
 8002574:	20000070 	.word	0x20000070
 8002578:	20000088 	.word	0x20000088
 800257c:	200000a0 	.word	0x200000a0
 8002580:	200078f4 	.word	0x200078f4
 8002584:	20000000 	.word	0x20000000
 8002588:	20000004 	.word	0x20000004
 800258c:	20000008 	.word	0x20000008
 8002590:	00000000 	.word	0x00000000
 8002594:	08017390 	.word	0x08017390
 8002598:	08017398 	.word	0x08017398
 800259c:	0801739c 	.word	0x0801739c
 80025a0:	080173c4 	.word	0x080173c4
 80025a4:	080173cc 	.word	0x080173cc
 80025a8:	080173d4 	.word	0x080173d4
		if(i < NUM_SENSOR - 1){
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	2b16      	cmp	r3, #22
 80025b0:	dc10      	bgt.n	80025d4 <InitializaionCalibrationCommand+0x364>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d,",isApertureSpads[i]), 100);
 80025b2:	4a4e      	ldr	r2, [pc, #312]	; (80026ec <InitializaionCalibrationCommand+0x47c>)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	4413      	add	r3, r2
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	461a      	mov	r2, r3
 80025bc:	494c      	ldr	r1, [pc, #304]	; (80026f0 <InitializaionCalibrationCommand+0x480>)
 80025be:	484d      	ldr	r0, [pc, #308]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80025c0:	f00f fcce 	bl	8011f60 <siprintf>
 80025c4:	4603      	mov	r3, r0
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	2364      	movs	r3, #100	; 0x64
 80025ca:	494a      	ldr	r1, [pc, #296]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80025cc:	484a      	ldr	r0, [pc, #296]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 80025ce:	f007 fdd3 	bl	800a178 <HAL_UART_Transmit>
 80025d2:	e00f      	b.n	80025f4 <InitializaionCalibrationCommand+0x384>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d};\n",isApertureSpads[i]), 100);
 80025d4:	4a45      	ldr	r2, [pc, #276]	; (80026ec <InitializaionCalibrationCommand+0x47c>)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	4413      	add	r3, r2
 80025da:	781b      	ldrb	r3, [r3, #0]
 80025dc:	461a      	mov	r2, r3
 80025de:	4947      	ldr	r1, [pc, #284]	; (80026fc <InitializaionCalibrationCommand+0x48c>)
 80025e0:	4844      	ldr	r0, [pc, #272]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80025e2:	f00f fcbd 	bl	8011f60 <siprintf>
 80025e6:	4603      	mov	r3, r0
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	2364      	movs	r3, #100	; 0x64
 80025ec:	4941      	ldr	r1, [pc, #260]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80025ee:	4842      	ldr	r0, [pc, #264]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 80025f0:	f007 fdc2 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	3301      	adds	r3, #1
 80025f8:	60fb      	str	r3, [r7, #12]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	2b17      	cmp	r3, #23
 80025fe:	ddd5      	ble.n	80025ac <InitializaionCalibrationCommand+0x33c>
		}
	}

	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint8_t VhvSettingsHost[NUM_SENSOR]={"), 100);
 8002600:	493f      	ldr	r1, [pc, #252]	; (8002700 <InitializaionCalibrationCommand+0x490>)
 8002602:	483c      	ldr	r0, [pc, #240]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 8002604:	f00f fcac 	bl	8011f60 <siprintf>
 8002608:	4603      	mov	r3, r0
 800260a:	b29a      	uxth	r2, r3
 800260c:	2364      	movs	r3, #100	; 0x64
 800260e:	4939      	ldr	r1, [pc, #228]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 8002610:	4839      	ldr	r0, [pc, #228]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 8002612:	f007 fdb1 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8002616:	2300      	movs	r3, #0
 8002618:	60bb      	str	r3, [r7, #8]
 800261a:	e026      	b.n	800266a <InitializaionCalibrationCommand+0x3fa>
		if(i < NUM_SENSOR - 1){
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	2b16      	cmp	r3, #22
 8002620:	dc10      	bgt.n	8002644 <InitializaionCalibrationCommand+0x3d4>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d,",VhvSettings[i]), 100);
 8002622:	4a38      	ldr	r2, [pc, #224]	; (8002704 <InitializaionCalibrationCommand+0x494>)
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	4413      	add	r3, r2
 8002628:	781b      	ldrb	r3, [r3, #0]
 800262a:	461a      	mov	r2, r3
 800262c:	4930      	ldr	r1, [pc, #192]	; (80026f0 <InitializaionCalibrationCommand+0x480>)
 800262e:	4831      	ldr	r0, [pc, #196]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 8002630:	f00f fc96 	bl	8011f60 <siprintf>
 8002634:	4603      	mov	r3, r0
 8002636:	b29a      	uxth	r2, r3
 8002638:	2364      	movs	r3, #100	; 0x64
 800263a:	492e      	ldr	r1, [pc, #184]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 800263c:	482e      	ldr	r0, [pc, #184]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 800263e:	f007 fd9b 	bl	800a178 <HAL_UART_Transmit>
 8002642:	e00f      	b.n	8002664 <InitializaionCalibrationCommand+0x3f4>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d};\n",VhvSettings[i]), 100);
 8002644:	4a2f      	ldr	r2, [pc, #188]	; (8002704 <InitializaionCalibrationCommand+0x494>)
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	4413      	add	r3, r2
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	461a      	mov	r2, r3
 800264e:	492b      	ldr	r1, [pc, #172]	; (80026fc <InitializaionCalibrationCommand+0x48c>)
 8002650:	4828      	ldr	r0, [pc, #160]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 8002652:	f00f fc85 	bl	8011f60 <siprintf>
 8002656:	4603      	mov	r3, r0
 8002658:	b29a      	uxth	r2, r3
 800265a:	2364      	movs	r3, #100	; 0x64
 800265c:	4925      	ldr	r1, [pc, #148]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 800265e:	4826      	ldr	r0, [pc, #152]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 8002660:	f007 fd8a 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	3301      	adds	r3, #1
 8002668:	60bb      	str	r3, [r7, #8]
 800266a:	68bb      	ldr	r3, [r7, #8]
 800266c:	2b17      	cmp	r3, #23
 800266e:	ddd5      	ble.n	800261c <InitializaionCalibrationCommand+0x3ac>
		}
	}

	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "uint8_t PhaseCalHost[NUM_SENSOR]={"), 100);
 8002670:	4925      	ldr	r1, [pc, #148]	; (8002708 <InitializaionCalibrationCommand+0x498>)
 8002672:	4820      	ldr	r0, [pc, #128]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 8002674:	f00f fc74 	bl	8011f60 <siprintf>
 8002678:	4603      	mov	r3, r0
 800267a:	b29a      	uxth	r2, r3
 800267c:	2364      	movs	r3, #100	; 0x64
 800267e:	491d      	ldr	r1, [pc, #116]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 8002680:	481d      	ldr	r0, [pc, #116]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 8002682:	f007 fd79 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 8002686:	2300      	movs	r3, #0
 8002688:	607b      	str	r3, [r7, #4]
 800268a:	e026      	b.n	80026da <InitializaionCalibrationCommand+0x46a>
		if(i < NUM_SENSOR - 1){
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b16      	cmp	r3, #22
 8002690:	dc10      	bgt.n	80026b4 <InitializaionCalibrationCommand+0x444>
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d,",PhaseCal[i]), 100);
 8002692:	4a1e      	ldr	r2, [pc, #120]	; (800270c <InitializaionCalibrationCommand+0x49c>)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	4413      	add	r3, r2
 8002698:	781b      	ldrb	r3, [r3, #0]
 800269a:	461a      	mov	r2, r3
 800269c:	4914      	ldr	r1, [pc, #80]	; (80026f0 <InitializaionCalibrationCommand+0x480>)
 800269e:	4815      	ldr	r0, [pc, #84]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80026a0:	f00f fc5e 	bl	8011f60 <siprintf>
 80026a4:	4603      	mov	r3, r0
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	2364      	movs	r3, #100	; 0x64
 80026aa:	4912      	ldr	r1, [pc, #72]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80026ac:	4812      	ldr	r0, [pc, #72]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 80026ae:	f007 fd63 	bl	800a178 <HAL_UART_Transmit>
 80026b2:	e00f      	b.n	80026d4 <InitializaionCalibrationCommand+0x464>
		} else {
			HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%d};\n",PhaseCal[i]), 100);
 80026b4:	4a15      	ldr	r2, [pc, #84]	; (800270c <InitializaionCalibrationCommand+0x49c>)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	4413      	add	r3, r2
 80026ba:	781b      	ldrb	r3, [r3, #0]
 80026bc:	461a      	mov	r2, r3
 80026be:	490f      	ldr	r1, [pc, #60]	; (80026fc <InitializaionCalibrationCommand+0x48c>)
 80026c0:	480c      	ldr	r0, [pc, #48]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80026c2:	f00f fc4d 	bl	8011f60 <siprintf>
 80026c6:	4603      	mov	r3, r0
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	2364      	movs	r3, #100	; 0x64
 80026cc:	4909      	ldr	r1, [pc, #36]	; (80026f4 <InitializaionCalibrationCommand+0x484>)
 80026ce:	480a      	ldr	r0, [pc, #40]	; (80026f8 <InitializaionCalibrationCommand+0x488>)
 80026d0:	f007 fd52 	bl	800a178 <HAL_UART_Transmit>
	for (int i = 0; i < NUM_SENSOR; i++){
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	3301      	adds	r3, #1
 80026d8:	607b      	str	r3, [r7, #4]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	2b17      	cmp	r3, #23
 80026de:	ddd5      	ble.n	800268c <InitializaionCalibrationCommand+0x41c>
		}
	}


}
 80026e0:	bf00      	nop
 80026e2:	bf00      	nop
 80026e4:	3718      	adds	r7, #24
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20007cdc 	.word	0x20007cdc
 80026f0:	08017400 	.word	0x08017400
 80026f4:	20007b70 	.word	0x20007b70
 80026f8:	20007bf4 	.word	0x20007bf4
 80026fc:	08017404 	.word	0x08017404
 8002700:	0801740c 	.word	0x0801740c
 8002704:	20007cf4 	.word	0x20007cf4
 8002708:	08017434 	.word	0x08017434
 800270c:	20007d0c 	.word	0x20007d0c

08002710 <CalibrationCommand>:

void CalibrationCommand() {
 8002710:	b480      	push	{r7}
 8002712:	af00      	add	r7, sp, #0
}
 8002714:	bf00      	nop
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
	...

08002720 <InferenceCommand>:
void AvgStdCommand() {
}

void InferenceCommand(){
 8002720:	b580      	push	{r7, lr}
 8002722:	b088      	sub	sp, #32
 8002724:	af00      	add	r7, sp, #0

    HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "only result\r\n"), 100);
 8002726:	499a      	ldr	r1, [pc, #616]	; (8002990 <InferenceCommand+0x270>)
 8002728:	489a      	ldr	r0, [pc, #616]	; (8002994 <InferenceCommand+0x274>)
 800272a:	f00f fc19 	bl	8011f60 <siprintf>
 800272e:	4603      	mov	r3, r0
 8002730:	b29a      	uxth	r2, r3
 8002732:	2364      	movs	r3, #100	; 0x64
 8002734:	4997      	ldr	r1, [pc, #604]	; (8002994 <InferenceCommand+0x274>)
 8002736:	4898      	ldr	r0, [pc, #608]	; (8002998 <InferenceCommand+0x278>)
 8002738:	f007 fd1e 	bl	800a178 <HAL_UART_Transmit>

    for (int count =0; count <100000;count ++){
 800273c:	2300      	movs	r3, #0
 800273e:	61fb      	str	r3, [r7, #28]
 8002740:	e11b      	b.n	800297a <InferenceCommand+0x25a>
    	uint8_t tofCount =0;
 8002742:	2300      	movs	r3, #0
 8002744:	76fb      	strb	r3, [r7, #27]
        for (int i = 0; i < NUM_SENSOR; i++) {
 8002746:	2300      	movs	r3, #0
 8002748:	617b      	str	r3, [r7, #20]
 800274a:	e07e      	b.n	800284a <InferenceCommand+0x12a>
    	    uint8_t q = i / 12;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	4a93      	ldr	r2, [pc, #588]	; (800299c <InferenceCommand+0x27c>)
 8002750:	fb82 1203 	smull	r1, r2, r2, r3
 8002754:	1052      	asrs	r2, r2, #1
 8002756:	17db      	asrs	r3, r3, #31
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	72fb      	strb	r3, [r7, #11]
    	    uint8_t r = i % 12;
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	4b8f      	ldr	r3, [pc, #572]	; (800299c <InferenceCommand+0x27c>)
 8002760:	fb83 1302 	smull	r1, r3, r3, r2
 8002764:	1059      	asrs	r1, r3, #1
 8002766:	17d3      	asrs	r3, r2, #31
 8002768:	1ac9      	subs	r1, r1, r3
 800276a:	460b      	mov	r3, r1
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	440b      	add	r3, r1
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	1ad1      	subs	r1, r2, r3
 8002774:	460b      	mov	r3, r1
 8002776:	72bb      	strb	r3, [r7, #10]
    	    uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 8002778:	7afb      	ldrb	r3, [r7, #11]
 800277a:	005b      	lsls	r3, r3, #1
 800277c:	b2db      	uxtb	r3, r3
 800277e:	7aba      	ldrb	r2, [r7, #10]
 8002780:	2a07      	cmp	r2, #7
 8002782:	bf8c      	ite	hi
 8002784:	2201      	movhi	r2, #1
 8002786:	2200      	movls	r2, #0
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	4413      	add	r3, r2
 800278c:	727b      	strb	r3, [r7, #9]
    	    uint8_t channel = (r >= 8) ? r - 8 : r;
 800278e:	7abb      	ldrb	r3, [r7, #10]
 8002790:	2b07      	cmp	r3, #7
 8002792:	d903      	bls.n	800279c <InferenceCommand+0x7c>
 8002794:	7abb      	ldrb	r3, [r7, #10]
 8002796:	3b08      	subs	r3, #8
 8002798:	b2db      	uxtb	r3, r3
 800279a:	e000      	b.n	800279e <InferenceCommand+0x7e>
 800279c:	7abb      	ldrb	r3, [r7, #10]
 800279e:	723b      	strb	r3, [r7, #8]
    	    ResetDevicesExcept(active_device);
 80027a0:	7a7b      	ldrb	r3, [r7, #9]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f001 f848 	bl	8003838 <ResetDevicesExcept>
            setActiveTcaChannel(active_device, channel);
 80027a8:	7a3a      	ldrb	r2, [r7, #8]
 80027aa:	7a7b      	ldrb	r3, [r7, #9]
 80027ac:	4611      	mov	r1, r2
 80027ae:	4618      	mov	r0, r3
 80027b0:	f001 f874 	bl	800389c <setActiveTcaChannel>
            Dev = &vl53l0x_s[i];
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80027ba:	fb02 f303 	mul.w	r3, r2, r3
 80027be:	4a78      	ldr	r2, [pc, #480]	; (80029a0 <InferenceCommand+0x280>)
 80027c0:	4413      	add	r3, r2
 80027c2:	4a78      	ldr	r2, [pc, #480]	; (80029a4 <InferenceCommand+0x284>)
 80027c4:	6013      	str	r3, [r2, #0]
            VL53L0X_PerformContinuousRangingMeasurement(Dev, &RangingData); // 1500 us
 80027c6:	4b77      	ldr	r3, [pc, #476]	; (80029a4 <InferenceCommand+0x284>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4977      	ldr	r1, [pc, #476]	; (80029a8 <InferenceCommand+0x288>)
 80027cc:	4618      	mov	r0, r3
 80027ce:	f00a fbe7 	bl	800cfa0 <VL53L0X_PerformContinuousRangingMeasurement>

            if (RangingData.RangeStatus == 0) {
 80027d2:	4b75      	ldr	r3, [pc, #468]	; (80029a8 <InferenceCommand+0x288>)
 80027d4:	7e1b      	ldrb	r3, [r3, #24]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d134      	bne.n	8002844 <InferenceCommand+0x124>
                float filteredValue = Kalman_Estimate(&filters[i], RangingData.RangeMilliMeter); // 500 us
 80027da:	697a      	ldr	r2, [r7, #20]
 80027dc:	4613      	mov	r3, r2
 80027de:	009b      	lsls	r3, r3, #2
 80027e0:	4413      	add	r3, r2
 80027e2:	009b      	lsls	r3, r3, #2
 80027e4:	4a71      	ldr	r2, [pc, #452]	; (80029ac <InferenceCommand+0x28c>)
 80027e6:	4413      	add	r3, r2
 80027e8:	4a6f      	ldr	r2, [pc, #444]	; (80029a8 <InferenceCommand+0x288>)
 80027ea:	8912      	ldrh	r2, [r2, #8]
 80027ec:	ee07 2a90 	vmov	s15, r2
 80027f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027f4:	eeb0 0a67 	vmov.f32	s0, s15
 80027f8:	4618      	mov	r0, r3
 80027fa:	f7fe ffdd 	bl	80017b8 <Kalman_Estimate>
 80027fe:	ed87 0a01 	vstr	s0, [r7, #4]
                in_data[i]=filteredValue;
 8002802:	4a6b      	ldr	r2, [pc, #428]	; (80029b0 <InferenceCommand+0x290>)
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	4413      	add	r3, r2
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	601a      	str	r2, [r3, #0]
                in_data[i]= (filteredValue-Xmean[i])/Xstd[i];
 800280e:	4a69      	ldr	r2, [pc, #420]	; (80029b4 <InferenceCommand+0x294>)
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	4413      	add	r3, r2
 8002816:	edd3 7a00 	vldr	s15, [r3]
 800281a:	ed97 7a01 	vldr	s14, [r7, #4]
 800281e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002822:	4a65      	ldr	r2, [pc, #404]	; (80029b8 <InferenceCommand+0x298>)
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	009b      	lsls	r3, r3, #2
 8002828:	4413      	add	r3, r2
 800282a:	ed93 7a00 	vldr	s14, [r3]
 800282e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002832:	4a5f      	ldr	r2, [pc, #380]	; (80029b0 <InferenceCommand+0x290>)
 8002834:	697b      	ldr	r3, [r7, #20]
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	4413      	add	r3, r2
 800283a:	edc3 7a00 	vstr	s15, [r3]
                tofCount++;
 800283e:	7efb      	ldrb	r3, [r7, #27]
 8002840:	3301      	adds	r3, #1
 8002842:	76fb      	strb	r3, [r7, #27]
        for (int i = 0; i < NUM_SENSOR; i++) {
 8002844:	697b      	ldr	r3, [r7, #20]
 8002846:	3301      	adds	r3, #1
 8002848:	617b      	str	r3, [r7, #20]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	2b17      	cmp	r3, #23
 800284e:	f77f af7d 	ble.w	800274c <InferenceCommand+0x2c>
            }
        }

		if(tofCount == NUM_SENSOR){
 8002852:	7efb      	ldrb	r3, [r7, #27]
 8002854:	2b18      	cmp	r3, #24
 8002856:	f040 8082 	bne.w	800295e <InferenceCommand+0x23e>
		aiRun(in_data,out_data);
 800285a:	4958      	ldr	r1, [pc, #352]	; (80029bc <InferenceCommand+0x29c>)
 800285c:	4854      	ldr	r0, [pc, #336]	; (80029b0 <InferenceCommand+0x290>)
 800285e:	f7fe fbfb 	bl	8001058 <aiRun>
		out_data[0] = (out_data[0] + 1) * (Fminmax[1] - Fminmax[0]) / 2 + Fminmax[0];
 8002862:	4b56      	ldr	r3, [pc, #344]	; (80029bc <InferenceCommand+0x29c>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800286c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002870:	4b53      	ldr	r3, [pc, #332]	; (80029c0 <InferenceCommand+0x2a0>)
 8002872:	edd3 6a01 	vldr	s13, [r3, #4]
 8002876:	4b52      	ldr	r3, [pc, #328]	; (80029c0 <InferenceCommand+0x2a0>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002880:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002884:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8002888:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800288c:	4b4c      	ldr	r3, [pc, #304]	; (80029c0 <InferenceCommand+0x2a0>)
 800288e:	edd3 7a00 	vldr	s15, [r3]
 8002892:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002896:	4b49      	ldr	r3, [pc, #292]	; (80029bc <InferenceCommand+0x29c>)
 8002898:	edc3 7a00 	vstr	s15, [r3]
		out_data[1] = (out_data[1] + 1) * (Zminmax[1] - Zminmax[0]) / 2 + Zminmax[0];
 800289c:	4b47      	ldr	r3, [pc, #284]	; (80029bc <InferenceCommand+0x29c>)
 800289e:	edd3 7a01 	vldr	s15, [r3, #4]
 80028a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028a6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80028aa:	4b46      	ldr	r3, [pc, #280]	; (80029c4 <InferenceCommand+0x2a4>)
 80028ac:	edd3 6a01 	vldr	s13, [r3, #4]
 80028b0:	4b44      	ldr	r3, [pc, #272]	; (80029c4 <InferenceCommand+0x2a4>)
 80028b2:	edd3 7a00 	vldr	s15, [r3]
 80028b6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80028ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028be:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80028c2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80028c6:	4b3f      	ldr	r3, [pc, #252]	; (80029c4 <InferenceCommand+0x2a4>)
 80028c8:	edd3 7a00 	vldr	s15, [r3]
 80028cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028d0:	4b3a      	ldr	r3, [pc, #232]	; (80029bc <InferenceCommand+0x29c>)
 80028d2:	edc3 7a01 	vstr	s15, [r3, #4]
		for(int k=0; k<4;k++){
 80028d6:	2300      	movs	r3, #0
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	e018      	b.n	800290e <InferenceCommand+0x1ee>
	        HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", out_data[k]), 1000);
 80028dc:	4a37      	ldr	r2, [pc, #220]	; (80029bc <InferenceCommand+0x29c>)
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	009b      	lsls	r3, r3, #2
 80028e2:	4413      	add	r3, r2
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7fd fe5e 	bl	80005a8 <__aeabi_f2d>
 80028ec:	4602      	mov	r2, r0
 80028ee:	460b      	mov	r3, r1
 80028f0:	4935      	ldr	r1, [pc, #212]	; (80029c8 <InferenceCommand+0x2a8>)
 80028f2:	4828      	ldr	r0, [pc, #160]	; (8002994 <InferenceCommand+0x274>)
 80028f4:	f00f fb34 	bl	8011f60 <siprintf>
 80028f8:	4603      	mov	r3, r0
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002900:	4924      	ldr	r1, [pc, #144]	; (8002994 <InferenceCommand+0x274>)
 8002902:	4825      	ldr	r0, [pc, #148]	; (8002998 <InferenceCommand+0x278>)
 8002904:	f007 fc38 	bl	800a178 <HAL_UART_Transmit>
		for(int k=0; k<4;k++){
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	3301      	adds	r3, #1
 800290c:	613b      	str	r3, [r7, #16]
 800290e:	693b      	ldr	r3, [r7, #16]
 8002910:	2b03      	cmp	r3, #3
 8002912:	dde3      	ble.n	80028dc <InferenceCommand+0x1bc>
		}
		float sqSum= out_data[3]*out_data[3] + out_data[4]*out_data[4];
 8002914:	4b29      	ldr	r3, [pc, #164]	; (80029bc <InferenceCommand+0x29c>)
 8002916:	ed93 7a03 	vldr	s14, [r3, #12]
 800291a:	4b28      	ldr	r3, [pc, #160]	; (80029bc <InferenceCommand+0x29c>)
 800291c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002920:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002924:	4b25      	ldr	r3, [pc, #148]	; (80029bc <InferenceCommand+0x29c>)
 8002926:	edd3 6a04 	vldr	s13, [r3, #16]
 800292a:	4b24      	ldr	r3, [pc, #144]	; (80029bc <InferenceCommand+0x29c>)
 800292c:	edd3 7a04 	vldr	s15, [r3, #16]
 8002930:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002934:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002938:	edc7 7a03 	vstr	s15, [r7, #12]
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%.2f ", sqSum), 1000);
 800293c:	68f8      	ldr	r0, [r7, #12]
 800293e:	f7fd fe33 	bl	80005a8 <__aeabi_f2d>
 8002942:	4602      	mov	r2, r0
 8002944:	460b      	mov	r3, r1
 8002946:	4920      	ldr	r1, [pc, #128]	; (80029c8 <InferenceCommand+0x2a8>)
 8002948:	4812      	ldr	r0, [pc, #72]	; (8002994 <InferenceCommand+0x274>)
 800294a:	f00f fb09 	bl	8011f60 <siprintf>
 800294e:	4603      	mov	r3, r0
 8002950:	b29a      	uxth	r2, r3
 8002952:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002956:	490f      	ldr	r1, [pc, #60]	; (8002994 <InferenceCommand+0x274>)
 8002958:	480f      	ldr	r0, [pc, #60]	; (8002998 <InferenceCommand+0x278>)
 800295a:	f007 fc0d 	bl	800a178 <HAL_UART_Transmit>
		}
		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n"), 100);
 800295e:	491b      	ldr	r1, [pc, #108]	; (80029cc <InferenceCommand+0x2ac>)
 8002960:	480c      	ldr	r0, [pc, #48]	; (8002994 <InferenceCommand+0x274>)
 8002962:	f00f fafd 	bl	8011f60 <siprintf>
 8002966:	4603      	mov	r3, r0
 8002968:	b29a      	uxth	r2, r3
 800296a:	2364      	movs	r3, #100	; 0x64
 800296c:	4909      	ldr	r1, [pc, #36]	; (8002994 <InferenceCommand+0x274>)
 800296e:	480a      	ldr	r0, [pc, #40]	; (8002998 <InferenceCommand+0x278>)
 8002970:	f007 fc02 	bl	800a178 <HAL_UART_Transmit>
    for (int count =0; count <100000;count ++){
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	3301      	adds	r3, #1
 8002978:	61fb      	str	r3, [r7, #28]
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	4a14      	ldr	r2, [pc, #80]	; (80029d0 <InferenceCommand+0x2b0>)
 800297e:	4293      	cmp	r3, r2
 8002980:	f77f aedf 	ble.w	8002742 <InferenceCommand+0x22>
    }

}
 8002984:	bf00      	nop
 8002986:	bf00      	nop
 8002988:	3720      	adds	r7, #32
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	08017458 	.word	0x08017458
 8002994:	20007b70 	.word	0x20007b70
 8002998:	20007bf4 	.word	0x20007bf4
 800299c:	2aaaaaab 	.word	0x2aaaaaab
 80029a0:	20007d40 	.word	0x20007d40
 80029a4:	2000a2c0 	.word	0x2000a2c0
 80029a8:	20007d24 	.word	0x20007d24
 80029ac:	200078f4 	.word	0x200078f4
 80029b0:	20000660 	.word	0x20000660
 80029b4:	200000c4 	.word	0x200000c4
 80029b8:	20000124 	.word	0x20000124
 80029bc:	200006c0 	.word	0x200006c0
 80029c0:	20000184 	.word	0x20000184
 80029c4:	2000018c 	.word	0x2000018c
 80029c8:	08017468 	.word	0x08017468
 80029cc:	08017348 	.word	0x08017348
 80029d0:	0001869f 	.word	0x0001869f

080029d4 <SetSensorCommand>:
void SetSensorCommand(){
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "SetCommand\n\r"), 100);
 80029da:	49a2      	ldr	r1, [pc, #648]	; (8002c64 <SetSensorCommand+0x290>)
 80029dc:	48a2      	ldr	r0, [pc, #648]	; (8002c68 <SetSensorCommand+0x294>)
 80029de:	f00f fabf 	bl	8011f60 <siprintf>
 80029e2:	4603      	mov	r3, r0
 80029e4:	b29a      	uxth	r2, r3
 80029e6:	2364      	movs	r3, #100	; 0x64
 80029e8:	499f      	ldr	r1, [pc, #636]	; (8002c68 <SetSensorCommand+0x294>)
 80029ea:	48a0      	ldr	r0, [pc, #640]	; (8002c6c <SetSensorCommand+0x298>)
 80029ec:	f007 fbc4 	bl	800a178 <HAL_UART_Transmit>

	ResetAllDevices();
 80029f0:	f000 fef6 	bl	80037e0 <ResetAllDevices>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 80029f4:	2300      	movs	r3, #0
 80029f6:	607b      	str	r3, [r7, #4]
 80029f8:	e12b      	b.n	8002c52 <SetSensorCommand+0x27e>
  	    uint8_t q = i / 12;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4a9c      	ldr	r2, [pc, #624]	; (8002c70 <SetSensorCommand+0x29c>)
 80029fe:	fb82 1203 	smull	r1, r2, r2, r3
 8002a02:	1052      	asrs	r2, r2, #1
 8002a04:	17db      	asrs	r3, r3, #31
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	70fb      	strb	r3, [r7, #3]
  	    uint8_t r = i % 12;
 8002a0a:	687a      	ldr	r2, [r7, #4]
 8002a0c:	4b98      	ldr	r3, [pc, #608]	; (8002c70 <SetSensorCommand+0x29c>)
 8002a0e:	fb83 1302 	smull	r1, r3, r3, r2
 8002a12:	1059      	asrs	r1, r3, #1
 8002a14:	17d3      	asrs	r3, r2, #31
 8002a16:	1ac9      	subs	r1, r1, r3
 8002a18:	460b      	mov	r3, r1
 8002a1a:	005b      	lsls	r3, r3, #1
 8002a1c:	440b      	add	r3, r1
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	1ad1      	subs	r1, r2, r3
 8002a22:	460b      	mov	r3, r1
 8002a24:	70bb      	strb	r3, [r7, #2]
  	    uint8_t active_device = q * 2 + (r >= 8 ? 1 : 0);
 8002a26:	78fb      	ldrb	r3, [r7, #3]
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	b2db      	uxtb	r3, r3
 8002a2c:	78ba      	ldrb	r2, [r7, #2]
 8002a2e:	2a07      	cmp	r2, #7
 8002a30:	bf8c      	ite	hi
 8002a32:	2201      	movhi	r2, #1
 8002a34:	2200      	movls	r2, #0
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	4413      	add	r3, r2
 8002a3a:	707b      	strb	r3, [r7, #1]
  	    uint8_t channel = (r >= 8) ? r - 8 : r;
 8002a3c:	78bb      	ldrb	r3, [r7, #2]
 8002a3e:	2b07      	cmp	r3, #7
 8002a40:	d903      	bls.n	8002a4a <SetSensorCommand+0x76>
 8002a42:	78bb      	ldrb	r3, [r7, #2]
 8002a44:	3b08      	subs	r3, #8
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	e000      	b.n	8002a4c <SetSensorCommand+0x78>
 8002a4a:	78bb      	ldrb	r3, [r7, #2]
 8002a4c:	703b      	strb	r3, [r7, #0]

        ResetDevicesExcept(active_device);
 8002a4e:	787b      	ldrb	r3, [r7, #1]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f000 fef1 	bl	8003838 <ResetDevicesExcept>
        setActiveTcaChannel(active_device,channel);
 8002a56:	783a      	ldrb	r2, [r7, #0]
 8002a58:	787b      	ldrb	r3, [r7, #1]
 8002a5a:	4611      	mov	r1, r2
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f000 ff1d 	bl	800389c <setActiveTcaChannel>

  		Dev = &vl53l0x_s[i];
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8002a68:	fb02 f303 	mul.w	r3, r2, r3
 8002a6c:	4a81      	ldr	r2, [pc, #516]	; (8002c74 <SetSensorCommand+0x2a0>)
 8002a6e:	4413      	add	r3, r2
 8002a70:	4a81      	ldr	r2, [pc, #516]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002a72:	6013      	str	r3, [r2, #0]
  		Dev->I2cHandle = &hi2c1;
 8002a74:	4b80      	ldr	r3, [pc, #512]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4a80      	ldr	r2, [pc, #512]	; (8002c7c <SetSensorCommand+0x2a8>)
 8002a7a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  		Dev->I2cDevAddr = VL53L0X_ADDR;
 8002a7e:	4b7e      	ldr	r3, [pc, #504]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	2252      	movs	r2, #82	; 0x52
 8002a84:	f883 2160 	strb.w	r2, [r3, #352]	; 0x160

  		VL53L0X_WaitDeviceBooted( Dev );
 8002a88:	4b7b      	ldr	r3, [pc, #492]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f009 f895 	bl	800bbbc <VL53L0X_WaitDeviceBooted>
  		VL53L0X_DataInit( Dev );
 8002a92:	4b79      	ldr	r3, [pc, #484]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4618      	mov	r0, r3
 8002a98:	f008 fdaa 	bl	800b5f0 <VL53L0X_DataInit>
  		VL53L0X_StaticInit( Dev );
 8002a9c:	4b76      	ldr	r3, [pc, #472]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f008 ff09 	bl	800b8b8 <VL53L0X_StaticInit>
  		VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 8002aa6:	4b74      	ldr	r3, [pc, #464]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	2101      	movs	r1, #1
 8002aac:	4618      	mov	r0, r3
 8002aae:	f009 f923 	bl	800bcf8 <VL53L0X_SetDeviceMode>

		VL53L0X_SetReferenceSpads(Dev, refSpadCountHost[i], isApertureSpadsHost[i]);
 8002ab2:	4b71      	ldr	r3, [pc, #452]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002ab4:	6818      	ldr	r0, [r3, #0]
 8002ab6:	4a72      	ldr	r2, [pc, #456]	; (8002c80 <SetSensorCommand+0x2ac>)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002abe:	4a71      	ldr	r2, [pc, #452]	; (8002c84 <SetSensorCommand+0x2b0>)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	461a      	mov	r2, r3
 8002ac8:	f00a fa3e 	bl	800cf48 <VL53L0X_SetReferenceSpads>
  		VL53L0X_SetRefCalibration(Dev, VhvSettingsHost[i], PhaseCalHost[i]);
 8002acc:	4b6a      	ldr	r3, [pc, #424]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002ace:	6818      	ldr	r0, [r3, #0]
 8002ad0:	4a6d      	ldr	r2, [pc, #436]	; (8002c88 <SetSensorCommand+0x2b4>)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	7819      	ldrb	r1, [r3, #0]
 8002ad8:	4a6c      	ldr	r2, [pc, #432]	; (8002c8c <SetSensorCommand+0x2b8>)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	4413      	add	r3, r2
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	f009 fb85 	bl	800c1f0 <VL53L0X_SetRefCalibration>


  		VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
 8002ae6:	4b64      	ldr	r3, [pc, #400]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	2201      	movs	r2, #1
 8002aec:	2100      	movs	r1, #0
 8002aee:	4618      	mov	r0, r3
 8002af0:	f009 fb96 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
 8002af4:	4b60      	ldr	r3, [pc, #384]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	2201      	movs	r2, #1
 8002afa:	2101      	movs	r1, #1
 8002afc:	4618      	mov	r0, r3
 8002afe:	f009 fb8f 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
  		VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, (FixPoint1616_t)(0.1*65536));
 8002b02:	4b5d      	ldr	r3, [pc, #372]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f641 1299 	movw	r2, #6553	; 0x1999
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f009 fc37 	bl	800c380 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t)(60*65536));
 8002b12:	4b59      	ldr	r3, [pc, #356]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	f009 fc2f 	bl	800c380 <VL53L0X_SetLimitCheckValue>
  		VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev, 33000);
 8002b22:	4b55      	ldr	r3, [pc, #340]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f248 01e8 	movw	r1, #33000	; 0x80e8
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f009 f942 	bl	800bdb4 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
  		VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, 18);
 8002b30:	4b51      	ldr	r3, [pc, #324]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2212      	movs	r2, #18
 8002b36:	2100      	movs	r1, #0
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f009 f961 	bl	800be00 <VL53L0X_SetVcselPulsePeriod>
  		VL53L0X_SetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, 14);
 8002b3e:	4b4e      	ldr	r3, [pc, #312]	; (8002c78 <SetSensorCommand+0x2a4>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	220e      	movs	r2, #14
 8002b44:	2101      	movs	r1, #1
 8002b46:	4618      	mov	r0, r3
 8002b48:	f009 f95a 	bl	800be00 <VL53L0X_SetVcselPulsePeriod>

		Kalman_Init(&filters[i], Q, R, P, 0);  // Q, R, P, ?
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	4613      	mov	r3, r2
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	4413      	add	r3, r2
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	4a4e      	ldr	r2, [pc, #312]	; (8002c90 <SetSensorCommand+0x2bc>)
 8002b58:	4413      	add	r3, r2
 8002b5a:	4a4e      	ldr	r2, [pc, #312]	; (8002c94 <SetSensorCommand+0x2c0>)
 8002b5c:	edd2 7a00 	vldr	s15, [r2]
 8002b60:	4a4d      	ldr	r2, [pc, #308]	; (8002c98 <SetSensorCommand+0x2c4>)
 8002b62:	ed92 7a00 	vldr	s14, [r2]
 8002b66:	4a4d      	ldr	r2, [pc, #308]	; (8002c9c <SetSensorCommand+0x2c8>)
 8002b68:	edd2 6a00 	vldr	s13, [r2]
 8002b6c:	eddf 1a4c 	vldr	s3, [pc, #304]	; 8002ca0 <SetSensorCommand+0x2cc>
 8002b70:	eeb0 1a66 	vmov.f32	s2, s13
 8002b74:	eef0 0a47 	vmov.f32	s1, s14
 8002b78:	eeb0 0a67 	vmov.f32	s0, s15
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f7fe fdfd 	bl	800177c <Kalman_Init>

 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d:(",i), 100);
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	4947      	ldr	r1, [pc, #284]	; (8002ca4 <SetSensorCommand+0x2d0>)
 8002b86:	4838      	ldr	r0, [pc, #224]	; (8002c68 <SetSensorCommand+0x294>)
 8002b88:	f00f f9ea 	bl	8011f60 <siprintf>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	b29a      	uxth	r2, r3
 8002b90:	2364      	movs	r3, #100	; 0x64
 8002b92:	4935      	ldr	r1, [pc, #212]	; (8002c68 <SetSensorCommand+0x294>)
 8002b94:	4835      	ldr	r0, [pc, #212]	; (8002c6c <SetSensorCommand+0x298>)
 8002b96:	f007 faef 	bl	800a178 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02lu ",refSpadCountHost[i]), 100);
 8002b9a:	4a39      	ldr	r2, [pc, #228]	; (8002c80 <SetSensorCommand+0x2ac>)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	4940      	ldr	r1, [pc, #256]	; (8002ca8 <SetSensorCommand+0x2d4>)
 8002ba6:	4830      	ldr	r0, [pc, #192]	; (8002c68 <SetSensorCommand+0x294>)
 8002ba8:	f00f f9da 	bl	8011f60 <siprintf>
 8002bac:	4603      	mov	r3, r0
 8002bae:	b29a      	uxth	r2, r3
 8002bb0:	2364      	movs	r3, #100	; 0x64
 8002bb2:	492d      	ldr	r1, [pc, #180]	; (8002c68 <SetSensorCommand+0x294>)
 8002bb4:	482d      	ldr	r0, [pc, #180]	; (8002c6c <SetSensorCommand+0x298>)
 8002bb6:	f007 fadf 	bl	800a178 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d ",isApertureSpadsHost[i]), 100);
 8002bba:	4a32      	ldr	r2, [pc, #200]	; (8002c84 <SetSensorCommand+0x2b0>)
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	4939      	ldr	r1, [pc, #228]	; (8002cac <SetSensorCommand+0x2d8>)
 8002bc6:	4828      	ldr	r0, [pc, #160]	; (8002c68 <SetSensorCommand+0x294>)
 8002bc8:	f00f f9ca 	bl	8011f60 <siprintf>
 8002bcc:	4603      	mov	r3, r0
 8002bce:	b29a      	uxth	r2, r3
 8002bd0:	2364      	movs	r3, #100	; 0x64
 8002bd2:	4925      	ldr	r1, [pc, #148]	; (8002c68 <SetSensorCommand+0x294>)
 8002bd4:	4825      	ldr	r0, [pc, #148]	; (8002c6c <SetSensorCommand+0x298>)
 8002bd6:	f007 facf 	bl	800a178 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d ",VhvSettingsHost[i]), 100);
 8002bda:	4a2b      	ldr	r2, [pc, #172]	; (8002c88 <SetSensorCommand+0x2b4>)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	4413      	add	r3, r2
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	461a      	mov	r2, r3
 8002be4:	4931      	ldr	r1, [pc, #196]	; (8002cac <SetSensorCommand+0x2d8>)
 8002be6:	4820      	ldr	r0, [pc, #128]	; (8002c68 <SetSensorCommand+0x294>)
 8002be8:	f00f f9ba 	bl	8011f60 <siprintf>
 8002bec:	4603      	mov	r3, r0
 8002bee:	b29a      	uxth	r2, r3
 8002bf0:	2364      	movs	r3, #100	; 0x64
 8002bf2:	491d      	ldr	r1, [pc, #116]	; (8002c68 <SetSensorCommand+0x294>)
 8002bf4:	481d      	ldr	r0, [pc, #116]	; (8002c6c <SetSensorCommand+0x298>)
 8002bf6:	f007 fabf 	bl	800a178 <HAL_UART_Transmit>
 		HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "%02d) ",PhaseCalHost[i]), 100);
 8002bfa:	4a24      	ldr	r2, [pc, #144]	; (8002c8c <SetSensorCommand+0x2b8>)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	4413      	add	r3, r2
 8002c00:	781b      	ldrb	r3, [r3, #0]
 8002c02:	461a      	mov	r2, r3
 8002c04:	492a      	ldr	r1, [pc, #168]	; (8002cb0 <SetSensorCommand+0x2dc>)
 8002c06:	4818      	ldr	r0, [pc, #96]	; (8002c68 <SetSensorCommand+0x294>)
 8002c08:	f00f f9aa 	bl	8011f60 <siprintf>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	b29a      	uxth	r2, r3
 8002c10:	2364      	movs	r3, #100	; 0x64
 8002c12:	4915      	ldr	r1, [pc, #84]	; (8002c68 <SetSensorCommand+0x294>)
 8002c14:	4815      	ldr	r0, [pc, #84]	; (8002c6c <SetSensorCommand+0x298>)
 8002c16:	f007 faaf 	bl	800a178 <HAL_UART_Transmit>
 		if(i%12 ==11){HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "\n\r"), 100);}
 8002c1a:	6879      	ldr	r1, [r7, #4]
 8002c1c:	4b14      	ldr	r3, [pc, #80]	; (8002c70 <SetSensorCommand+0x29c>)
 8002c1e:	fb83 2301 	smull	r2, r3, r3, r1
 8002c22:	105a      	asrs	r2, r3, #1
 8002c24:	17cb      	asrs	r3, r1, #31
 8002c26:	1ad2      	subs	r2, r2, r3
 8002c28:	4613      	mov	r3, r2
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	4413      	add	r3, r2
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	1aca      	subs	r2, r1, r3
 8002c32:	2a0b      	cmp	r2, #11
 8002c34:	d10a      	bne.n	8002c4c <SetSensorCommand+0x278>
 8002c36:	491f      	ldr	r1, [pc, #124]	; (8002cb4 <SetSensorCommand+0x2e0>)
 8002c38:	480b      	ldr	r0, [pc, #44]	; (8002c68 <SetSensorCommand+0x294>)
 8002c3a:	f00f f991 	bl	8011f60 <siprintf>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	b29a      	uxth	r2, r3
 8002c42:	2364      	movs	r3, #100	; 0x64
 8002c44:	4908      	ldr	r1, [pc, #32]	; (8002c68 <SetSensorCommand+0x294>)
 8002c46:	4809      	ldr	r0, [pc, #36]	; (8002c6c <SetSensorCommand+0x298>)
 8002c48:	f007 fa96 	bl	800a178 <HAL_UART_Transmit>
  	for (int i = 0; i < NUM_SENSOR; i++) {
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3301      	adds	r3, #1
 8002c50:	607b      	str	r3, [r7, #4]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2b17      	cmp	r3, #23
 8002c56:	f77f aed0 	ble.w	80029fa <SetSensorCommand+0x26>

  	}
}
 8002c5a:	bf00      	nop
 8002c5c:	bf00      	nop
 8002c5e:	3708      	adds	r7, #8
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	08017470 	.word	0x08017470
 8002c68:	20007b70 	.word	0x20007b70
 8002c6c:	20007bf4 	.word	0x20007bf4
 8002c70:	2aaaaaab 	.word	0x2aaaaaab
 8002c74:	20007d40 	.word	0x20007d40
 8002c78:	2000a2c0 	.word	0x2000a2c0
 8002c7c:	200078a0 	.word	0x200078a0
 8002c80:	20000010 	.word	0x20000010
 8002c84:	20000070 	.word	0x20000070
 8002c88:	20000088 	.word	0x20000088
 8002c8c:	200000a0 	.word	0x200000a0
 8002c90:	200078f4 	.word	0x200078f4
 8002c94:	20000000 	.word	0x20000000
 8002c98:	20000004 	.word	0x20000004
 8002c9c:	20000008 	.word	0x20000008
 8002ca0:	00000000 	.word	0x00000000
 8002ca4:	08017480 	.word	0x08017480
 8002ca8:	08017488 	.word	0x08017488
 8002cac:	08017390 	.word	0x08017390
 8002cb0:	08017490 	.word	0x08017490
 8002cb4:	08017398 	.word	0x08017398

08002cb8 <main>:

/* USER CODE END 0 */

int main(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002cbc:	f000 fe39 	bl	8003932 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002cc0:	f000 f838 	bl	8002d34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002cc4:	f7fe fb62 	bl	800138c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002cc8:	f7fe fcb8 	bl	800163c <MX_I2C1_Init>
  MX_TIM7_Init();
 8002ccc:	f000 fb7e 	bl	80033cc <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8002cd0:	f000 fc1a 	bl	8003508 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8002cd4:	f000 fb04 	bl	80032e0 <MX_TIM2_Init>
  MX_CRC_Init();
 8002cd8:	f7fe fb16 	bl	8001308 <MX_CRC_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8002cdc:	f000 f896 	bl	8002e0c <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2,TIM_CHANNEL_1);
 8002ce0:	2100      	movs	r1, #0
 8002ce2:	480f      	ldr	r0, [pc, #60]	; (8002d20 <main+0x68>)
 8002ce4:	f005 fa90 	bl	8008208 <HAL_TIM_PWM_Start>

  // Initialize the HX711
  HX711_Init();
 8002ce8:	f7fe fc08 	bl	80014fc <HX711_Init>

  /* UART interrupt initialization */
  HAL_UART_Transmit(&huart1, (uint8_t*)txMsg, sprintf((char*)txMsg, "JH TACTS test\n\r"), 100);
 8002cec:	490d      	ldr	r1, [pc, #52]	; (8002d24 <main+0x6c>)
 8002cee:	480e      	ldr	r0, [pc, #56]	; (8002d28 <main+0x70>)
 8002cf0:	f00f f936 	bl	8011f60 <siprintf>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	b29a      	uxth	r2, r3
 8002cf8:	2364      	movs	r3, #100	; 0x64
 8002cfa:	490b      	ldr	r1, [pc, #44]	; (8002d28 <main+0x70>)
 8002cfc:	480b      	ldr	r0, [pc, #44]	; (8002d2c <main+0x74>)
 8002cfe:	f007 fa3b 	bl	800a178 <HAL_UART_Transmit>
  startMsg();
 8002d02:	f000 fce9 	bl	80036d8 <startMsg>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  if(ReceiveUartMessage(&huart1, rxMsg, sizeof(rxMsg)) == HAL_OK)
 8002d06:	2241      	movs	r2, #65	; 0x41
 8002d08:	4909      	ldr	r1, [pc, #36]	; (8002d30 <main+0x78>)
 8002d0a:	4808      	ldr	r0, [pc, #32]	; (8002d2c <main+0x74>)
 8002d0c:	f000 fcae 	bl	800366c <ReceiveUartMessage>
 8002d10:	4603      	mov	r3, r0
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1f7      	bne.n	8002d06 <main+0x4e>
	  {
	      ProcessCommand(rxMsg);
 8002d16:	4806      	ldr	r0, [pc, #24]	; (8002d30 <main+0x78>)
 8002d18:	f7fe fd9e 	bl	8001858 <ProcessCommand>
	  if(ReceiveUartMessage(&huart1, rxMsg, sizeof(rxMsg)) == HAL_OK)
 8002d1c:	e7f3      	b.n	8002d06 <main+0x4e>
 8002d1e:	bf00      	nop
 8002d20:	20007ad8 	.word	0x20007ad8
 8002d24:	08017498 	.word	0x08017498
 8002d28:	20007b70 	.word	0x20007b70
 8002d2c:	20007bf4 	.word	0x20007bf4
 8002d30:	20007bb0 	.word	0x20007bb0

08002d34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	b094      	sub	sp, #80	; 0x50
 8002d38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d3a:	f107 0320 	add.w	r3, r7, #32
 8002d3e:	2230      	movs	r2, #48	; 0x30
 8002d40:	2100      	movs	r1, #0
 8002d42:	4618      	mov	r0, r3
 8002d44:	f00e f994 	bl	8011070 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d48:	f107 030c 	add.w	r3, r7, #12
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	601a      	str	r2, [r3, #0]
 8002d50:	605a      	str	r2, [r3, #4]
 8002d52:	609a      	str	r2, [r3, #8]
 8002d54:	60da      	str	r2, [r3, #12]
 8002d56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d58:	4b2a      	ldr	r3, [pc, #168]	; (8002e04 <SystemClock_Config+0xd0>)
 8002d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d5c:	4a29      	ldr	r2, [pc, #164]	; (8002e04 <SystemClock_Config+0xd0>)
 8002d5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d62:	6413      	str	r3, [r2, #64]	; 0x40
 8002d64:	4b27      	ldr	r3, [pc, #156]	; (8002e04 <SystemClock_Config+0xd0>)
 8002d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d6c:	60bb      	str	r3, [r7, #8]
 8002d6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d70:	4b25      	ldr	r3, [pc, #148]	; (8002e08 <SystemClock_Config+0xd4>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	4a24      	ldr	r2, [pc, #144]	; (8002e08 <SystemClock_Config+0xd4>)
 8002d76:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d7a:	6013      	str	r3, [r2, #0]
 8002d7c:	4b22      	ldr	r3, [pc, #136]	; (8002e08 <SystemClock_Config+0xd4>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d84:	607b      	str	r3, [r7, #4]
 8002d86:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002d88:	2301      	movs	r3, #1
 8002d8a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002d8c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002d90:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d92:	2302      	movs	r3, #2
 8002d94:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d96:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002d9c:	2304      	movs	r3, #4
 8002d9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002da0:	23d8      	movs	r3, #216	; 0xd8
 8002da2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002da4:	2302      	movs	r3, #2
 8002da6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002da8:	2302      	movs	r3, #2
 8002daa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dac:	f107 0320 	add.w	r3, r7, #32
 8002db0:	4618      	mov	r0, r3
 8002db2:	f003 f9bf 	bl	8006134 <HAL_RCC_OscConfig>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002dbc:	f000 f862 	bl	8002e84 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002dc0:	f003 f968 	bl	8006094 <HAL_PWREx_EnableOverDrive>
 8002dc4:	4603      	mov	r3, r0
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002dca:	f000 f85b 	bl	8002e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002dce:	230f      	movs	r3, #15
 8002dd0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002dda:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002dde:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002de0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002de4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002de6:	f107 030c 	add.w	r3, r7, #12
 8002dea:	2107      	movs	r1, #7
 8002dec:	4618      	mov	r0, r3
 8002dee:	f003 fcfb 	bl	80067e8 <HAL_RCC_ClockConfig>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d001      	beq.n	8002dfc <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002df8:	f000 f844 	bl	8002e84 <Error_Handler>
  }
}
 8002dfc:	bf00      	nop
 8002dfe:	3750      	adds	r7, #80	; 0x50
 8002e00:	46bd      	mov	sp, r7
 8002e02:	bd80      	pop	{r7, pc}
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40007000 	.word	0x40007000

08002e0c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	af00      	add	r7, sp, #0
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002e10:	2200      	movs	r2, #0
 8002e12:	2100      	movs	r1, #0
 8002e14:	2025      	movs	r0, #37	; 0x25
 8002e16:	f000 fefd 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002e1a:	2025      	movs	r0, #37	; 0x25
 8002e1c:	f000 ff26 	bl	8003c6c <HAL_NVIC_EnableIRQ>
  /* I2C1_ER_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002e20:	2200      	movs	r2, #0
 8002e22:	2100      	movs	r1, #0
 8002e24:	2020      	movs	r0, #32
 8002e26:	f000 fef5 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002e2a:	2020      	movs	r0, #32
 8002e2c:	f000 ff1e 	bl	8003c6c <HAL_NVIC_EnableIRQ>
  /* I2C1_EV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002e30:	2200      	movs	r2, #0
 8002e32:	2100      	movs	r1, #0
 8002e34:	201f      	movs	r0, #31
 8002e36:	f000 feed 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002e3a:	201f      	movs	r0, #31
 8002e3c:	f000 ff16 	bl	8003c6c <HAL_NVIC_EnableIRQ>
  /* EXTI15_10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002e40:	2200      	movs	r2, #0
 8002e42:	2100      	movs	r1, #0
 8002e44:	2028      	movs	r0, #40	; 0x28
 8002e46:	f000 fee5 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002e4a:	2028      	movs	r0, #40	; 0x28
 8002e4c:	f000 ff0e 	bl	8003c6c <HAL_NVIC_EnableIRQ>
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002e50:	2200      	movs	r2, #0
 8002e52:	2100      	movs	r1, #0
 8002e54:	2017      	movs	r0, #23
 8002e56:	f000 fedd 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002e5a:	2017      	movs	r0, #23
 8002e5c:	f000 ff06 	bl	8003c6c <HAL_NVIC_EnableIRQ>
  /* TIM7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8002e60:	2200      	movs	r2, #0
 8002e62:	2100      	movs	r1, #0
 8002e64:	2037      	movs	r0, #55	; 0x37
 8002e66:	f000 fed5 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002e6a:	2037      	movs	r0, #55	; 0x37
 8002e6c:	f000 fefe 	bl	8003c6c <HAL_NVIC_EnableIRQ>
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002e70:	2200      	movs	r2, #0
 8002e72:	2100      	movs	r1, #0
 8002e74:	201c      	movs	r0, #28
 8002e76:	f000 fecd 	bl	8003c14 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002e7a:	201c      	movs	r0, #28
 8002e7c:	f000 fef6 	bl	8003c6c <HAL_NVIC_EnableIRQ>
}
 8002e80:	bf00      	nop
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e84:	b480      	push	{r7}
 8002e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e88:	b672      	cpsid	i
}
 8002e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e8c:	e7fe      	b.n	8002e8c <Error_Handler+0x8>

08002e8e <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b083      	sub	sp, #12
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]
 8002e96:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8002e98:	bf00      	nop
 8002e9a:	370c      	adds	r7, #12
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea2:	4770      	bx	lr

08002ea4 <stepRev>:
#include "tim.h"

#define PULSE 200
#define GEAR 139

void stepRev(int ANG) {
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b086      	sub	sp, #24
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
	// ENA D2 PG7 GPIOG GPIO_PIN_6
	// CLK D3 PB4 GPIOB GPIO_PIN_4
	// DIR D4 PG7 GPIOG GPIO_PIN_7


  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET);  // ENA
 8002eac:	2200      	movs	r2, #0
 8002eae:	2140      	movs	r1, #64	; 0x40
 8002eb0:	482e      	ldr	r0, [pc, #184]	; (8002f6c <stepRev+0xc8>)
 8002eb2:	f001 fc7f 	bl	80047b4 <HAL_GPIO_WritePin>

  if (ANG != 0) {
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d04e      	beq.n	8002f5a <stepRev+0xb6>
    int direction = (ANG > 0) ? 1 : -1;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	dd01      	ble.n	8002ec6 <stepRev+0x22>
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e001      	b.n	8002eca <stepRev+0x26>
 8002ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8002eca:	613b      	str	r3, [r7, #16]
    ANG *= direction;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	fb02 f303 	mul.w	r3, r2, r3
 8002ed4:	607b      	str	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	bf0c      	ite	eq
 8002edc:	2301      	moveq	r3, #1
 8002ede:	2300      	movne	r3, #0
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	461a      	mov	r2, r3
 8002ee4:	2180      	movs	r1, #128	; 0x80
 8002ee6:	4821      	ldr	r0, [pc, #132]	; (8002f6c <stepRev+0xc8>)
 8002ee8:	f001 fc64 	bl	80047b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8002eec:	2200      	movs	r2, #0
 8002eee:	2140      	movs	r1, #64	; 0x40
 8002ef0:	481e      	ldr	r0, [pc, #120]	; (8002f6c <stepRev+0xc8>)
 8002ef2:	f001 fc5f 	bl	80047b4 <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * GEAR * ANG / 360.0;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	f646 4298 	movw	r2, #27800	; 0x6c98
 8002efc:	fb02 f303 	mul.w	r3, r2, r3
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fd fb3f 	bl	8000584 <__aeabi_i2d>
 8002f06:	f04f 0200 	mov.w	r2, #0
 8002f0a:	4b19      	ldr	r3, [pc, #100]	; (8002f70 <stepRev+0xcc>)
 8002f0c:	f7fd fcce 	bl	80008ac <__aeabi_ddiv>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4610      	mov	r0, r2
 8002f16:	4619      	mov	r1, r3
 8002f18:	f7fd fe76 	bl	8000c08 <__aeabi_d2uiz>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	60fb      	str	r3, [r7, #12]
    uint32_t pulse_delay_ms_ = 1; // 6rpm
 8002f20:	2301      	movs	r3, #1
 8002f22:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < steps; i++) {
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
 8002f28:	e012      	b.n	8002f50 <stepRev+0xac>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET); //CLK
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	2110      	movs	r1, #16
 8002f2e:	4811      	ldr	r0, [pc, #68]	; (8002f74 <stepRev+0xd0>)
 8002f30:	f001 fc40 	bl	80047b4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8002f34:	68b8      	ldr	r0, [r7, #8]
 8002f36:	f000 fd59 	bl	80039ec <HAL_Delay>
      HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET); //CLK
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	2110      	movs	r1, #16
 8002f3e:	480d      	ldr	r0, [pc, #52]	; (8002f74 <stepRev+0xd0>)
 8002f40:	f001 fc38 	bl	80047b4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 8002f44:	68b8      	ldr	r0, [r7, #8]
 8002f46:	f000 fd51 	bl	80039ec <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	617b      	str	r3, [r7, #20]
 8002f50:	697b      	ldr	r3, [r7, #20]
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	429a      	cmp	r2, r3
 8002f56:	d8e8      	bhi.n	8002f2a <stepRev+0x86>
  }
  else {
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
  }

}
 8002f58:	e004      	b.n	8002f64 <stepRev+0xc0>
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, GPIO_PIN_RESET); // ENA
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2140      	movs	r1, #64	; 0x40
 8002f5e:	4803      	ldr	r0, [pc, #12]	; (8002f6c <stepRev+0xc8>)
 8002f60:	f001 fc28 	bl	80047b4 <HAL_GPIO_WritePin>
}
 8002f64:	bf00      	nop
 8002f66:	3718      	adds	r7, #24
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40021800 	.word	0x40021800
 8002f70:	40768000 	.word	0x40768000
 8002f74:	40020400 	.word	0x40020400

08002f78 <stepLin>:

void stepLin(int DIST) {
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b088      	sub	sp, #32
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]

	// ENA D5 PI0 GPIOI GPIO_PIN_0
	// CLK D8 PI2 GPIOI GPIO_PIN_2
	// DIR D7 PI3 GPIOI GPIO_PIN_3

	float ANG = DIST * 360.0 / 8; // 1 rev -> 8 mm
 8002f80:	6878      	ldr	r0, [r7, #4]
 8002f82:	f7fd faff 	bl	8000584 <__aeabi_i2d>
 8002f86:	f04f 0200 	mov.w	r2, #0
 8002f8a:	4b44      	ldr	r3, [pc, #272]	; (800309c <stepLin+0x124>)
 8002f8c:	f7fd fb64 	bl	8000658 <__aeabi_dmul>
 8002f90:	4602      	mov	r2, r0
 8002f92:	460b      	mov	r3, r1
 8002f94:	4610      	mov	r0, r2
 8002f96:	4619      	mov	r1, r3
 8002f98:	f04f 0200 	mov.w	r2, #0
 8002f9c:	4b40      	ldr	r3, [pc, #256]	; (80030a0 <stepLin+0x128>)
 8002f9e:	f7fd fc85 	bl	80008ac <__aeabi_ddiv>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	4610      	mov	r0, r2
 8002fa8:	4619      	mov	r1, r3
 8002faa:	f7fd fe4d 	bl	8000c48 <__aeabi_d2f>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	61bb      	str	r3, [r7, #24]


  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 8002fb2:	2201      	movs	r2, #1
 8002fb4:	2101      	movs	r1, #1
 8002fb6:	483b      	ldr	r0, [pc, #236]	; (80030a4 <stepLin+0x12c>)
 8002fb8:	f001 fbfc 	bl	80047b4 <HAL_GPIO_WritePin>

  if (ANG != 0) {
 8002fbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002fc0:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002fc4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc8:	d05a      	beq.n	8003080 <stepLin+0x108>
    int direction = (ANG > 0) ? 1 : -1;
 8002fca:	edd7 7a06 	vldr	s15, [r7, #24]
 8002fce:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002fd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd6:	dd01      	ble.n	8002fdc <stepLin+0x64>
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e001      	b.n	8002fe0 <stepLin+0x68>
 8002fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8002fe0:	617b      	str	r3, [r7, #20]
    ANG *= direction;
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	ee07 3a90 	vmov	s15, r3
 8002fe8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fec:	ed97 7a06 	vldr	s14, [r7, #24]
 8002ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ff4:	edc7 7a06 	vstr	s15, [r7, #24]
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_3, direction == 1 ? GPIO_PIN_SET : GPIO_PIN_RESET); // DIR
 8002ff8:	697b      	ldr	r3, [r7, #20]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	bf0c      	ite	eq
 8002ffe:	2301      	moveq	r3, #1
 8003000:	2300      	movne	r3, #0
 8003002:	b2db      	uxtb	r3, r3
 8003004:	461a      	mov	r2, r3
 8003006:	2108      	movs	r1, #8
 8003008:	4826      	ldr	r0, [pc, #152]	; (80030a4 <stepLin+0x12c>)
 800300a:	f001 fbd3 	bl	80047b4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 800300e:	2200      	movs	r2, #0
 8003010:	2101      	movs	r1, #1
 8003012:	4824      	ldr	r0, [pc, #144]	; (80030a4 <stepLin+0x12c>)
 8003014:	f001 fbce 	bl	80047b4 <HAL_GPIO_WritePin>
    uint32_t steps = PULSE * ANG / 360.0;
 8003018:	edd7 7a06 	vldr	s15, [r7, #24]
 800301c:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80030a8 <stepLin+0x130>
 8003020:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003024:	ee17 0a90 	vmov	r0, s15
 8003028:	f7fd fabe 	bl	80005a8 <__aeabi_f2d>
 800302c:	f04f 0200 	mov.w	r2, #0
 8003030:	4b1a      	ldr	r3, [pc, #104]	; (800309c <stepLin+0x124>)
 8003032:	f7fd fc3b 	bl	80008ac <__aeabi_ddiv>
 8003036:	4602      	mov	r2, r0
 8003038:	460b      	mov	r3, r1
 800303a:	4610      	mov	r0, r2
 800303c:	4619      	mov	r1, r3
 800303e:	f7fd fde3 	bl	8000c08 <__aeabi_d2uiz>
 8003042:	4603      	mov	r3, r0
 8003044:	613b      	str	r3, [r7, #16]
    uint32_t pulse_delay_ms_ = 1; // 6rpm
 8003046:	2301      	movs	r3, #1
 8003048:	60fb      	str	r3, [r7, #12]

    for (int i = 0; i < steps; i++) {
 800304a:	2300      	movs	r3, #0
 800304c:	61fb      	str	r3, [r7, #28]
 800304e:	e012      	b.n	8003076 <stepLin+0xfe>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_SET); // CLK
 8003050:	2201      	movs	r2, #1
 8003052:	2104      	movs	r1, #4
 8003054:	4813      	ldr	r0, [pc, #76]	; (80030a4 <stepLin+0x12c>)
 8003056:	f001 fbad 	bl	80047b4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 fcc6 	bl	80039ec <HAL_Delay>
      HAL_GPIO_WritePin(GPIOI, GPIO_PIN_2, GPIO_PIN_RESET); // CLK
 8003060:	2200      	movs	r2, #0
 8003062:	2104      	movs	r1, #4
 8003064:	480f      	ldr	r0, [pc, #60]	; (80030a4 <stepLin+0x12c>)
 8003066:	f001 fba5 	bl	80047b4 <HAL_GPIO_WritePin>
      HAL_Delay(pulse_delay_ms_);
 800306a:	68f8      	ldr	r0, [r7, #12]
 800306c:	f000 fcbe 	bl	80039ec <HAL_Delay>
    for (int i = 0; i < steps; i++) {
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	3301      	adds	r3, #1
 8003074:	61fb      	str	r3, [r7, #28]
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	429a      	cmp	r2, r3
 800307c:	d8e8      	bhi.n	8003050 <stepLin+0xd8>
 800307e:	e004      	b.n	800308a <stepLin+0x112>
    }
  }
  else {
    HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);  // ENA
 8003080:	2200      	movs	r2, #0
 8003082:	2101      	movs	r1, #1
 8003084:	4807      	ldr	r0, [pc, #28]	; (80030a4 <stepLin+0x12c>)
 8003086:	f001 fb95 	bl	80047b4 <HAL_GPIO_WritePin>
  }

  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_SET);  // ENA
 800308a:	2201      	movs	r2, #1
 800308c:	2101      	movs	r1, #1
 800308e:	4805      	ldr	r0, [pc, #20]	; (80030a4 <stepLin+0x12c>)
 8003090:	f001 fb90 	bl	80047b4 <HAL_GPIO_WritePin>

}
 8003094:	bf00      	nop
 8003096:	3720      	adds	r7, #32
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40768000 	.word	0x40768000
 80030a0:	40200000 	.word	0x40200000
 80030a4:	40022000 	.word	0x40022000
 80030a8:	43480000 	.word	0x43480000

080030ac <servo_angle>:

void servo_angle(TIM_HandleTypeDef *htim, uint32_t channel, int step) {
 80030ac:	b480      	push	{r7}
 80030ae:	b087      	sub	sp, #28
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	607a      	str	r2, [r7, #4]

	// 1 step is 0.8 mm
    if (step > 17)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2b11      	cmp	r3, #17
 80030bc:	dd01      	ble.n	80030c2 <servo_angle+0x16>
    	step = 17; //   
 80030be:	2311      	movs	r3, #17
 80030c0:	607b      	str	r3, [r7, #4]

    int pulse_width = 21-step; //    (0 180)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	f1c3 0315 	rsb	r3, r3, #21
 80030c8:	617b      	str	r3, [r7, #20]
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80030ca:	68bb      	ldr	r3, [r7, #8]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d104      	bne.n	80030da <servo_angle+0x2e>
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80030d8:	e023      	b.n	8003122 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	2b04      	cmp	r3, #4
 80030de:	d104      	bne.n	80030ea <servo_angle+0x3e>
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	697b      	ldr	r3, [r7, #20]
 80030e6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80030e8:	e01b      	b.n	8003122 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80030ea:	68bb      	ldr	r3, [r7, #8]
 80030ec:	2b08      	cmp	r3, #8
 80030ee:	d104      	bne.n	80030fa <servo_angle+0x4e>
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	697b      	ldr	r3, [r7, #20]
 80030f6:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80030f8:	e013      	b.n	8003122 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 80030fa:	68bb      	ldr	r3, [r7, #8]
 80030fc:	2b0c      	cmp	r3, #12
 80030fe:	d104      	bne.n	800310a <servo_angle+0x5e>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	6413      	str	r3, [r2, #64]	; 0x40
}
 8003108:	e00b      	b.n	8003122 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	2b10      	cmp	r3, #16
 800310e:	d104      	bne.n	800311a <servo_angle+0x6e>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681a      	ldr	r2, [r3, #0]
 8003114:	697b      	ldr	r3, [r7, #20]
 8003116:	6593      	str	r3, [r2, #88]	; 0x58
}
 8003118:	e003      	b.n	8003122 <servo_angle+0x76>
    __HAL_TIM_SET_COMPARE(htim, channel, pulse_width); //   
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	697b      	ldr	r3, [r7, #20]
 8003120:	65d3      	str	r3, [r2, #92]	; 0x5c
}
 8003122:	bf00      	nop
 8003124:	371c      	adds	r7, #28
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
	...

08003130 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8003136:	4b0f      	ldr	r3, [pc, #60]	; (8003174 <HAL_MspInit+0x44>)
 8003138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800313a:	4a0e      	ldr	r2, [pc, #56]	; (8003174 <HAL_MspInit+0x44>)
 800313c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003140:	6413      	str	r3, [r2, #64]	; 0x40
 8003142:	4b0c      	ldr	r3, [pc, #48]	; (8003174 <HAL_MspInit+0x44>)
 8003144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003146:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800314a:	607b      	str	r3, [r7, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800314e:	4b09      	ldr	r3, [pc, #36]	; (8003174 <HAL_MspInit+0x44>)
 8003150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003152:	4a08      	ldr	r2, [pc, #32]	; (8003174 <HAL_MspInit+0x44>)
 8003154:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003158:	6453      	str	r3, [r2, #68]	; 0x44
 800315a:	4b06      	ldr	r3, [pc, #24]	; (8003174 <HAL_MspInit+0x44>)
 800315c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800315e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003162:	603b      	str	r3, [r7, #0]
 8003164:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003170:	4770      	bx	lr
 8003172:	bf00      	nop
 8003174:	40023800 	.word	0x40023800

08003178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800317c:	e7fe      	b.n	800317c <NMI_Handler+0x4>

0800317e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800317e:	b480      	push	{r7}
 8003180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003182:	e7fe      	b.n	8003182 <HardFault_Handler+0x4>

08003184 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003188:	e7fe      	b.n	8003188 <MemManage_Handler+0x4>

0800318a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800318a:	b480      	push	{r7}
 800318c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800318e:	e7fe      	b.n	800318e <BusFault_Handler+0x4>

08003190 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003194:	e7fe      	b.n	8003194 <UsageFault_Handler+0x4>

08003196 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003196:	b480      	push	{r7}
 8003198:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800319a:	bf00      	nop
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031a8:	bf00      	nop
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031b2:	b480      	push	{r7}
 80031b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031b6:	bf00      	nop
 80031b8:	46bd      	mov	sp, r7
 80031ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031be:	4770      	bx	lr

080031c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031c4:	f000 fbf2 	bl	80039ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031c8:	bf00      	nop
 80031ca:	bd80      	pop	{r7, pc}

080031cc <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 80031d0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80031d4:	f001 fb1a 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80031d8:	bf00      	nop
 80031da:	bd80      	pop	{r7, pc}

080031dc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80031e0:	4802      	ldr	r0, [pc, #8]	; (80031ec <TIM2_IRQHandler+0x10>)
 80031e2:	f005 f9db 	bl	800859c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20007ad8 	.word	0x20007ad8

080031f0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80031f4:	4802      	ldr	r0, [pc, #8]	; (8003200 <I2C1_EV_IRQHandler+0x10>)
 80031f6:	f001 fe39 	bl	8004e6c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80031fa:	bf00      	nop
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	bf00      	nop
 8003200:	200078a0 	.word	0x200078a0

08003204 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003204:	b580      	push	{r7, lr}
 8003206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003208:	4802      	ldr	r0, [pc, #8]	; (8003214 <I2C1_ER_IRQHandler+0x10>)
 800320a:	f001 fe49 	bl	8004ea0 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800320e:	bf00      	nop
 8003210:	bd80      	pop	{r7, pc}
 8003212:	bf00      	nop
 8003214:	200078a0 	.word	0x200078a0

08003218 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800321c:	4802      	ldr	r0, [pc, #8]	; (8003228 <USART1_IRQHandler+0x10>)
 800321e:	f007 f8f3 	bl	800a408 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003222:	bf00      	nop
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	20007bf4 	.word	0x20007bf4

0800322c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8003230:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8003234:	f001 faea 	bl	800480c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8003238:	bf00      	nop
 800323a:	bd80      	pop	{r7, pc}

0800323c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8003240:	4802      	ldr	r0, [pc, #8]	; (800324c <TIM7_IRQHandler+0x10>)
 8003242:	f005 f9ab 	bl	800859c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8003246:	bf00      	nop
 8003248:	bd80      	pop	{r7, pc}
 800324a:	bf00      	nop
 800324c:	20007b24 	.word	0x20007b24

08003250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003258:	4a14      	ldr	r2, [pc, #80]	; (80032ac <_sbrk+0x5c>)
 800325a:	4b15      	ldr	r3, [pc, #84]	; (80032b0 <_sbrk+0x60>)
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003260:	697b      	ldr	r3, [r7, #20]
 8003262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003264:	4b13      	ldr	r3, [pc, #76]	; (80032b4 <_sbrk+0x64>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d102      	bne.n	8003272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800326c:	4b11      	ldr	r3, [pc, #68]	; (80032b4 <_sbrk+0x64>)
 800326e:	4a12      	ldr	r2, [pc, #72]	; (80032b8 <_sbrk+0x68>)
 8003270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003272:	4b10      	ldr	r3, [pc, #64]	; (80032b4 <_sbrk+0x64>)
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	4413      	add	r3, r2
 800327a:	693a      	ldr	r2, [r7, #16]
 800327c:	429a      	cmp	r2, r3
 800327e:	d207      	bcs.n	8003290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003280:	f00d feb6 	bl	8010ff0 <__errno>
 8003284:	4603      	mov	r3, r0
 8003286:	220c      	movs	r2, #12
 8003288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800328a:	f04f 33ff 	mov.w	r3, #4294967295
 800328e:	e009      	b.n	80032a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003290:	4b08      	ldr	r3, [pc, #32]	; (80032b4 <_sbrk+0x64>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003296:	4b07      	ldr	r3, [pc, #28]	; (80032b4 <_sbrk+0x64>)
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	4a05      	ldr	r2, [pc, #20]	; (80032b4 <_sbrk+0x64>)
 80032a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032a2:	68fb      	ldr	r3, [r7, #12]
}
 80032a4:	4618      	mov	r0, r3
 80032a6:	3718      	adds	r7, #24
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	20050000 	.word	0x20050000
 80032b0:	00000800 	.word	0x00000800
 80032b4:	20007ad4 	.word	0x20007ad4
 80032b8:	2000a320 	.word	0x2000a320

080032bc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032c0:	4b06      	ldr	r3, [pc, #24]	; (80032dc <SystemInit+0x20>)
 80032c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032c6:	4a05      	ldr	r2, [pc, #20]	; (80032dc <SystemInit+0x20>)
 80032c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80032d0:	bf00      	nop
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
 80032da:	bf00      	nop
 80032dc:	e000ed00 	.word	0xe000ed00

080032e0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08e      	sub	sp, #56	; 0x38
 80032e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80032e6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80032ea:	2200      	movs	r2, #0
 80032ec:	601a      	str	r2, [r3, #0]
 80032ee:	605a      	str	r2, [r3, #4]
 80032f0:	609a      	str	r2, [r3, #8]
 80032f2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80032f4:	f107 031c 	add.w	r3, r7, #28
 80032f8:	2200      	movs	r2, #0
 80032fa:	601a      	str	r2, [r3, #0]
 80032fc:	605a      	str	r2, [r3, #4]
 80032fe:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003300:	463b      	mov	r3, r7
 8003302:	2200      	movs	r2, #0
 8003304:	601a      	str	r2, [r3, #0]
 8003306:	605a      	str	r2, [r3, #4]
 8003308:	609a      	str	r2, [r3, #8]
 800330a:	60da      	str	r2, [r3, #12]
 800330c:	611a      	str	r2, [r3, #16]
 800330e:	615a      	str	r2, [r3, #20]
 8003310:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003312:	4b2d      	ldr	r3, [pc, #180]	; (80033c8 <MX_TIM2_Init+0xe8>)
 8003314:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003318:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 10800-1;
 800331a:	4b2b      	ldr	r3, [pc, #172]	; (80033c8 <MX_TIM2_Init+0xe8>)
 800331c:	f642 222f 	movw	r2, #10799	; 0x2a2f
 8003320:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003322:	4b29      	ldr	r3, [pc, #164]	; (80033c8 <MX_TIM2_Init+0xe8>)
 8003324:	2200      	movs	r2, #0
 8003326:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50-1;
 8003328:	4b27      	ldr	r3, [pc, #156]	; (80033c8 <MX_TIM2_Init+0xe8>)
 800332a:	2231      	movs	r2, #49	; 0x31
 800332c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800332e:	4b26      	ldr	r3, [pc, #152]	; (80033c8 <MX_TIM2_Init+0xe8>)
 8003330:	2200      	movs	r2, #0
 8003332:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003334:	4b24      	ldr	r3, [pc, #144]	; (80033c8 <MX_TIM2_Init+0xe8>)
 8003336:	2200      	movs	r2, #0
 8003338:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800333a:	4823      	ldr	r0, [pc, #140]	; (80033c8 <MX_TIM2_Init+0xe8>)
 800333c:	f004 fd1a 	bl	8007d74 <HAL_TIM_Base_Init>
 8003340:	4603      	mov	r3, r0
 8003342:	2b00      	cmp	r3, #0
 8003344:	d001      	beq.n	800334a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8003346:	f7ff fd9d 	bl	8002e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800334a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800334e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8003350:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003354:	4619      	mov	r1, r3
 8003356:	481c      	ldr	r0, [pc, #112]	; (80033c8 <MX_TIM2_Init+0xe8>)
 8003358:	f005 fca8 	bl	8008cac <HAL_TIM_ConfigClockSource>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8003362:	f7ff fd8f 	bl	8002e84 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003366:	4818      	ldr	r0, [pc, #96]	; (80033c8 <MX_TIM2_Init+0xe8>)
 8003368:	f004 fe24 	bl	8007fb4 <HAL_TIM_PWM_Init>
 800336c:	4603      	mov	r3, r0
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003372:	f7ff fd87 	bl	8002e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003376:	2300      	movs	r3, #0
 8003378:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800337a:	2300      	movs	r3, #0
 800337c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800337e:	f107 031c 	add.w	r3, r7, #28
 8003382:	4619      	mov	r1, r3
 8003384:	4810      	ldr	r0, [pc, #64]	; (80033c8 <MX_TIM2_Init+0xe8>)
 8003386:	f006 fcc1 	bl	8009d0c <HAL_TIMEx_MasterConfigSynchronization>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003390:	f7ff fd78 	bl	8002e84 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003394:	2360      	movs	r3, #96	; 0x60
 8003396:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003398:	2300      	movs	r3, #0
 800339a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800339c:	2300      	movs	r3, #0
 800339e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033a0:	2300      	movs	r3, #0
 80033a2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033a4:	463b      	mov	r3, r7
 80033a6:	2200      	movs	r2, #0
 80033a8:	4619      	mov	r1, r3
 80033aa:	4807      	ldr	r0, [pc, #28]	; (80033c8 <MX_TIM2_Init+0xe8>)
 80033ac:	f005 fa16 	bl	80087dc <HAL_TIM_PWM_ConfigChannel>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d001      	beq.n	80033ba <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80033b6:	f7ff fd65 	bl	8002e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80033ba:	4803      	ldr	r0, [pc, #12]	; (80033c8 <MX_TIM2_Init+0xe8>)
 80033bc:	f000 f86e 	bl	800349c <HAL_TIM_MspPostInit>

}
 80033c0:	bf00      	nop
 80033c2:	3738      	adds	r7, #56	; 0x38
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	20007ad8 	.word	0x20007ad8

080033cc <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033d2:	1d3b      	adds	r3, r7, #4
 80033d4:	2200      	movs	r2, #0
 80033d6:	601a      	str	r2, [r3, #0]
 80033d8:	605a      	str	r2, [r3, #4]
 80033da:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80033dc:	4b14      	ldr	r3, [pc, #80]	; (8003430 <MX_TIM7_Init+0x64>)
 80033de:	4a15      	ldr	r2, [pc, #84]	; (8003434 <MX_TIM7_Init+0x68>)
 80033e0:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 10800-1;
 80033e2:	4b13      	ldr	r3, [pc, #76]	; (8003430 <MX_TIM7_Init+0x64>)
 80033e4:	f642 222f 	movw	r2, #10799	; 0x2a2f
 80033e8:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ea:	4b11      	ldr	r3, [pc, #68]	; (8003430 <MX_TIM7_Init+0x64>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50-1;
 80033f0:	4b0f      	ldr	r3, [pc, #60]	; (8003430 <MX_TIM7_Init+0x64>)
 80033f2:	2231      	movs	r2, #49	; 0x31
 80033f4:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033f6:	4b0e      	ldr	r3, [pc, #56]	; (8003430 <MX_TIM7_Init+0x64>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80033fc:	480c      	ldr	r0, [pc, #48]	; (8003430 <MX_TIM7_Init+0x64>)
 80033fe:	f004 fcb9 	bl	8007d74 <HAL_TIM_Base_Init>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003408:	f7ff fd3c 	bl	8002e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800340c:	2300      	movs	r3, #0
 800340e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003410:	2300      	movs	r3, #0
 8003412:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003414:	1d3b      	adds	r3, r7, #4
 8003416:	4619      	mov	r1, r3
 8003418:	4805      	ldr	r0, [pc, #20]	; (8003430 <MX_TIM7_Init+0x64>)
 800341a:	f006 fc77 	bl	8009d0c <HAL_TIMEx_MasterConfigSynchronization>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003424:	f7ff fd2e 	bl	8002e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003428:	bf00      	nop
 800342a:	3710      	adds	r7, #16
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	20007b24 	.word	0x20007b24
 8003434:	40001400 	.word	0x40001400

08003438 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003438:	b480      	push	{r7}
 800343a:	b085      	sub	sp, #20
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003448:	d10c      	bne.n	8003464 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800344a:	4b12      	ldr	r3, [pc, #72]	; (8003494 <HAL_TIM_Base_MspInit+0x5c>)
 800344c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800344e:	4a11      	ldr	r2, [pc, #68]	; (8003494 <HAL_TIM_Base_MspInit+0x5c>)
 8003450:	f043 0301 	orr.w	r3, r3, #1
 8003454:	6413      	str	r3, [r2, #64]	; 0x40
 8003456:	4b0f      	ldr	r3, [pc, #60]	; (8003494 <HAL_TIM_Base_MspInit+0x5c>)
 8003458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003462:	e010      	b.n	8003486 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM7)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	4a0b      	ldr	r2, [pc, #44]	; (8003498 <HAL_TIM_Base_MspInit+0x60>)
 800346a:	4293      	cmp	r3, r2
 800346c:	d10b      	bne.n	8003486 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800346e:	4b09      	ldr	r3, [pc, #36]	; (8003494 <HAL_TIM_Base_MspInit+0x5c>)
 8003470:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003472:	4a08      	ldr	r2, [pc, #32]	; (8003494 <HAL_TIM_Base_MspInit+0x5c>)
 8003474:	f043 0320 	orr.w	r3, r3, #32
 8003478:	6413      	str	r3, [r2, #64]	; 0x40
 800347a:	4b06      	ldr	r3, [pc, #24]	; (8003494 <HAL_TIM_Base_MspInit+0x5c>)
 800347c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800347e:	f003 0320 	and.w	r3, r3, #32
 8003482:	60bb      	str	r3, [r7, #8]
 8003484:	68bb      	ldr	r3, [r7, #8]
}
 8003486:	bf00      	nop
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003490:	4770      	bx	lr
 8003492:	bf00      	nop
 8003494:	40023800 	.word	0x40023800
 8003498:	40001400 	.word	0x40001400

0800349c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b088      	sub	sp, #32
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034a4:	f107 030c 	add.w	r3, r7, #12
 80034a8:	2200      	movs	r2, #0
 80034aa:	601a      	str	r2, [r3, #0]
 80034ac:	605a      	str	r2, [r3, #4]
 80034ae:	609a      	str	r2, [r3, #8]
 80034b0:	60da      	str	r2, [r3, #12]
 80034b2:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034bc:	d11c      	bne.n	80034f8 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034be:	4b10      	ldr	r3, [pc, #64]	; (8003500 <HAL_TIM_MspPostInit+0x64>)
 80034c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c2:	4a0f      	ldr	r2, [pc, #60]	; (8003500 <HAL_TIM_MspPostInit+0x64>)
 80034c4:	f043 0301 	orr.w	r3, r3, #1
 80034c8:	6313      	str	r3, [r2, #48]	; 0x30
 80034ca:	4b0d      	ldr	r3, [pc, #52]	; (8003500 <HAL_TIM_MspPostInit+0x64>)
 80034cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ce:	f003 0301 	and.w	r3, r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
 80034d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80034d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80034da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034dc:	2302      	movs	r3, #2
 80034de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e0:	2300      	movs	r3, #0
 80034e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80034e8:	2301      	movs	r3, #1
 80034ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ec:	f107 030c 	add.w	r3, r7, #12
 80034f0:	4619      	mov	r1, r3
 80034f2:	4804      	ldr	r0, [pc, #16]	; (8003504 <HAL_TIM_MspPostInit+0x68>)
 80034f4:	f000 fdce 	bl	8004094 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80034f8:	bf00      	nop
 80034fa:	3720      	adds	r7, #32
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bd80      	pop	{r7, pc}
 8003500:	40023800 	.word	0x40023800
 8003504:	40020000 	.word	0x40020000

08003508 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800350c:	4b14      	ldr	r3, [pc, #80]	; (8003560 <MX_USART1_UART_Init+0x58>)
 800350e:	4a15      	ldr	r2, [pc, #84]	; (8003564 <MX_USART1_UART_Init+0x5c>)
 8003510:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003512:	4b13      	ldr	r3, [pc, #76]	; (8003560 <MX_USART1_UART_Init+0x58>)
 8003514:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003518:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800351a:	4b11      	ldr	r3, [pc, #68]	; (8003560 <MX_USART1_UART_Init+0x58>)
 800351c:	2200      	movs	r2, #0
 800351e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003520:	4b0f      	ldr	r3, [pc, #60]	; (8003560 <MX_USART1_UART_Init+0x58>)
 8003522:	2200      	movs	r2, #0
 8003524:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003526:	4b0e      	ldr	r3, [pc, #56]	; (8003560 <MX_USART1_UART_Init+0x58>)
 8003528:	2200      	movs	r2, #0
 800352a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800352c:	4b0c      	ldr	r3, [pc, #48]	; (8003560 <MX_USART1_UART_Init+0x58>)
 800352e:	220c      	movs	r2, #12
 8003530:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003532:	4b0b      	ldr	r3, [pc, #44]	; (8003560 <MX_USART1_UART_Init+0x58>)
 8003534:	2200      	movs	r2, #0
 8003536:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003538:	4b09      	ldr	r3, [pc, #36]	; (8003560 <MX_USART1_UART_Init+0x58>)
 800353a:	2200      	movs	r2, #0
 800353c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800353e:	4b08      	ldr	r3, [pc, #32]	; (8003560 <MX_USART1_UART_Init+0x58>)
 8003540:	2200      	movs	r2, #0
 8003542:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003544:	4b06      	ldr	r3, [pc, #24]	; (8003560 <MX_USART1_UART_Init+0x58>)
 8003546:	2200      	movs	r2, #0
 8003548:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800354a:	4805      	ldr	r0, [pc, #20]	; (8003560 <MX_USART1_UART_Init+0x58>)
 800354c:	f006 fd54 	bl	8009ff8 <HAL_UART_Init>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003556:	f7ff fc95 	bl	8002e84 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800355a:	bf00      	nop
 800355c:	bd80      	pop	{r7, pc}
 800355e:	bf00      	nop
 8003560:	20007bf4 	.word	0x20007bf4
 8003564:	40011000 	.word	0x40011000

08003568 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b0ac      	sub	sp, #176	; 0xb0
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003570:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]
 8003578:	605a      	str	r2, [r3, #4]
 800357a:	609a      	str	r2, [r3, #8]
 800357c:	60da      	str	r2, [r3, #12]
 800357e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003580:	f107 0318 	add.w	r3, r7, #24
 8003584:	2284      	movs	r2, #132	; 0x84
 8003586:	2100      	movs	r1, #0
 8003588:	4618      	mov	r0, r3
 800358a:	f00d fd71 	bl	8011070 <memset>
  if(uartHandle->Instance==USART1)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a32      	ldr	r2, [pc, #200]	; (800365c <HAL_UART_MspInit+0xf4>)
 8003594:	4293      	cmp	r3, r2
 8003596:	d15c      	bne.n	8003652 <HAL_UART_MspInit+0xea>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003598:	2340      	movs	r3, #64	; 0x40
 800359a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800359c:	2300      	movs	r3, #0
 800359e:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80035a0:	f107 0318 	add.w	r3, r7, #24
 80035a4:	4618      	mov	r0, r3
 80035a6:	f003 fc01 	bl	8006dac <HAL_RCCEx_PeriphCLKConfig>
 80035aa:	4603      	mov	r3, r0
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d001      	beq.n	80035b4 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80035b0:	f7ff fc68 	bl	8002e84 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80035b4:	4b2a      	ldr	r3, [pc, #168]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b8:	4a29      	ldr	r2, [pc, #164]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035ba:	f043 0310 	orr.w	r3, r3, #16
 80035be:	6453      	str	r3, [r2, #68]	; 0x44
 80035c0:	4b27      	ldr	r3, [pc, #156]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c4:	f003 0310 	and.w	r3, r3, #16
 80035c8:	617b      	str	r3, [r7, #20]
 80035ca:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035cc:	4b24      	ldr	r3, [pc, #144]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d0:	4a23      	ldr	r2, [pc, #140]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035d2:	f043 0302 	orr.w	r3, r3, #2
 80035d6:	6313      	str	r3, [r2, #48]	; 0x30
 80035d8:	4b21      	ldr	r3, [pc, #132]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035dc:	f003 0302 	and.w	r3, r3, #2
 80035e0:	613b      	str	r3, [r7, #16]
 80035e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035e4:	4b1e      	ldr	r3, [pc, #120]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e8:	4a1d      	ldr	r2, [pc, #116]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035ea:	f043 0301 	orr.w	r3, r3, #1
 80035ee:	6313      	str	r3, [r2, #48]	; 0x30
 80035f0:	4b1b      	ldr	r3, [pc, #108]	; (8003660 <HAL_UART_MspInit+0xf8>)
 80035f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	60fb      	str	r3, [r7, #12]
 80035fa:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80035fc:	2380      	movs	r3, #128	; 0x80
 80035fe:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003602:	2302      	movs	r3, #2
 8003604:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003608:	2300      	movs	r3, #0
 800360a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800360e:	2303      	movs	r3, #3
 8003610:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003614:	2307      	movs	r3, #7
 8003616:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800361a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800361e:	4619      	mov	r1, r3
 8003620:	4810      	ldr	r0, [pc, #64]	; (8003664 <HAL_UART_MspInit+0xfc>)
 8003622:	f000 fd37 	bl	8004094 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003626:	f44f 7300 	mov.w	r3, #512	; 0x200
 800362a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800362e:	2302      	movs	r3, #2
 8003630:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003634:	2300      	movs	r3, #0
 8003636:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800363a:	2303      	movs	r3, #3
 800363c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003640:	2307      	movs	r3, #7
 8003642:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003646:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800364a:	4619      	mov	r1, r3
 800364c:	4806      	ldr	r0, [pc, #24]	; (8003668 <HAL_UART_MspInit+0x100>)
 800364e:	f000 fd21 	bl	8004094 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003652:	bf00      	nop
 8003654:	37b0      	adds	r7, #176	; 0xb0
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40011000 	.word	0x40011000
 8003660:	40023800 	.word	0x40023800
 8003664:	40020400 	.word	0x40020400
 8003668:	40020000 	.word	0x40020000

0800366c <ReceiveUartMessage>:
}

/* USER CODE BEGIN 1 */

HAL_StatusTypeDef ReceiveUartMessage(UART_HandleTypeDef *huart, uint8_t *buffer, uint16_t size)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	60f8      	str	r0, [r7, #12]
 8003674:	60b9      	str	r1, [r7, #8]
 8003676:	4613      	mov	r3, r2
 8003678:	80fb      	strh	r3, [r7, #6]
    uint8_t receivedByte;
    uint16_t rxBufferIndex = 0;
 800367a:	2300      	movs	r3, #0
 800367c:	82fb      	strh	r3, [r7, #22]
    while(1)
    {
        if(HAL_UART_Receive(huart, &receivedByte, 1, 1000) == HAL_OK)
 800367e:	f107 0115 	add.w	r1, r7, #21
 8003682:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003686:	2201      	movs	r2, #1
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f006 fdf8 	bl	800a27e <HAL_UART_Receive>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d1f4      	bne.n	800367e <ReceiveUartMessage+0x12>
        {
            if(receivedByte == '\n') //   ?
 8003694:	7d7b      	ldrb	r3, [r7, #21]
 8003696:	2b0a      	cmp	r3, #10
 8003698:	d106      	bne.n	80036a8 <ReceiveUartMessage+0x3c>
            {
                buffer[rxBufferIndex] = '\0'; // ?? ?? ??
 800369a:	8afb      	ldrh	r3, [r7, #22]
 800369c:	68ba      	ldr	r2, [r7, #8]
 800369e:	4413      	add	r3, r2
 80036a0:	2200      	movs	r2, #0
 80036a2:	701a      	strb	r2, [r3, #0]
                return HAL_OK;
 80036a4:	2300      	movs	r3, #0
 80036a6:	e012      	b.n	80036ce <ReceiveUartMessage+0x62>
            }
            else
            {
                buffer[rxBufferIndex] = receivedByte; //  ???
 80036a8:	8afb      	ldrh	r3, [r7, #22]
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	4413      	add	r3, r2
 80036ae:	7d7a      	ldrb	r2, [r7, #21]
 80036b0:	701a      	strb	r2, [r3, #0]
                rxBufferIndex++;
 80036b2:	8afb      	ldrh	r3, [r7, #22]
 80036b4:	3301      	adds	r3, #1
 80036b6:	82fb      	strh	r3, [r7, #22]
                if(rxBufferIndex >= size) //   ?
 80036b8:	8afa      	ldrh	r2, [r7, #22]
 80036ba:	88fb      	ldrh	r3, [r7, #6]
 80036bc:	429a      	cmp	r2, r3
 80036be:	d3de      	bcc.n	800367e <ReceiveUartMessage+0x12>
                {
                    buffer[rxBufferIndex - 1] = '\0'; // ?? ?? ??
 80036c0:	8afb      	ldrh	r3, [r7, #22]
 80036c2:	3b01      	subs	r3, #1
 80036c4:	68ba      	ldr	r2, [r7, #8]
 80036c6:	4413      	add	r3, r2
 80036c8:	2200      	movs	r2, #0
 80036ca:	701a      	strb	r2, [r3, #0]
                    return HAL_ERROR;
 80036cc:	2301      	movs	r3, #1
                }
            }
        }
    }
}
 80036ce:	4618      	mov	r0, r3
 80036d0:	3718      	adds	r7, #24
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <startMsg>:

void startMsg(){
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 80036dc:	4937      	ldr	r1, [pc, #220]	; (80037bc <startMsg+0xe4>)
 80036de:	4838      	ldr	r0, [pc, #224]	; (80037c0 <startMsg+0xe8>)
 80036e0:	f00e fc3e 	bl	8011f60 <siprintf>
 80036e4:	4603      	mov	r3, r0
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	2364      	movs	r3, #100	; 0x64
 80036ea:	4935      	ldr	r1, [pc, #212]	; (80037c0 <startMsg+0xe8>)
 80036ec:	4835      	ldr	r0, [pc, #212]	; (80037c4 <startMsg+0xec>)
 80036ee:	f006 fd43 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 80036f2:	4932      	ldr	r1, [pc, #200]	; (80037bc <startMsg+0xe4>)
 80036f4:	4832      	ldr	r0, [pc, #200]	; (80037c0 <startMsg+0xe8>)
 80036f6:	f00e fc33 	bl	8011f60 <siprintf>
 80036fa:	4603      	mov	r3, r0
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	2364      	movs	r3, #100	; 0x64
 8003700:	492f      	ldr	r1, [pc, #188]	; (80037c0 <startMsg+0xe8>)
 8003702:	4830      	ldr	r0, [pc, #192]	; (80037c4 <startMsg+0xec>)
 8003704:	f006 fd38 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "----- Auto Data Logging Device for TACTS made by JaeHyeong----\n"), 100);
 8003708:	492f      	ldr	r1, [pc, #188]	; (80037c8 <startMsg+0xf0>)
 800370a:	482d      	ldr	r0, [pc, #180]	; (80037c0 <startMsg+0xe8>)
 800370c:	f00e fc28 	bl	8011f60 <siprintf>
 8003710:	4603      	mov	r3, r0
 8003712:	b29a      	uxth	r2, r3
 8003714:	2364      	movs	r3, #100	; 0x64
 8003716:	492a      	ldr	r1, [pc, #168]	; (80037c0 <startMsg+0xe8>)
 8003718:	482a      	ldr	r0, [pc, #168]	; (80037c4 <startMsg+0xec>)
 800371a:	f006 fd2d 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "-----------rev XX : Rotaing Revolution Motor (Deg)------------\n"), 100);
 800371e:	492b      	ldr	r1, [pc, #172]	; (80037cc <startMsg+0xf4>)
 8003720:	4827      	ldr	r0, [pc, #156]	; (80037c0 <startMsg+0xe8>)
 8003722:	f00e fc1d 	bl	8011f60 <siprintf>
 8003726:	4603      	mov	r3, r0
 8003728:	b29a      	uxth	r2, r3
 800372a:	2364      	movs	r3, #100	; 0x64
 800372c:	4924      	ldr	r1, [pc, #144]	; (80037c0 <startMsg+0xe8>)
 800372e:	4825      	ldr	r0, [pc, #148]	; (80037c4 <startMsg+0xec>)
 8003730:	f006 fd22 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "-----------lin XX : Moving Linear Motor (mm)------------------\n"), 100);
 8003734:	4926      	ldr	r1, [pc, #152]	; (80037d0 <startMsg+0xf8>)
 8003736:	4822      	ldr	r0, [pc, #136]	; (80037c0 <startMsg+0xe8>)
 8003738:	f00e fc12 	bl	8011f60 <siprintf>
 800373c:	4603      	mov	r3, r0
 800373e:	b29a      	uxth	r2, r3
 8003740:	2364      	movs	r3, #100	; 0x64
 8003742:	491f      	ldr	r1, [pc, #124]	; (80037c0 <startMsg+0xe8>)
 8003744:	481f      	ldr	r0, [pc, #124]	; (80037c4 <startMsg+0xec>)
 8003746:	f006 fd17 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "-----------servo XX : Poking XX * 0.8 (mm)--------------------\n"), 100);
 800374a:	4922      	ldr	r1, [pc, #136]	; (80037d4 <startMsg+0xfc>)
 800374c:	481c      	ldr	r0, [pc, #112]	; (80037c0 <startMsg+0xe8>)
 800374e:	f00e fc07 	bl	8011f60 <siprintf>
 8003752:	4603      	mov	r3, r0
 8003754:	b29a      	uxth	r2, r3
 8003756:	2364      	movs	r3, #100	; 0x64
 8003758:	4919      	ldr	r1, [pc, #100]	; (80037c0 <startMsg+0xe8>)
 800375a:	481a      	ldr	r0, [pc, #104]	; (80037c4 <startMsg+0xec>)
 800375c:	f006 fd0c 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "-----------auto : Poking point and data logging---------------\n"), 100);
 8003760:	491d      	ldr	r1, [pc, #116]	; (80037d8 <startMsg+0x100>)
 8003762:	4817      	ldr	r0, [pc, #92]	; (80037c0 <startMsg+0xe8>)
 8003764:	f00e fbfc 	bl	8011f60 <siprintf>
 8003768:	4603      	mov	r3, r0
 800376a:	b29a      	uxth	r2, r3
 800376c:	2364      	movs	r3, #100	; 0x64
 800376e:	4914      	ldr	r1, [pc, #80]	; (80037c0 <startMsg+0xe8>)
 8003770:	4814      	ldr	r0, [pc, #80]	; (80037c4 <startMsg+0xec>)
 8003772:	f006 fd01 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "-------------------------testbed_axial------------------------\n"), 100);
 8003776:	4919      	ldr	r1, [pc, #100]	; (80037dc <startMsg+0x104>)
 8003778:	4811      	ldr	r0, [pc, #68]	; (80037c0 <startMsg+0xe8>)
 800377a:	f00e fbf1 	bl	8011f60 <siprintf>
 800377e:	4603      	mov	r3, r0
 8003780:	b29a      	uxth	r2, r3
 8003782:	2364      	movs	r3, #100	; 0x64
 8003784:	490e      	ldr	r1, [pc, #56]	; (80037c0 <startMsg+0xe8>)
 8003786:	480f      	ldr	r0, [pc, #60]	; (80037c4 <startMsg+0xec>)
 8003788:	f006 fcf6 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 800378c:	490b      	ldr	r1, [pc, #44]	; (80037bc <startMsg+0xe4>)
 800378e:	480c      	ldr	r0, [pc, #48]	; (80037c0 <startMsg+0xe8>)
 8003790:	f00e fbe6 	bl	8011f60 <siprintf>
 8003794:	4603      	mov	r3, r0
 8003796:	b29a      	uxth	r2, r3
 8003798:	2364      	movs	r3, #100	; 0x64
 800379a:	4909      	ldr	r1, [pc, #36]	; (80037c0 <startMsg+0xe8>)
 800379c:	4809      	ldr	r0, [pc, #36]	; (80037c4 <startMsg+0xec>)
 800379e:	f006 fceb 	bl	800a178 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, txMsg, sprintf((char*)txMsg, "--------------------------------------------------------------\n"), 100);
 80037a2:	4906      	ldr	r1, [pc, #24]	; (80037bc <startMsg+0xe4>)
 80037a4:	4806      	ldr	r0, [pc, #24]	; (80037c0 <startMsg+0xe8>)
 80037a6:	f00e fbdb 	bl	8011f60 <siprintf>
 80037aa:	4603      	mov	r3, r0
 80037ac:	b29a      	uxth	r2, r3
 80037ae:	2364      	movs	r3, #100	; 0x64
 80037b0:	4903      	ldr	r1, [pc, #12]	; (80037c0 <startMsg+0xe8>)
 80037b2:	4804      	ldr	r0, [pc, #16]	; (80037c4 <startMsg+0xec>)
 80037b4:	f006 fce0 	bl	800a178 <HAL_UART_Transmit>
}
 80037b8:	bf00      	nop
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	080174a8 	.word	0x080174a8
 80037c0:	20007b70 	.word	0x20007b70
 80037c4:	20007bf4 	.word	0x20007bf4
 80037c8:	080174e8 	.word	0x080174e8
 80037cc:	08017528 	.word	0x08017528
 80037d0:	08017568 	.word	0x08017568
 80037d4:	080175a8 	.word	0x080175a8
 80037d8:	080175e8 	.word	0x080175e8
 80037dc:	08017628 	.word	0x08017628

080037e0 <ResetAllDevices>:
  uint8_t tca_addr[8] = {0x70,0x71,0x72,0x73,0x74,0x75,0x76,0x77};  // 4 line
  uint8_t tcaLength = 8;
#endif


void ResetAllDevices() {
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af02      	add	r7, sp, #8
  for (int j = 0; j < tcaLength; ++j) {
 80037e6:	2300      	movs	r3, #0
 80037e8:	607b      	str	r3, [r7, #4]
 80037ea:	e011      	b.n	8003810 <ResetAllDevices+0x30>
	  HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, &tca_ch_reset, 1, 1000);
 80037ec:	4a0e      	ldr	r2, [pc, #56]	; (8003828 <ResetAllDevices+0x48>)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	4413      	add	r3, r2
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	b29b      	uxth	r3, r3
 80037f6:	005b      	lsls	r3, r3, #1
 80037f8:	b299      	uxth	r1, r3
 80037fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037fe:	9300      	str	r3, [sp, #0]
 8003800:	2301      	movs	r3, #1
 8003802:	4a0a      	ldr	r2, [pc, #40]	; (800382c <ResetAllDevices+0x4c>)
 8003804:	480a      	ldr	r0, [pc, #40]	; (8003830 <ResetAllDevices+0x50>)
 8003806:	f001 f947 	bl	8004a98 <HAL_I2C_Master_Transmit>
  for (int j = 0; j < tcaLength; ++j) {
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	3301      	adds	r3, #1
 800380e:	607b      	str	r3, [r7, #4]
 8003810:	4b08      	ldr	r3, [pc, #32]	; (8003834 <ResetAllDevices+0x54>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	461a      	mov	r2, r3
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	4293      	cmp	r3, r2
 800381a:	dbe7      	blt.n	80037ec <ResetAllDevices+0xc>
  }
}
 800381c:	bf00      	nop
 800381e:	bf00      	nop
 8003820:	3708      	adds	r7, #8
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	200000c0 	.word	0x200000c0
 800382c:	2000a2c4 	.word	0x2000a2c4
 8003830:	200078a0 	.word	0x200078a0
 8003834:	20000194 	.word	0x20000194

08003838 <ResetDevicesExcept>:

void ResetDevicesExcept(uint8_t active_device) {
 8003838:	b580      	push	{r7, lr}
 800383a:	b086      	sub	sp, #24
 800383c:	af02      	add	r7, sp, #8
 800383e:	4603      	mov	r3, r0
 8003840:	71fb      	strb	r3, [r7, #7]
    for (int j = 0; j < tcaLength; ++j) {
 8003842:	2300      	movs	r3, #0
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	e015      	b.n	8003874 <ResetDevicesExcept+0x3c>
        if (j != active_device) {
 8003848:	79fb      	ldrb	r3, [r7, #7]
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	429a      	cmp	r2, r3
 800384e:	d00e      	beq.n	800386e <ResetDevicesExcept+0x36>
            HAL_I2C_Master_Transmit(&hi2c1, tca_addr[j] << 1, &tca_ch_reset, 1, 1000);
 8003850:	4a0e      	ldr	r2, [pc, #56]	; (800388c <ResetDevicesExcept+0x54>)
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	4413      	add	r3, r2
 8003856:	781b      	ldrb	r3, [r3, #0]
 8003858:	b29b      	uxth	r3, r3
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	b299      	uxth	r1, r3
 800385e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003862:	9300      	str	r3, [sp, #0]
 8003864:	2301      	movs	r3, #1
 8003866:	4a0a      	ldr	r2, [pc, #40]	; (8003890 <ResetDevicesExcept+0x58>)
 8003868:	480a      	ldr	r0, [pc, #40]	; (8003894 <ResetDevicesExcept+0x5c>)
 800386a:	f001 f915 	bl	8004a98 <HAL_I2C_Master_Transmit>
    for (int j = 0; j < tcaLength; ++j) {
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	3301      	adds	r3, #1
 8003872:	60fb      	str	r3, [r7, #12]
 8003874:	4b08      	ldr	r3, [pc, #32]	; (8003898 <ResetDevicesExcept+0x60>)
 8003876:	781b      	ldrb	r3, [r3, #0]
 8003878:	461a      	mov	r2, r3
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	4293      	cmp	r3, r2
 800387e:	dbe3      	blt.n	8003848 <ResetDevicesExcept+0x10>
        }
    }
}
 8003880:	bf00      	nop
 8003882:	bf00      	nop
 8003884:	3710      	adds	r7, #16
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	200000c0 	.word	0x200000c0
 8003890:	2000a2c4 	.word	0x2000a2c4
 8003894:	200078a0 	.word	0x200078a0
 8003898:	20000194 	.word	0x20000194

0800389c <setActiveTcaChannel>:

void setActiveTcaChannel(uint8_t active_device, uint8_t channel){
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af02      	add	r7, sp, #8
 80038a2:	4603      	mov	r3, r0
 80038a4:	460a      	mov	r2, r1
 80038a6:	71fb      	strb	r3, [r7, #7]
 80038a8:	4613      	mov	r3, r2
 80038aa:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Master_Transmit(&hi2c1, tca_addr[active_device] << 1, &tca_ch[channel], 1, 1000);
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	4a09      	ldr	r2, [pc, #36]	; (80038d4 <setActiveTcaChannel+0x38>)
 80038b0:	5cd3      	ldrb	r3, [r2, r3]
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	005b      	lsls	r3, r3, #1
 80038b6:	b299      	uxth	r1, r3
 80038b8:	79bb      	ldrb	r3, [r7, #6]
 80038ba:	4a07      	ldr	r2, [pc, #28]	; (80038d8 <setActiveTcaChannel+0x3c>)
 80038bc:	441a      	add	r2, r3
 80038be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	2301      	movs	r3, #1
 80038c6:	4805      	ldr	r0, [pc, #20]	; (80038dc <setActiveTcaChannel+0x40>)
 80038c8:	f001 f8e6 	bl	8004a98 <HAL_I2C_Master_Transmit>
}
 80038cc:	bf00      	nop
 80038ce:	3708      	adds	r7, #8
 80038d0:	46bd      	mov	sp, r7
 80038d2:	bd80      	pop	{r7, pc}
 80038d4:	200000c0 	.word	0x200000c0
 80038d8:	200000b8 	.word	0x200000b8
 80038dc:	200078a0 	.word	0x200078a0

080038e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
 ldr   sp, =_estack      /* set stack pointer */
 80038e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003918 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038e4:	480d      	ldr	r0, [pc, #52]	; (800391c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80038e6:	490e      	ldr	r1, [pc, #56]	; (8003920 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80038e8:	4a0e      	ldr	r2, [pc, #56]	; (8003924 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80038ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038ec:	e002      	b.n	80038f4 <LoopCopyDataInit>

080038ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038f2:	3304      	adds	r3, #4

080038f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038f8:	d3f9      	bcc.n	80038ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038fa:	4a0b      	ldr	r2, [pc, #44]	; (8003928 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80038fc:	4c0b      	ldr	r4, [pc, #44]	; (800392c <LoopFillZerobss+0x26>)
  movs r3, #0
 80038fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003900:	e001      	b.n	8003906 <LoopFillZerobss>

08003902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003904:	3204      	adds	r2, #4

08003906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003908:	d3fb      	bcc.n	8003902 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800390a:	f7ff fcd7 	bl	80032bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800390e:	f00d fb75 	bl	8010ffc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003912:	f7ff f9d1 	bl	8002cb8 <main>
  bx  lr    
 8003916:	4770      	bx	lr
 ldr   sp, =_estack      /* set stack pointer */
 8003918:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800391c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003920:	20000630 	.word	0x20000630
  ldr r2, =_sidata
 8003924:	08017e68 	.word	0x08017e68
  ldr r2, =_sbss
 8003928:	20000640 	.word	0x20000640
  ldr r4, =_ebss
 800392c:	2000a31c 	.word	0x2000a31c

08003930 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003930:	e7fe      	b.n	8003930 <ADC_IRQHandler>

08003932 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003932:	b580      	push	{r7, lr}
 8003934:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003936:	2003      	movs	r0, #3
 8003938:	f000 f94c 	bl	8003bd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800393c:	200f      	movs	r0, #15
 800393e:	f000 f805 	bl	800394c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003942:	f7ff fbf5 	bl	8003130 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	b082      	sub	sp, #8
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003954:	4b12      	ldr	r3, [pc, #72]	; (80039a0 <HAL_InitTick+0x54>)
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	4b12      	ldr	r3, [pc, #72]	; (80039a4 <HAL_InitTick+0x58>)
 800395a:	781b      	ldrb	r3, [r3, #0]
 800395c:	4619      	mov	r1, r3
 800395e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003962:	fbb3 f3f1 	udiv	r3, r3, r1
 8003966:	fbb2 f3f3 	udiv	r3, r2, r3
 800396a:	4618      	mov	r0, r3
 800396c:	f000 f996 	bl	8003c9c <HAL_SYSTICK_Config>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d001      	beq.n	800397a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	e00e      	b.n	8003998 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b0f      	cmp	r3, #15
 800397e:	d80a      	bhi.n	8003996 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003980:	2200      	movs	r2, #0
 8003982:	6879      	ldr	r1, [r7, #4]
 8003984:	f04f 30ff 	mov.w	r0, #4294967295
 8003988:	f000 f944 	bl	8003c14 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800398c:	4a06      	ldr	r2, [pc, #24]	; (80039a8 <HAL_InitTick+0x5c>)
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
 8003994:	e000      	b.n	8003998 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
}
 8003998:	4618      	mov	r0, r3
 800399a:	3708      	adds	r7, #8
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}
 80039a0:	2000000c 	.word	0x2000000c
 80039a4:	2000019c 	.word	0x2000019c
 80039a8:	20000198 	.word	0x20000198

080039ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039ac:	b480      	push	{r7}
 80039ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039b0:	4b06      	ldr	r3, [pc, #24]	; (80039cc <HAL_IncTick+0x20>)
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	461a      	mov	r2, r3
 80039b6:	4b06      	ldr	r3, [pc, #24]	; (80039d0 <HAL_IncTick+0x24>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4413      	add	r3, r2
 80039bc:	4a04      	ldr	r2, [pc, #16]	; (80039d0 <HAL_IncTick+0x24>)
 80039be:	6013      	str	r3, [r2, #0]
}
 80039c0:	bf00      	nop
 80039c2:	46bd      	mov	sp, r7
 80039c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c8:	4770      	bx	lr
 80039ca:	bf00      	nop
 80039cc:	2000019c 	.word	0x2000019c
 80039d0:	2000a2c8 	.word	0x2000a2c8

080039d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039d4:	b480      	push	{r7}
 80039d6:	af00      	add	r7, sp, #0
  return uwTick;
 80039d8:	4b03      	ldr	r3, [pc, #12]	; (80039e8 <HAL_GetTick+0x14>)
 80039da:	681b      	ldr	r3, [r3, #0]
}
 80039dc:	4618      	mov	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	2000a2c8 	.word	0x2000a2c8

080039ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039f4:	f7ff ffee 	bl	80039d4 <HAL_GetTick>
 80039f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a04:	d005      	beq.n	8003a12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a06:	4b0a      	ldr	r3, [pc, #40]	; (8003a30 <HAL_Delay+0x44>)
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	461a      	mov	r2, r3
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4413      	add	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a12:	bf00      	nop
 8003a14:	f7ff ffde 	bl	80039d4 <HAL_GetTick>
 8003a18:	4602      	mov	r2, r0
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	1ad3      	subs	r3, r2, r3
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	429a      	cmp	r2, r3
 8003a22:	d8f7      	bhi.n	8003a14 <HAL_Delay+0x28>
  {
  }
}
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop
 8003a28:	3710      	adds	r7, #16
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
 8003a2e:	bf00      	nop
 8003a30:	2000019c 	.word	0x2000019c

08003a34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f003 0307 	and.w	r3, r3, #7
 8003a42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a44:	4b0b      	ldr	r3, [pc, #44]	; (8003a74 <__NVIC_SetPriorityGrouping+0x40>)
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a4a:	68ba      	ldr	r2, [r7, #8]
 8003a4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003a50:	4013      	ands	r3, r2
 8003a52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a58:	68bb      	ldr	r3, [r7, #8]
 8003a5a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003a5c:	4b06      	ldr	r3, [pc, #24]	; (8003a78 <__NVIC_SetPriorityGrouping+0x44>)
 8003a5e:	4313      	orrs	r3, r2
 8003a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a62:	4a04      	ldr	r2, [pc, #16]	; (8003a74 <__NVIC_SetPriorityGrouping+0x40>)
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	60d3      	str	r3, [r2, #12]
}
 8003a68:	bf00      	nop
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	e000ed00 	.word	0xe000ed00
 8003a78:	05fa0000 	.word	0x05fa0000

08003a7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a80:	4b04      	ldr	r3, [pc, #16]	; (8003a94 <__NVIC_GetPriorityGrouping+0x18>)
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	0a1b      	lsrs	r3, r3, #8
 8003a86:	f003 0307 	and.w	r3, r3, #7
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr
 8003a94:	e000ed00 	.word	0xe000ed00

08003a98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a98:	b480      	push	{r7}
 8003a9a:	b083      	sub	sp, #12
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003aa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	db0b      	blt.n	8003ac2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	f003 021f 	and.w	r2, r3, #31
 8003ab0:	4907      	ldr	r1, [pc, #28]	; (8003ad0 <__NVIC_EnableIRQ+0x38>)
 8003ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab6:	095b      	lsrs	r3, r3, #5
 8003ab8:	2001      	movs	r0, #1
 8003aba:	fa00 f202 	lsl.w	r2, r0, r2
 8003abe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	e000e100 	.word	0xe000e100

08003ad4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	b083      	sub	sp, #12
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	4603      	mov	r3, r0
 8003adc:	6039      	str	r1, [r7, #0]
 8003ade:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ae0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	db0a      	blt.n	8003afe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	b2da      	uxtb	r2, r3
 8003aec:	490c      	ldr	r1, [pc, #48]	; (8003b20 <__NVIC_SetPriority+0x4c>)
 8003aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003af2:	0112      	lsls	r2, r2, #4
 8003af4:	b2d2      	uxtb	r2, r2
 8003af6:	440b      	add	r3, r1
 8003af8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003afc:	e00a      	b.n	8003b14 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	b2da      	uxtb	r2, r3
 8003b02:	4908      	ldr	r1, [pc, #32]	; (8003b24 <__NVIC_SetPriority+0x50>)
 8003b04:	79fb      	ldrb	r3, [r7, #7]
 8003b06:	f003 030f 	and.w	r3, r3, #15
 8003b0a:	3b04      	subs	r3, #4
 8003b0c:	0112      	lsls	r2, r2, #4
 8003b0e:	b2d2      	uxtb	r2, r2
 8003b10:	440b      	add	r3, r1
 8003b12:	761a      	strb	r2, [r3, #24]
}
 8003b14:	bf00      	nop
 8003b16:	370c      	adds	r7, #12
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1e:	4770      	bx	lr
 8003b20:	e000e100 	.word	0xe000e100
 8003b24:	e000ed00 	.word	0xe000ed00

08003b28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b089      	sub	sp, #36	; 0x24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f003 0307 	and.w	r3, r3, #7
 8003b3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	f1c3 0307 	rsb	r3, r3, #7
 8003b42:	2b04      	cmp	r3, #4
 8003b44:	bf28      	it	cs
 8003b46:	2304      	movcs	r3, #4
 8003b48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	3304      	adds	r3, #4
 8003b4e:	2b06      	cmp	r3, #6
 8003b50:	d902      	bls.n	8003b58 <NVIC_EncodePriority+0x30>
 8003b52:	69fb      	ldr	r3, [r7, #28]
 8003b54:	3b03      	subs	r3, #3
 8003b56:	e000      	b.n	8003b5a <NVIC_EncodePriority+0x32>
 8003b58:	2300      	movs	r3, #0
 8003b5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003b60:	69bb      	ldr	r3, [r7, #24]
 8003b62:	fa02 f303 	lsl.w	r3, r2, r3
 8003b66:	43da      	mvns	r2, r3
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	401a      	ands	r2, r3
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b70:	f04f 31ff 	mov.w	r1, #4294967295
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	fa01 f303 	lsl.w	r3, r1, r3
 8003b7a:	43d9      	mvns	r1, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b80:	4313      	orrs	r3, r2
         );
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3724      	adds	r7, #36	; 0x24
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
	...

08003b90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	3b01      	subs	r3, #1
 8003b9c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ba0:	d301      	bcc.n	8003ba6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e00f      	b.n	8003bc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ba6:	4a0a      	ldr	r2, [pc, #40]	; (8003bd0 <SysTick_Config+0x40>)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3b01      	subs	r3, #1
 8003bac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003bae:	210f      	movs	r1, #15
 8003bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb4:	f7ff ff8e 	bl	8003ad4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bb8:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <SysTick_Config+0x40>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bbe:	4b04      	ldr	r3, [pc, #16]	; (8003bd0 <SysTick_Config+0x40>)
 8003bc0:	2207      	movs	r2, #7
 8003bc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bc4:	2300      	movs	r3, #0
}
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	3708      	adds	r7, #8
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	e000e010 	.word	0xe000e010

08003bd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b082      	sub	sp, #8
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b07      	cmp	r3, #7
 8003be0:	d00f      	beq.n	8003c02 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2b06      	cmp	r3, #6
 8003be6:	d00c      	beq.n	8003c02 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	2b05      	cmp	r3, #5
 8003bec:	d009      	beq.n	8003c02 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2b04      	cmp	r3, #4
 8003bf2:	d006      	beq.n	8003c02 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2b03      	cmp	r3, #3
 8003bf8:	d003      	beq.n	8003c02 <HAL_NVIC_SetPriorityGrouping+0x2e>
 8003bfa:	2191      	movs	r1, #145	; 0x91
 8003bfc:	4804      	ldr	r0, [pc, #16]	; (8003c10 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8003bfe:	f7ff f946 	bl	8002e8e <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c02:	6878      	ldr	r0, [r7, #4]
 8003c04:	f7ff ff16 	bl	8003a34 <__NVIC_SetPriorityGrouping>
}
 8003c08:	bf00      	nop
 8003c0a:	3708      	adds	r7, #8
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	bd80      	pop	{r7, pc}
 8003c10:	08017668 	.word	0x08017668

08003c14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003c14:	b580      	push	{r7, lr}
 8003c16:	b086      	sub	sp, #24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
 8003c20:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c22:	2300      	movs	r3, #0
 8003c24:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2b0f      	cmp	r3, #15
 8003c2a:	d903      	bls.n	8003c34 <HAL_NVIC_SetPriority+0x20>
 8003c2c:	21a9      	movs	r1, #169	; 0xa9
 8003c2e:	480e      	ldr	r0, [pc, #56]	; (8003c68 <HAL_NVIC_SetPriority+0x54>)
 8003c30:	f7ff f92d 	bl	8002e8e <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8003c34:	68bb      	ldr	r3, [r7, #8]
 8003c36:	2b0f      	cmp	r3, #15
 8003c38:	d903      	bls.n	8003c42 <HAL_NVIC_SetPriority+0x2e>
 8003c3a:	21aa      	movs	r1, #170	; 0xaa
 8003c3c:	480a      	ldr	r0, [pc, #40]	; (8003c68 <HAL_NVIC_SetPriority+0x54>)
 8003c3e:	f7ff f926 	bl	8002e8e <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003c42:	f7ff ff1b 	bl	8003a7c <__NVIC_GetPriorityGrouping>
 8003c46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c48:	687a      	ldr	r2, [r7, #4]
 8003c4a:	68b9      	ldr	r1, [r7, #8]
 8003c4c:	6978      	ldr	r0, [r7, #20]
 8003c4e:	f7ff ff6b 	bl	8003b28 <NVIC_EncodePriority>
 8003c52:	4602      	mov	r2, r0
 8003c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c58:	4611      	mov	r1, r2
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff ff3a 	bl	8003ad4 <__NVIC_SetPriority>
}
 8003c60:	bf00      	nop
 8003c62:	3718      	adds	r7, #24
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	08017668 	.word	0x08017668

08003c6c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b082      	sub	sp, #8
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	4603      	mov	r3, r0
 8003c74:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	da03      	bge.n	8003c86 <HAL_NVIC_EnableIRQ+0x1a>
 8003c7e:	21bd      	movs	r1, #189	; 0xbd
 8003c80:	4805      	ldr	r0, [pc, #20]	; (8003c98 <HAL_NVIC_EnableIRQ+0x2c>)
 8003c82:	f7ff f904 	bl	8002e8e <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c8a:	4618      	mov	r0, r3
 8003c8c:	f7ff ff04 	bl	8003a98 <__NVIC_EnableIRQ>
}
 8003c90:	bf00      	nop
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}
 8003c98:	08017668 	.word	0x08017668

08003c9c <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7ff ff73 	bl	8003b90 <SysTick_Config>
 8003caa:	4603      	mov	r3, r0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3708      	adds	r7, #8
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	bd80      	pop	{r7, pc}

08003cb4 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e0a5      	b.n	8003e12 <HAL_CRC_Init+0x15e>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a54      	ldr	r2, [pc, #336]	; (8003e1c <HAL_CRC_Init+0x168>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d003      	beq.n	8003cd8 <HAL_CRC_Init+0x24>
 8003cd0:	2170      	movs	r1, #112	; 0x70
 8003cd2:	4853      	ldr	r0, [pc, #332]	; (8003e20 <HAL_CRC_Init+0x16c>)
 8003cd4:	f7ff f8db 	bl	8002e8e <assert_failed>

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	7f5b      	ldrb	r3, [r3, #29]
 8003cdc:	b2db      	uxtb	r3, r3
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d105      	bne.n	8003cee <HAL_CRC_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	f7fd fb2f 	bl	800134c <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2202      	movs	r2, #2
 8003cf2:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	791b      	ldrb	r3, [r3, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d007      	beq.n	8003d0c <HAL_CRC_Init+0x58>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	791b      	ldrb	r3, [r3, #4]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d003      	beq.n	8003d0c <HAL_CRC_Init+0x58>
 8003d04:	217e      	movs	r1, #126	; 0x7e
 8003d06:	4846      	ldr	r0, [pc, #280]	; (8003e20 <HAL_CRC_Init+0x16c>)
 8003d08:	f7ff f8c1 	bl	8002e8e <assert_failed>
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	791b      	ldrb	r3, [r3, #4]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d10c      	bne.n	8003d2e <HAL_CRC_Init+0x7a>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a42      	ldr	r2, [pc, #264]	; (8003e24 <HAL_CRC_Init+0x170>)
 8003d1a:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	689a      	ldr	r2, [r3, #8]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0218 	bic.w	r2, r2, #24
 8003d2a:	609a      	str	r2, [r3, #8]
 8003d2c:	e00c      	b.n	8003d48 <HAL_CRC_Init+0x94>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6899      	ldr	r1, [r3, #8]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	461a      	mov	r2, r3
 8003d38:	6878      	ldr	r0, [r7, #4]
 8003d3a:	f000 f875 	bl	8003e28 <HAL_CRCEx_Polynomial_Set>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <HAL_CRC_Init+0x94>
    {
      return HAL_ERROR;
 8003d44:	2301      	movs	r3, #1
 8003d46:	e064      	b.n	8003e12 <HAL_CRC_Init+0x15e>
    }
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	795b      	ldrb	r3, [r3, #5]
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d007      	beq.n	8003d60 <HAL_CRC_Init+0xac>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	795b      	ldrb	r3, [r3, #5]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d003      	beq.n	8003d60 <HAL_CRC_Init+0xac>
 8003d58:	2190      	movs	r1, #144	; 0x90
 8003d5a:	4831      	ldr	r0, [pc, #196]	; (8003e20 <HAL_CRC_Init+0x16c>)
 8003d5c:	f7ff f897 	bl	8002e8e <assert_failed>
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	795b      	ldrb	r3, [r3, #5]
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d105      	bne.n	8003d74 <HAL_CRC_Init+0xc0>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d70:	611a      	str	r2, [r3, #16]
 8003d72:	e004      	b.n	8003d7e <HAL_CRC_Init+0xca>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	6912      	ldr	r2, [r2, #16]
 8003d7c:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00f      	beq.n	8003da6 <HAL_CRC_Init+0xf2>
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	695b      	ldr	r3, [r3, #20]
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d00b      	beq.n	8003da6 <HAL_CRC_Init+0xf2>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	2b40      	cmp	r3, #64	; 0x40
 8003d94:	d007      	beq.n	8003da6 <HAL_CRC_Init+0xf2>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	2b60      	cmp	r3, #96	; 0x60
 8003d9c:	d003      	beq.n	8003da6 <HAL_CRC_Init+0xf2>
 8003d9e:	219c      	movs	r1, #156	; 0x9c
 8003da0:	481f      	ldr	r0, [pc, #124]	; (8003e20 <HAL_CRC_Init+0x16c>)
 8003da2:	f7ff f874 	bl	8002e8e <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	695a      	ldr	r2, [r3, #20]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	430a      	orrs	r2, r1
 8003dba:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d007      	beq.n	8003dd4 <HAL_CRC_Init+0x120>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	699b      	ldr	r3, [r3, #24]
 8003dc8:	2b80      	cmp	r3, #128	; 0x80
 8003dca:	d003      	beq.n	8003dd4 <HAL_CRC_Init+0x120>
 8003dcc:	21a0      	movs	r1, #160	; 0xa0
 8003dce:	4814      	ldr	r0, [pc, #80]	; (8003e20 <HAL_CRC_Init+0x16c>)
 8003dd0:	f7ff f85d 	bl	8002e8e <assert_failed>
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699a      	ldr	r2, [r3, #24]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	609a      	str	r2, [r3, #8]

  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	2b01      	cmp	r3, #1
 8003df0:	d00b      	beq.n	8003e0a <HAL_CRC_Init+0x156>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d007      	beq.n	8003e0a <HAL_CRC_Init+0x156>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
 8003dfe:	2b03      	cmp	r3, #3
 8003e00:	d003      	beq.n	8003e0a <HAL_CRC_Init+0x156>
 8003e02:	21a5      	movs	r1, #165	; 0xa5
 8003e04:	4806      	ldr	r0, [pc, #24]	; (8003e20 <HAL_CRC_Init+0x16c>)
 8003e06:	f7ff f842 	bl	8002e8e <assert_failed>

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8003e10:	2300      	movs	r3, #0
}
 8003e12:	4618      	mov	r0, r3
 8003e14:	3708      	adds	r7, #8
 8003e16:	46bd      	mov	sp, r7
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	40023000 	.word	0x40023000
 8003e20:	080176a4 	.word	0x080176a4
 8003e24:	04c11db7 	.word	0x04c11db7

08003e28 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b086      	sub	sp, #24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e34:	2300      	movs	r3, #0
 8003e36:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8003e38:	231f      	movs	r3, #31
 8003e3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00c      	beq.n	8003e5c <HAL_CRCEx_Polynomial_Set+0x34>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b08      	cmp	r3, #8
 8003e46:	d009      	beq.n	8003e5c <HAL_CRCEx_Polynomial_Set+0x34>
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2b10      	cmp	r3, #16
 8003e4c:	d006      	beq.n	8003e5c <HAL_CRCEx_Polynomial_Set+0x34>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	2b18      	cmp	r3, #24
 8003e52:	d003      	beq.n	8003e5c <HAL_CRCEx_Polynomial_Set+0x34>
 8003e54:	215f      	movs	r1, #95	; 0x5f
 8003e56:	483e      	ldr	r0, [pc, #248]	; (8003f50 <HAL_CRCEx_Polynomial_Set+0x128>)
 8003e58:	f7ff f819 	bl	8002e8e <assert_failed>
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8003e5c:	bf00      	nop
 8003e5e:	693b      	ldr	r3, [r7, #16]
 8003e60:	1e5a      	subs	r2, r3, #1
 8003e62:	613a      	str	r2, [r7, #16]
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d009      	beq.n	8003e7c <HAL_CRCEx_Polynomial_Set+0x54>
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	f003 031f 	and.w	r3, r3, #31
 8003e6e:	68ba      	ldr	r2, [r7, #8]
 8003e70:	fa22 f303 	lsr.w	r3, r2, r3
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d0f0      	beq.n	8003e5e <HAL_CRCEx_Polynomial_Set+0x36>
  {
  }

  switch (PolyLength)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b18      	cmp	r3, #24
 8003e80:	d846      	bhi.n	8003f10 <HAL_CRCEx_Polynomial_Set+0xe8>
 8003e82:	a201      	add	r2, pc, #4	; (adr r2, 8003e88 <HAL_CRCEx_Polynomial_Set+0x60>)
 8003e84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e88:	08003f17 	.word	0x08003f17
 8003e8c:	08003f11 	.word	0x08003f11
 8003e90:	08003f11 	.word	0x08003f11
 8003e94:	08003f11 	.word	0x08003f11
 8003e98:	08003f11 	.word	0x08003f11
 8003e9c:	08003f11 	.word	0x08003f11
 8003ea0:	08003f11 	.word	0x08003f11
 8003ea4:	08003f11 	.word	0x08003f11
 8003ea8:	08003f05 	.word	0x08003f05
 8003eac:	08003f11 	.word	0x08003f11
 8003eb0:	08003f11 	.word	0x08003f11
 8003eb4:	08003f11 	.word	0x08003f11
 8003eb8:	08003f11 	.word	0x08003f11
 8003ebc:	08003f11 	.word	0x08003f11
 8003ec0:	08003f11 	.word	0x08003f11
 8003ec4:	08003f11 	.word	0x08003f11
 8003ec8:	08003ef9 	.word	0x08003ef9
 8003ecc:	08003f11 	.word	0x08003f11
 8003ed0:	08003f11 	.word	0x08003f11
 8003ed4:	08003f11 	.word	0x08003f11
 8003ed8:	08003f11 	.word	0x08003f11
 8003edc:	08003f11 	.word	0x08003f11
 8003ee0:	08003f11 	.word	0x08003f11
 8003ee4:	08003f11 	.word	0x08003f11
 8003ee8:	08003eed 	.word	0x08003eed
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	2b06      	cmp	r3, #6
 8003ef0:	d913      	bls.n	8003f1a <HAL_CRCEx_Polynomial_Set+0xf2>
      {
        status =   HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003ef6:	e010      	b.n	8003f1a <HAL_CRCEx_Polynomial_Set+0xf2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	2b07      	cmp	r3, #7
 8003efc:	d90f      	bls.n	8003f1e <HAL_CRCEx_Polynomial_Set+0xf6>
      {
        status =   HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003f02:	e00c      	b.n	8003f1e <HAL_CRCEx_Polynomial_Set+0xf6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	2b0f      	cmp	r3, #15
 8003f08:	d90b      	bls.n	8003f22 <HAL_CRCEx_Polynomial_Set+0xfa>
      {
        status =   HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8003f0e:	e008      	b.n	8003f22 <HAL_CRCEx_Polynomial_Set+0xfa>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	75fb      	strb	r3, [r7, #23]
      break;
 8003f14:	e006      	b.n	8003f24 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8003f16:	bf00      	nop
 8003f18:	e004      	b.n	8003f24 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8003f1a:	bf00      	nop
 8003f1c:	e002      	b.n	8003f24 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8003f1e:	bf00      	nop
 8003f20:	e000      	b.n	8003f24 <HAL_CRCEx_Polynomial_Set+0xfc>
      break;
 8003f22:	bf00      	nop
  }
  if (status == HAL_OK)
 8003f24:	7dfb      	ldrb	r3, [r7, #23]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10d      	bne.n	8003f46 <HAL_CRCEx_Polynomial_Set+0x11e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	689b      	ldr	r3, [r3, #8]
 8003f38:	f023 0118 	bic.w	r1, r3, #24
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	687a      	ldr	r2, [r7, #4]
 8003f42:	430a      	orrs	r2, r1
 8003f44:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8003f46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3718      	adds	r7, #24
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	080176dc 	.word	0x080176dc

08003f54 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b084      	sub	sp, #16
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003f62:	f7ff fd37 	bl	80039d4 <HAL_GetTick>
 8003f66:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f6e:	b2db      	uxtb	r3, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d008      	beq.n	8003f86 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2280      	movs	r2, #128	; 0x80
 8003f78:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003f82:	2301      	movs	r3, #1
 8003f84:	e052      	b.n	800402c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f022 0216 	bic.w	r2, r2, #22
 8003f94:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	695a      	ldr	r2, [r3, #20]
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003fa4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d103      	bne.n	8003fb6 <HAL_DMA_Abort+0x62>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d007      	beq.n	8003fc6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 0208 	bic.w	r2, r2, #8
 8003fc4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0201 	bic.w	r2, r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003fd6:	e013      	b.n	8004000 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003fd8:	f7ff fcfc 	bl	80039d4 <HAL_GetTick>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	1ad3      	subs	r3, r2, r3
 8003fe2:	2b05      	cmp	r3, #5
 8003fe4:	d90c      	bls.n	8004000 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2220      	movs	r2, #32
 8003fea:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2203      	movs	r2, #3
 8003ff0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003ffc:	2303      	movs	r3, #3
 8003ffe:	e015      	b.n	800402c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 0301 	and.w	r3, r3, #1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1e4      	bne.n	8003fd8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004012:	223f      	movs	r2, #63	; 0x3f
 8004014:	409a      	lsls	r2, r3
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2201      	movs	r2, #1
 800401e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2200      	movs	r2, #0
 8004026:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800402a:	2300      	movs	r3, #0
}
 800402c:	4618      	mov	r0, r3
 800402e:	3710      	adds	r7, #16
 8004030:	46bd      	mov	sp, r7
 8004032:	bd80      	pop	{r7, pc}

08004034 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004042:	b2db      	uxtb	r3, r3
 8004044:	2b02      	cmp	r3, #2
 8004046:	d004      	beq.n	8004052 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	2280      	movs	r2, #128	; 0x80
 800404c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e00c      	b.n	800406c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2205      	movs	r2, #5
 8004056:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f022 0201 	bic.w	r2, r2, #1
 8004068:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004086:	b2db      	uxtb	r3, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr

08004094 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b088      	sub	sp, #32
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
 800409c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800409e:	2300      	movs	r3, #0
 80040a0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80040a2:	2300      	movs	r3, #0
 80040a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80040a6:	2300      	movs	r3, #0
 80040a8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80040aa:	2300      	movs	r3, #0
 80040ac:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a3a      	ldr	r2, [pc, #232]	; (800419c <HAL_GPIO_Init+0x108>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d02b      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	4a39      	ldr	r2, [pc, #228]	; (80041a0 <HAL_GPIO_Init+0x10c>)
 80040ba:	4293      	cmp	r3, r2
 80040bc:	d027      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a38      	ldr	r2, [pc, #224]	; (80041a4 <HAL_GPIO_Init+0x110>)
 80040c2:	4293      	cmp	r3, r2
 80040c4:	d023      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	4a37      	ldr	r2, [pc, #220]	; (80041a8 <HAL_GPIO_Init+0x114>)
 80040ca:	4293      	cmp	r3, r2
 80040cc:	d01f      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4a36      	ldr	r2, [pc, #216]	; (80041ac <HAL_GPIO_Init+0x118>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d01b      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	4a35      	ldr	r2, [pc, #212]	; (80041b0 <HAL_GPIO_Init+0x11c>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d017      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a34      	ldr	r2, [pc, #208]	; (80041b4 <HAL_GPIO_Init+0x120>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d013      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	4a33      	ldr	r2, [pc, #204]	; (80041b8 <HAL_GPIO_Init+0x124>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d00f      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a32      	ldr	r2, [pc, #200]	; (80041bc <HAL_GPIO_Init+0x128>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d00b      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a31      	ldr	r2, [pc, #196]	; (80041c0 <HAL_GPIO_Init+0x12c>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d007      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	4a30      	ldr	r2, [pc, #192]	; (80041c4 <HAL_GPIO_Init+0x130>)
 8004102:	4293      	cmp	r3, r2
 8004104:	d003      	beq.n	800410e <HAL_GPIO_Init+0x7a>
 8004106:	21aa      	movs	r1, #170	; 0xaa
 8004108:	482f      	ldr	r0, [pc, #188]	; (80041c8 <HAL_GPIO_Init+0x134>)
 800410a:	f7fe fec0 	bl	8002e8e <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	b29b      	uxth	r3, r3
 8004114:	2b00      	cmp	r3, #0
 8004116:	d103      	bne.n	8004120 <HAL_GPIO_Init+0x8c>
 8004118:	21ab      	movs	r1, #171	; 0xab
 800411a:	482b      	ldr	r0, [pc, #172]	; (80041c8 <HAL_GPIO_Init+0x134>)
 800411c:	f7fe feb7 	bl	8002e8e <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	685b      	ldr	r3, [r3, #4]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d035      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	685b      	ldr	r3, [r3, #4]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d031      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	2b11      	cmp	r3, #17
 8004136:	d02d      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	685b      	ldr	r3, [r3, #4]
 800413c:	2b02      	cmp	r3, #2
 800413e:	d029      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	2b12      	cmp	r3, #18
 8004146:	d025      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004148:	683b      	ldr	r3, [r7, #0]
 800414a:	685b      	ldr	r3, [r3, #4]
 800414c:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8004150:	d020      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800415a:	d01b      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	685b      	ldr	r3, [r3, #4]
 8004160:	f5b3 1f44 	cmp.w	r3, #3211264	; 0x310000
 8004164:	d016      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f5b3 1f90 	cmp.w	r3, #1179648	; 0x120000
 800416e:	d011      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	685b      	ldr	r3, [r3, #4]
 8004174:	f5b3 1f08 	cmp.w	r3, #2228224	; 0x220000
 8004178:	d00c      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f5b3 1f48 	cmp.w	r3, #3276800	; 0x320000
 8004182:	d007      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	2b03      	cmp	r3, #3
 800418a:	d003      	beq.n	8004194 <HAL_GPIO_Init+0x100>
 800418c:	21ac      	movs	r1, #172	; 0xac
 800418e:	480e      	ldr	r0, [pc, #56]	; (80041c8 <HAL_GPIO_Init+0x134>)
 8004190:	f7fe fe7d 	bl	8002e8e <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004194:	2300      	movs	r3, #0
 8004196:	61fb      	str	r3, [r7, #28]
 8004198:	e2c7      	b.n	800472a <HAL_GPIO_Init+0x696>
 800419a:	bf00      	nop
 800419c:	40020000 	.word	0x40020000
 80041a0:	40020400 	.word	0x40020400
 80041a4:	40020800 	.word	0x40020800
 80041a8:	40020c00 	.word	0x40020c00
 80041ac:	40021000 	.word	0x40021000
 80041b0:	40021400 	.word	0x40021400
 80041b4:	40021800 	.word	0x40021800
 80041b8:	40021c00 	.word	0x40021c00
 80041bc:	40022000 	.word	0x40022000
 80041c0:	40022400 	.word	0x40022400
 80041c4:	40022800 	.word	0x40022800
 80041c8:	08017718 	.word	0x08017718
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80041cc:	2201      	movs	r2, #1
 80041ce:	69fb      	ldr	r3, [r7, #28]
 80041d0:	fa02 f303 	lsl.w	r3, r2, r3
 80041d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	4013      	ands	r3, r2
 80041de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041e0:	693a      	ldr	r2, [r7, #16]
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	429a      	cmp	r2, r3
 80041e6:	f040 829d 	bne.w	8004724 <HAL_GPIO_Init+0x690>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	f003 0303 	and.w	r3, r3, #3
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d005      	beq.n	8004202 <HAL_GPIO_Init+0x16e>
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f003 0303 	and.w	r3, r3, #3
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d144      	bne.n	800428c <HAL_GPIO_Init+0x1f8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	68db      	ldr	r3, [r3, #12]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d00f      	beq.n	800422a <HAL_GPIO_Init+0x196>
 800420a:	683b      	ldr	r3, [r7, #0]
 800420c:	68db      	ldr	r3, [r3, #12]
 800420e:	2b01      	cmp	r3, #1
 8004210:	d00b      	beq.n	800422a <HAL_GPIO_Init+0x196>
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	2b02      	cmp	r3, #2
 8004218:	d007      	beq.n	800422a <HAL_GPIO_Init+0x196>
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	2b03      	cmp	r3, #3
 8004220:	d003      	beq.n	800422a <HAL_GPIO_Init+0x196>
 8004222:	21bd      	movs	r1, #189	; 0xbd
 8004224:	4831      	ldr	r0, [pc, #196]	; (80042ec <HAL_GPIO_Init+0x258>)
 8004226:	f7fe fe32 	bl	8002e8e <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	689b      	ldr	r3, [r3, #8]
 800422e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004230:	69fb      	ldr	r3, [r7, #28]
 8004232:	005b      	lsls	r3, r3, #1
 8004234:	2203      	movs	r2, #3
 8004236:	fa02 f303 	lsl.w	r3, r2, r3
 800423a:	43db      	mvns	r3, r3
 800423c:	69ba      	ldr	r2, [r7, #24]
 800423e:	4013      	ands	r3, r2
 8004240:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	68da      	ldr	r2, [r3, #12]
 8004246:	69fb      	ldr	r3, [r7, #28]
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	fa02 f303 	lsl.w	r3, r2, r3
 800424e:	69ba      	ldr	r2, [r7, #24]
 8004250:	4313      	orrs	r3, r2
 8004252:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	69ba      	ldr	r2, [r7, #24]
 8004258:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	685b      	ldr	r3, [r3, #4]
 800425e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004260:	2201      	movs	r2, #1
 8004262:	69fb      	ldr	r3, [r7, #28]
 8004264:	fa02 f303 	lsl.w	r3, r2, r3
 8004268:	43db      	mvns	r3, r3
 800426a:	69ba      	ldr	r2, [r7, #24]
 800426c:	4013      	ands	r3, r2
 800426e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	091b      	lsrs	r3, r3, #4
 8004276:	f003 0201 	and.w	r2, r3, #1
 800427a:	69fb      	ldr	r3, [r7, #28]
 800427c:	fa02 f303 	lsl.w	r3, r2, r3
 8004280:	69ba      	ldr	r2, [r7, #24]
 8004282:	4313      	orrs	r3, r2
 8004284:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	69ba      	ldr	r2, [r7, #24]
 800428a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	f003 0303 	and.w	r3, r3, #3
 8004294:	2b03      	cmp	r3, #3
 8004296:	d02b      	beq.n	80042f0 <HAL_GPIO_Init+0x25c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d00b      	beq.n	80042b8 <HAL_GPIO_Init+0x224>
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	689b      	ldr	r3, [r3, #8]
 80042a4:	2b01      	cmp	r3, #1
 80042a6:	d007      	beq.n	80042b8 <HAL_GPIO_Init+0x224>
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	2b02      	cmp	r3, #2
 80042ae:	d003      	beq.n	80042b8 <HAL_GPIO_Init+0x224>
 80042b0:	21ce      	movs	r1, #206	; 0xce
 80042b2:	480e      	ldr	r0, [pc, #56]	; (80042ec <HAL_GPIO_Init+0x258>)
 80042b4:	f7fe fdeb 	bl	8002e8e <assert_failed>

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	005b      	lsls	r3, r3, #1
 80042c2:	2203      	movs	r2, #3
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	43db      	mvns	r3, r3
 80042ca:	69ba      	ldr	r2, [r7, #24]
 80042cc:	4013      	ands	r3, r2
 80042ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	689a      	ldr	r2, [r3, #8]
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	005b      	lsls	r3, r3, #1
 80042d8:	fa02 f303 	lsl.w	r3, r2, r3
 80042dc:	69ba      	ldr	r2, [r7, #24]
 80042de:	4313      	orrs	r3, r2
 80042e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	60da      	str	r2, [r3, #12]
 80042e8:	e002      	b.n	80042f0 <HAL_GPIO_Init+0x25c>
 80042ea:	bf00      	nop
 80042ec:	08017718 	.word	0x08017718
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80042f0:	683b      	ldr	r3, [r7, #0]
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f003 0303 	and.w	r3, r3, #3
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	f040 8134 	bne.w	8004566 <HAL_GPIO_Init+0x4d2>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	691b      	ldr	r3, [r3, #16]
 8004302:	2b00      	cmp	r3, #0
 8004304:	f000 810b 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	691b      	ldr	r3, [r3, #16]
 800430c:	2b01      	cmp	r3, #1
 800430e:	f000 8106 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	691b      	ldr	r3, [r3, #16]
 8004316:	2b00      	cmp	r3, #0
 8004318:	f000 8101 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	f000 80fc 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004326:	683b      	ldr	r3, [r7, #0]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	2b00      	cmp	r3, #0
 800432c:	f000 80f7 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	691b      	ldr	r3, [r3, #16]
 8004334:	2b01      	cmp	r3, #1
 8004336:	f000 80f2 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	2b02      	cmp	r3, #2
 8004340:	f000 80ed 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	691b      	ldr	r3, [r3, #16]
 8004348:	2b02      	cmp	r3, #2
 800434a:	f000 80e8 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	691b      	ldr	r3, [r3, #16]
 8004352:	2b02      	cmp	r3, #2
 8004354:	f000 80e3 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	691b      	ldr	r3, [r3, #16]
 800435c:	2b03      	cmp	r3, #3
 800435e:	f000 80de 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	691b      	ldr	r3, [r3, #16]
 8004366:	2b03      	cmp	r3, #3
 8004368:	f000 80d9 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	2b03      	cmp	r3, #3
 8004372:	f000 80d4 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	2b03      	cmp	r3, #3
 800437c:	f000 80cf 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	2b03      	cmp	r3, #3
 8004386:	f000 80ca 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	691b      	ldr	r3, [r3, #16]
 800438e:	2b03      	cmp	r3, #3
 8004390:	f000 80c5 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004394:	683b      	ldr	r3, [r7, #0]
 8004396:	691b      	ldr	r3, [r3, #16]
 8004398:	2b04      	cmp	r3, #4
 800439a:	f000 80c0 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	f000 80bb 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	691b      	ldr	r3, [r3, #16]
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	f000 80b6 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	f000 80b1 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	691b      	ldr	r3, [r3, #16]
 80043c0:	2b04      	cmp	r3, #4
 80043c2:	f000 80ac 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	2b05      	cmp	r3, #5
 80043cc:	f000 80a7 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	2b05      	cmp	r3, #5
 80043d6:	f000 80a2 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	2b05      	cmp	r3, #5
 80043e0:	f000 809d 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	691b      	ldr	r3, [r3, #16]
 80043e8:	2b05      	cmp	r3, #5
 80043ea:	f000 8098 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	691b      	ldr	r3, [r3, #16]
 80043f2:	2b05      	cmp	r3, #5
 80043f4:	f000 8093 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	691b      	ldr	r3, [r3, #16]
 80043fc:	2b05      	cmp	r3, #5
 80043fe:	f000 808e 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	691b      	ldr	r3, [r3, #16]
 8004406:	2b06      	cmp	r3, #6
 8004408:	f000 8089 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	691b      	ldr	r3, [r3, #16]
 8004410:	2b06      	cmp	r3, #6
 8004412:	f000 8084 	beq.w	800451e <HAL_GPIO_Init+0x48a>
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	691b      	ldr	r3, [r3, #16]
 800441a:	2b07      	cmp	r3, #7
 800441c:	d07f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	2b07      	cmp	r3, #7
 8004424:	d07b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	2b07      	cmp	r3, #7
 800442c:	d077      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	691b      	ldr	r3, [r3, #16]
 8004432:	2b07      	cmp	r3, #7
 8004434:	d073      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	691b      	ldr	r3, [r3, #16]
 800443a:	2b07      	cmp	r3, #7
 800443c:	d06f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	2b07      	cmp	r3, #7
 8004444:	d06b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	2b07      	cmp	r3, #7
 800444c:	d067      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	691b      	ldr	r3, [r3, #16]
 8004452:	2b08      	cmp	r3, #8
 8004454:	d063      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	2b08      	cmp	r3, #8
 800445c:	d05f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	691b      	ldr	r3, [r3, #16]
 8004462:	2b08      	cmp	r3, #8
 8004464:	d05b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	2b08      	cmp	r3, #8
 800446c:	d057      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	2b08      	cmp	r3, #8
 8004474:	d053      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	691b      	ldr	r3, [r3, #16]
 800447a:	2b08      	cmp	r3, #8
 800447c:	d04f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	691b      	ldr	r3, [r3, #16]
 8004482:	2b08      	cmp	r3, #8
 8004484:	d04b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	2b09      	cmp	r3, #9
 800448c:	d047      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	2b09      	cmp	r3, #9
 8004494:	d043      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	2b09      	cmp	r3, #9
 800449c:	d03f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	2b09      	cmp	r3, #9
 80044a4:	d03b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	691b      	ldr	r3, [r3, #16]
 80044aa:	2b09      	cmp	r3, #9
 80044ac:	d037      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	691b      	ldr	r3, [r3, #16]
 80044b2:	2b09      	cmp	r3, #9
 80044b4:	d033      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	691b      	ldr	r3, [r3, #16]
 80044ba:	2b09      	cmp	r3, #9
 80044bc:	d02f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	691b      	ldr	r3, [r3, #16]
 80044c2:	2b0a      	cmp	r3, #10
 80044c4:	d02b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	691b      	ldr	r3, [r3, #16]
 80044ca:	2b0a      	cmp	r3, #10
 80044cc:	d027      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	2b0a      	cmp	r3, #10
 80044d4:	d023      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	691b      	ldr	r3, [r3, #16]
 80044da:	2b0a      	cmp	r3, #10
 80044dc:	d01f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	691b      	ldr	r3, [r3, #16]
 80044e2:	2b0b      	cmp	r3, #11
 80044e4:	d01b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	691b      	ldr	r3, [r3, #16]
 80044ea:	2b0c      	cmp	r3, #12
 80044ec:	d017      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b0c      	cmp	r3, #12
 80044f4:	d013      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	691b      	ldr	r3, [r3, #16]
 80044fa:	2b0c      	cmp	r3, #12
 80044fc:	d00f      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 80044fe:	683b      	ldr	r3, [r7, #0]
 8004500:	691b      	ldr	r3, [r3, #16]
 8004502:	2b0f      	cmp	r3, #15
 8004504:	d00b      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	2b0d      	cmp	r3, #13
 800450c:	d007      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	691b      	ldr	r3, [r3, #16]
 8004512:	2b0e      	cmp	r3, #14
 8004514:	d003      	beq.n	800451e <HAL_GPIO_Init+0x48a>
 8004516:	21db      	movs	r1, #219	; 0xdb
 8004518:	4888      	ldr	r0, [pc, #544]	; (800473c <HAL_GPIO_Init+0x6a8>)
 800451a:	f7fe fcb8 	bl	8002e8e <assert_failed>

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	08da      	lsrs	r2, r3, #3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	3208      	adds	r2, #8
 8004526:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800452a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f003 0307 	and.w	r3, r3, #7
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	220f      	movs	r2, #15
 8004536:	fa02 f303 	lsl.w	r3, r2, r3
 800453a:	43db      	mvns	r3, r3
 800453c:	69ba      	ldr	r2, [r7, #24]
 800453e:	4013      	ands	r3, r2
 8004540:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	691a      	ldr	r2, [r3, #16]
 8004546:	69fb      	ldr	r3, [r7, #28]
 8004548:	f003 0307 	and.w	r3, r3, #7
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	fa02 f303 	lsl.w	r3, r2, r3
 8004552:	69ba      	ldr	r2, [r7, #24]
 8004554:	4313      	orrs	r3, r2
 8004556:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	08da      	lsrs	r2, r3, #3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	3208      	adds	r2, #8
 8004560:	69b9      	ldr	r1, [r7, #24]
 8004562:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800456c:	69fb      	ldr	r3, [r7, #28]
 800456e:	005b      	lsls	r3, r3, #1
 8004570:	2203      	movs	r2, #3
 8004572:	fa02 f303 	lsl.w	r3, r2, r3
 8004576:	43db      	mvns	r3, r3
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	4013      	ands	r3, r2
 800457c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800457e:	683b      	ldr	r3, [r7, #0]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	f003 0203 	and.w	r2, r3, #3
 8004586:	69fb      	ldr	r3, [r7, #28]
 8004588:	005b      	lsls	r3, r3, #1
 800458a:	fa02 f303 	lsl.w	r3, r2, r3
 800458e:	69ba      	ldr	r2, [r7, #24]
 8004590:	4313      	orrs	r3, r2
 8004592:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	69ba      	ldr	r2, [r7, #24]
 8004598:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f000 80be 	beq.w	8004724 <HAL_GPIO_Init+0x690>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045a8:	4b65      	ldr	r3, [pc, #404]	; (8004740 <HAL_GPIO_Init+0x6ac>)
 80045aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ac:	4a64      	ldr	r2, [pc, #400]	; (8004740 <HAL_GPIO_Init+0x6ac>)
 80045ae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045b2:	6453      	str	r3, [r2, #68]	; 0x44
 80045b4:	4b62      	ldr	r3, [pc, #392]	; (8004740 <HAL_GPIO_Init+0x6ac>)
 80045b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045bc:	60fb      	str	r3, [r7, #12]
 80045be:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80045c0:	4a60      	ldr	r2, [pc, #384]	; (8004744 <HAL_GPIO_Init+0x6b0>)
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	089b      	lsrs	r3, r3, #2
 80045c6:	3302      	adds	r3, #2
 80045c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	f003 0303 	and.w	r3, r3, #3
 80045d4:	009b      	lsls	r3, r3, #2
 80045d6:	220f      	movs	r2, #15
 80045d8:	fa02 f303 	lsl.w	r3, r2, r3
 80045dc:	43db      	mvns	r3, r3
 80045de:	69ba      	ldr	r2, [r7, #24]
 80045e0:	4013      	ands	r3, r2
 80045e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a58      	ldr	r2, [pc, #352]	; (8004748 <HAL_GPIO_Init+0x6b4>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d037      	beq.n	800465c <HAL_GPIO_Init+0x5c8>
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	4a57      	ldr	r2, [pc, #348]	; (800474c <HAL_GPIO_Init+0x6b8>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d031      	beq.n	8004658 <HAL_GPIO_Init+0x5c4>
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	4a56      	ldr	r2, [pc, #344]	; (8004750 <HAL_GPIO_Init+0x6bc>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d02b      	beq.n	8004654 <HAL_GPIO_Init+0x5c0>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a55      	ldr	r2, [pc, #340]	; (8004754 <HAL_GPIO_Init+0x6c0>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d025      	beq.n	8004650 <HAL_GPIO_Init+0x5bc>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a54      	ldr	r2, [pc, #336]	; (8004758 <HAL_GPIO_Init+0x6c4>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d01f      	beq.n	800464c <HAL_GPIO_Init+0x5b8>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a53      	ldr	r2, [pc, #332]	; (800475c <HAL_GPIO_Init+0x6c8>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d019      	beq.n	8004648 <HAL_GPIO_Init+0x5b4>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a52      	ldr	r2, [pc, #328]	; (8004760 <HAL_GPIO_Init+0x6cc>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d013      	beq.n	8004644 <HAL_GPIO_Init+0x5b0>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a51      	ldr	r2, [pc, #324]	; (8004764 <HAL_GPIO_Init+0x6d0>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d00d      	beq.n	8004640 <HAL_GPIO_Init+0x5ac>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a50      	ldr	r2, [pc, #320]	; (8004768 <HAL_GPIO_Init+0x6d4>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d007      	beq.n	800463c <HAL_GPIO_Init+0x5a8>
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	4a4f      	ldr	r2, [pc, #316]	; (800476c <HAL_GPIO_Init+0x6d8>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d101      	bne.n	8004638 <HAL_GPIO_Init+0x5a4>
 8004634:	2309      	movs	r3, #9
 8004636:	e012      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 8004638:	230a      	movs	r3, #10
 800463a:	e010      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 800463c:	2308      	movs	r3, #8
 800463e:	e00e      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 8004640:	2307      	movs	r3, #7
 8004642:	e00c      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 8004644:	2306      	movs	r3, #6
 8004646:	e00a      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 8004648:	2305      	movs	r3, #5
 800464a:	e008      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 800464c:	2304      	movs	r3, #4
 800464e:	e006      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 8004650:	2303      	movs	r3, #3
 8004652:	e004      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 8004654:	2302      	movs	r3, #2
 8004656:	e002      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 8004658:	2301      	movs	r3, #1
 800465a:	e000      	b.n	800465e <HAL_GPIO_Init+0x5ca>
 800465c:	2300      	movs	r3, #0
 800465e:	69fa      	ldr	r2, [r7, #28]
 8004660:	f002 0203 	and.w	r2, r2, #3
 8004664:	0092      	lsls	r2, r2, #2
 8004666:	4093      	lsls	r3, r2
 8004668:	69ba      	ldr	r2, [r7, #24]
 800466a:	4313      	orrs	r3, r2
 800466c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800466e:	4935      	ldr	r1, [pc, #212]	; (8004744 <HAL_GPIO_Init+0x6b0>)
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	089b      	lsrs	r3, r3, #2
 8004674:	3302      	adds	r3, #2
 8004676:	69ba      	ldr	r2, [r7, #24]
 8004678:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800467c:	4b3c      	ldr	r3, [pc, #240]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 800467e:	689b      	ldr	r3, [r3, #8]
 8004680:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	43db      	mvns	r3, r3
 8004686:	69ba      	ldr	r2, [r7, #24]
 8004688:	4013      	ands	r3, r2
 800468a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004694:	2b00      	cmp	r3, #0
 8004696:	d003      	beq.n	80046a0 <HAL_GPIO_Init+0x60c>
        {
          temp |= iocurrent;
 8004698:	69ba      	ldr	r2, [r7, #24]
 800469a:	693b      	ldr	r3, [r7, #16]
 800469c:	4313      	orrs	r3, r2
 800469e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80046a0:	4a33      	ldr	r2, [pc, #204]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 80046a2:	69bb      	ldr	r3, [r7, #24]
 80046a4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80046a6:	4b32      	ldr	r3, [pc, #200]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	43db      	mvns	r3, r3
 80046b0:	69ba      	ldr	r2, [r7, #24]
 80046b2:	4013      	ands	r3, r2
 80046b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d003      	beq.n	80046ca <HAL_GPIO_Init+0x636>
        {
          temp |= iocurrent;
 80046c2:	69ba      	ldr	r2, [r7, #24]
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	4313      	orrs	r3, r2
 80046c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046ca:	4a29      	ldr	r2, [pc, #164]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 80046cc:	69bb      	ldr	r3, [r7, #24]
 80046ce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046d0:	4b27      	ldr	r3, [pc, #156]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 80046d2:	685b      	ldr	r3, [r3, #4]
 80046d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046d6:	693b      	ldr	r3, [r7, #16]
 80046d8:	43db      	mvns	r3, r3
 80046da:	69ba      	ldr	r2, [r7, #24]
 80046dc:	4013      	ands	r3, r2
 80046de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d003      	beq.n	80046f4 <HAL_GPIO_Init+0x660>
        {
          temp |= iocurrent;
 80046ec:	69ba      	ldr	r2, [r7, #24]
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	4313      	orrs	r3, r2
 80046f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046f4:	4a1e      	ldr	r2, [pc, #120]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 80046f6:	69bb      	ldr	r3, [r7, #24]
 80046f8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046fa:	4b1d      	ldr	r3, [pc, #116]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	43db      	mvns	r3, r3
 8004704:	69ba      	ldr	r2, [r7, #24]
 8004706:	4013      	ands	r3, r2
 8004708:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004712:	2b00      	cmp	r3, #0
 8004714:	d003      	beq.n	800471e <HAL_GPIO_Init+0x68a>
        {
          temp |= iocurrent;
 8004716:	69ba      	ldr	r2, [r7, #24]
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	4313      	orrs	r3, r2
 800471c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800471e:	4a14      	ldr	r2, [pc, #80]	; (8004770 <HAL_GPIO_Init+0x6dc>)
 8004720:	69bb      	ldr	r3, [r7, #24]
 8004722:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	3301      	adds	r3, #1
 8004728:	61fb      	str	r3, [r7, #28]
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	2b0f      	cmp	r3, #15
 800472e:	f67f ad4d 	bls.w	80041cc <HAL_GPIO_Init+0x138>
      }
    }
  }
}
 8004732:	bf00      	nop
 8004734:	bf00      	nop
 8004736:	3720      	adds	r7, #32
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	08017718 	.word	0x08017718
 8004740:	40023800 	.word	0x40023800
 8004744:	40013800 	.word	0x40013800
 8004748:	40020000 	.word	0x40020000
 800474c:	40020400 	.word	0x40020400
 8004750:	40020800 	.word	0x40020800
 8004754:	40020c00 	.word	0x40020c00
 8004758:	40021000 	.word	0x40021000
 800475c:	40021400 	.word	0x40021400
 8004760:	40021800 	.word	0x40021800
 8004764:	40021c00 	.word	0x40021c00
 8004768:	40022000 	.word	0x40022000
 800476c:	40022400 	.word	0x40022400
 8004770:	40013c00 	.word	0x40013c00

08004774 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	460b      	mov	r3, r1
 800477e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8004780:	887b      	ldrh	r3, [r7, #2]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d104      	bne.n	8004790 <HAL_GPIO_ReadPin+0x1c>
 8004786:	f240 1177 	movw	r1, #375	; 0x177
 800478a:	4809      	ldr	r0, [pc, #36]	; (80047b0 <HAL_GPIO_ReadPin+0x3c>)
 800478c:	f7fe fb7f 	bl	8002e8e <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	691a      	ldr	r2, [r3, #16]
 8004794:	887b      	ldrh	r3, [r7, #2]
 8004796:	4013      	ands	r3, r2
 8004798:	2b00      	cmp	r3, #0
 800479a:	d002      	beq.n	80047a2 <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 800479c:	2301      	movs	r3, #1
 800479e:	73fb      	strb	r3, [r7, #15]
 80047a0:	e001      	b.n	80047a6 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80047a2:	2300      	movs	r3, #0
 80047a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80047a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3710      	adds	r7, #16
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}
 80047b0:	08017718 	.word	0x08017718

080047b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	460b      	mov	r3, r1
 80047be:	807b      	strh	r3, [r7, #2]
 80047c0:	4613      	mov	r3, r2
 80047c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80047c4:	887b      	ldrh	r3, [r7, #2]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d104      	bne.n	80047d4 <HAL_GPIO_WritePin+0x20>
 80047ca:	f240 1197 	movw	r1, #407	; 0x197
 80047ce:	480e      	ldr	r0, [pc, #56]	; (8004808 <HAL_GPIO_WritePin+0x54>)
 80047d0:	f7fe fb5d 	bl	8002e8e <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 80047d4:	787b      	ldrb	r3, [r7, #1]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d007      	beq.n	80047ea <HAL_GPIO_WritePin+0x36>
 80047da:	787b      	ldrb	r3, [r7, #1]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d004      	beq.n	80047ea <HAL_GPIO_WritePin+0x36>
 80047e0:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80047e4:	4808      	ldr	r0, [pc, #32]	; (8004808 <HAL_GPIO_WritePin+0x54>)
 80047e6:	f7fe fb52 	bl	8002e8e <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 80047ea:	787b      	ldrb	r3, [r7, #1]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d003      	beq.n	80047f8 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 80047f0:	887a      	ldrh	r2, [r7, #2]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80047f6:	e003      	b.n	8004800 <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80047f8:	887b      	ldrh	r3, [r7, #2]
 80047fa:	041a      	lsls	r2, r3, #16
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	619a      	str	r2, [r3, #24]
}
 8004800:	bf00      	nop
 8004802:	3708      	adds	r7, #8
 8004804:	46bd      	mov	sp, r7
 8004806:	bd80      	pop	{r7, pc}
 8004808:	08017718 	.word	0x08017718

0800480c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	4603      	mov	r3, r0
 8004814:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004816:	4b08      	ldr	r3, [pc, #32]	; (8004838 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004818:	695a      	ldr	r2, [r3, #20]
 800481a:	88fb      	ldrh	r3, [r7, #6]
 800481c:	4013      	ands	r3, r2
 800481e:	2b00      	cmp	r3, #0
 8004820:	d006      	beq.n	8004830 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004822:	4a05      	ldr	r2, [pc, #20]	; (8004838 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004824:	88fb      	ldrh	r3, [r7, #6]
 8004826:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004828:	88fb      	ldrh	r3, [r7, #6]
 800482a:	4618      	mov	r0, r3
 800482c:	f000 f806 	bl	800483c <HAL_GPIO_EXTI_Callback>
  }
}
 8004830:	bf00      	nop
 8004832:	3708      	adds	r7, #8
 8004834:	46bd      	mov	sp, r7
 8004836:	bd80      	pop	{r7, pc}
 8004838:	40013c00 	.word	0x40013c00

0800483c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	4603      	mov	r3, r0
 8004844:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);
  
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004846:	bf00      	nop
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr
	...

08004854 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b082      	sub	sp, #8
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2b00      	cmp	r3, #0
 8004860:	d101      	bne.n	8004866 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	e107      	b.n	8004a76 <HAL_I2C_Init+0x222>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	4a85      	ldr	r2, [pc, #532]	; (8004a80 <HAL_I2C_Init+0x22c>)
 800486c:	4293      	cmp	r3, r2
 800486e:	d013      	beq.n	8004898 <HAL_I2C_Init+0x44>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a83      	ldr	r2, [pc, #524]	; (8004a84 <HAL_I2C_Init+0x230>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d00e      	beq.n	8004898 <HAL_I2C_Init+0x44>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4a82      	ldr	r2, [pc, #520]	; (8004a88 <HAL_I2C_Init+0x234>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d009      	beq.n	8004898 <HAL_I2C_Init+0x44>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a80      	ldr	r2, [pc, #512]	; (8004a8c <HAL_I2C_Init+0x238>)
 800488a:	4293      	cmp	r3, r2
 800488c:	d004      	beq.n	8004898 <HAL_I2C_Init+0x44>
 800488e:	f240 2119 	movw	r1, #537	; 0x219
 8004892:	487f      	ldr	r0, [pc, #508]	; (8004a90 <HAL_I2C_Init+0x23c>)
 8004894:	f7fe fafb 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a0:	d304      	bcc.n	80048ac <HAL_I2C_Init+0x58>
 80048a2:	f240 211a 	movw	r1, #538	; 0x21a
 80048a6:	487a      	ldr	r0, [pc, #488]	; (8004a90 <HAL_I2C_Init+0x23c>)
 80048a8:	f7fe faf1 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	68db      	ldr	r3, [r3, #12]
 80048b0:	2b01      	cmp	r3, #1
 80048b2:	d008      	beq.n	80048c6 <HAL_I2C_Init+0x72>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	68db      	ldr	r3, [r3, #12]
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d004      	beq.n	80048c6 <HAL_I2C_Init+0x72>
 80048bc:	f240 211b 	movw	r1, #539	; 0x21b
 80048c0:	4873      	ldr	r0, [pc, #460]	; (8004a90 <HAL_I2C_Init+0x23c>)
 80048c2:	f7fe fae4 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	691b      	ldr	r3, [r3, #16]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d009      	beq.n	80048e2 <HAL_I2C_Init+0x8e>
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80048d6:	d004      	beq.n	80048e2 <HAL_I2C_Init+0x8e>
 80048d8:	f44f 7107 	mov.w	r1, #540	; 0x21c
 80048dc:	486c      	ldr	r0, [pc, #432]	; (8004a90 <HAL_I2C_Init+0x23c>)
 80048de:	f7fe fad6 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	695b      	ldr	r3, [r3, #20]
 80048e6:	2bff      	cmp	r3, #255	; 0xff
 80048e8:	d904      	bls.n	80048f4 <HAL_I2C_Init+0xa0>
 80048ea:	f240 211d 	movw	r1, #541	; 0x21d
 80048ee:	4868      	ldr	r0, [pc, #416]	; (8004a90 <HAL_I2C_Init+0x23c>)
 80048f0:	f7fe facd 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d020      	beq.n	800493e <HAL_I2C_Init+0xea>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	2b01      	cmp	r3, #1
 8004902:	d01c      	beq.n	800493e <HAL_I2C_Init+0xea>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	699b      	ldr	r3, [r3, #24]
 8004908:	2b02      	cmp	r3, #2
 800490a:	d018      	beq.n	800493e <HAL_I2C_Init+0xea>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	699b      	ldr	r3, [r3, #24]
 8004910:	2b03      	cmp	r3, #3
 8004912:	d014      	beq.n	800493e <HAL_I2C_Init+0xea>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	699b      	ldr	r3, [r3, #24]
 8004918:	2b04      	cmp	r3, #4
 800491a:	d010      	beq.n	800493e <HAL_I2C_Init+0xea>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	699b      	ldr	r3, [r3, #24]
 8004920:	2b05      	cmp	r3, #5
 8004922:	d00c      	beq.n	800493e <HAL_I2C_Init+0xea>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	699b      	ldr	r3, [r3, #24]
 8004928:	2b06      	cmp	r3, #6
 800492a:	d008      	beq.n	800493e <HAL_I2C_Init+0xea>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	699b      	ldr	r3, [r3, #24]
 8004930:	2b07      	cmp	r3, #7
 8004932:	d004      	beq.n	800493e <HAL_I2C_Init+0xea>
 8004934:	f240 211e 	movw	r1, #542	; 0x21e
 8004938:	4855      	ldr	r0, [pc, #340]	; (8004a90 <HAL_I2C_Init+0x23c>)
 800493a:	f7fe faa8 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	69db      	ldr	r3, [r3, #28]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d009      	beq.n	800495a <HAL_I2C_Init+0x106>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	69db      	ldr	r3, [r3, #28]
 800494a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800494e:	d004      	beq.n	800495a <HAL_I2C_Init+0x106>
 8004950:	f240 211f 	movw	r1, #543	; 0x21f
 8004954:	484e      	ldr	r0, [pc, #312]	; (8004a90 <HAL_I2C_Init+0x23c>)
 8004956:	f7fe fa9a 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a1b      	ldr	r3, [r3, #32]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d009      	beq.n	8004976 <HAL_I2C_Init+0x122>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6a1b      	ldr	r3, [r3, #32]
 8004966:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800496a:	d004      	beq.n	8004976 <HAL_I2C_Init+0x122>
 800496c:	f44f 7108 	mov.w	r1, #544	; 0x220
 8004970:	4847      	ldr	r0, [pc, #284]	; (8004a90 <HAL_I2C_Init+0x23c>)
 8004972:	f7fe fa8c 	bl	8002e8e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800497c:	b2db      	uxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	d106      	bne.n	8004990 <HAL_I2C_Init+0x13c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f7fc fe96 	bl	80016bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2224      	movs	r2, #36	; 0x24
 8004994:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 0201 	bic.w	r2, r2, #1
 80049a6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685a      	ldr	r2, [r3, #4]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80049b4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	689a      	ldr	r2, [r3, #8]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049c4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	68db      	ldr	r3, [r3, #12]
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d107      	bne.n	80049de <HAL_I2C_Init+0x18a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689a      	ldr	r2, [r3, #8]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80049da:	609a      	str	r2, [r3, #8]
 80049dc:	e006      	b.n	80049ec <HAL_I2C_Init+0x198>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80049ea:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d104      	bne.n	80049fe <HAL_I2C_Init+0x1aa>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80049fc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	6859      	ldr	r1, [r3, #4]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	4b22      	ldr	r3, [pc, #136]	; (8004a94 <HAL_I2C_Init+0x240>)
 8004a0a:	430b      	orrs	r3, r1
 8004a0c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	68da      	ldr	r2, [r3, #12]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a1c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	691a      	ldr	r2, [r3, #16]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	699b      	ldr	r3, [r3, #24]
 8004a2e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	430a      	orrs	r2, r1
 8004a36:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	69d9      	ldr	r1, [r3, #28]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1a      	ldr	r2, [r3, #32]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	430a      	orrs	r2, r1
 8004a46:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f042 0201 	orr.w	r2, r2, #1
 8004a56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2220      	movs	r2, #32
 8004a62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	3708      	adds	r7, #8
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	bd80      	pop	{r7, pc}
 8004a7e:	bf00      	nop
 8004a80:	40005400 	.word	0x40005400
 8004a84:	40005800 	.word	0x40005800
 8004a88:	40005c00 	.word	0x40005c00
 8004a8c:	40006000 	.word	0x40006000
 8004a90:	08017754 	.word	0x08017754
 8004a94:	02008000 	.word	0x02008000

08004a98 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004a98:	b580      	push	{r7, lr}
 8004a9a:	b088      	sub	sp, #32
 8004a9c:	af02      	add	r7, sp, #8
 8004a9e:	60f8      	str	r0, [r7, #12]
 8004aa0:	607a      	str	r2, [r7, #4]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	460b      	mov	r3, r1
 8004aa6:	817b      	strh	r3, [r7, #10]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	2b20      	cmp	r3, #32
 8004ab6:	f040 80da 	bne.w	8004c6e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ac0:	2b01      	cmp	r3, #1
 8004ac2:	d101      	bne.n	8004ac8 <HAL_I2C_Master_Transmit+0x30>
 8004ac4:	2302      	movs	r3, #2
 8004ac6:	e0d3      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x1d8>
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2201      	movs	r2, #1
 8004acc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004ad0:	f7fe ff80 	bl	80039d4 <HAL_GetTick>
 8004ad4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004ad6:	697b      	ldr	r3, [r7, #20]
 8004ad8:	9300      	str	r3, [sp, #0]
 8004ada:	2319      	movs	r3, #25
 8004adc:	2201      	movs	r2, #1
 8004ade:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 fefb 	bl	80058de <I2C_WaitOnFlagUntilTimeout>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e0be      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2221      	movs	r2, #33	; 0x21
 8004af6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2210      	movs	r2, #16
 8004afe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2200      	movs	r2, #0
 8004b06:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	687a      	ldr	r2, [r7, #4]
 8004b0c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	893a      	ldrh	r2, [r7, #8]
 8004b12:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	2200      	movs	r2, #0
 8004b18:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	2bff      	cmp	r3, #255	; 0xff
 8004b22:	d90e      	bls.n	8004b42 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	22ff      	movs	r2, #255	; 0xff
 8004b28:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b2e:	b2da      	uxtb	r2, r3
 8004b30:	8979      	ldrh	r1, [r7, #10]
 8004b32:	4b51      	ldr	r3, [pc, #324]	; (8004c78 <HAL_I2C_Master_Transmit+0x1e0>)
 8004b34:	9300      	str	r3, [sp, #0]
 8004b36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f001 f8e6 	bl	8005d0c <I2C_TransferConfig>
 8004b40:	e06c      	b.n	8004c1c <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b46:	b29a      	uxth	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b50:	b2da      	uxtb	r2, r3
 8004b52:	8979      	ldrh	r1, [r7, #10]
 8004b54:	4b48      	ldr	r3, [pc, #288]	; (8004c78 <HAL_I2C_Master_Transmit+0x1e0>)
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004b5c:	68f8      	ldr	r0, [r7, #12]
 8004b5e:	f001 f8d5 	bl	8005d0c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8004b62:	e05b      	b.n	8004c1c <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b64:	697a      	ldr	r2, [r7, #20]
 8004b66:	6a39      	ldr	r1, [r7, #32]
 8004b68:	68f8      	ldr	r0, [r7, #12]
 8004b6a:	f000 fef8 	bl	800595e <I2C_WaitOnTXISFlagUntilTimeout>
 8004b6e:	4603      	mov	r3, r0
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d001      	beq.n	8004b78 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e07b      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b7c:	781a      	ldrb	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b88:	1c5a      	adds	r2, r3, #1
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b92:	b29b      	uxth	r3, r3
 8004b94:	3b01      	subs	r3, #1
 8004b96:	b29a      	uxth	r2, r3
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ba0:	3b01      	subs	r3, #1
 8004ba2:	b29a      	uxth	r2, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bac:	b29b      	uxth	r3, r3
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d034      	beq.n	8004c1c <HAL_I2C_Master_Transmit+0x184>
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d130      	bne.n	8004c1c <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	9300      	str	r3, [sp, #0]
 8004bbe:	6a3b      	ldr	r3, [r7, #32]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	2180      	movs	r1, #128	; 0x80
 8004bc4:	68f8      	ldr	r0, [r7, #12]
 8004bc6:	f000 fe8a 	bl	80058de <I2C_WaitOnFlagUntilTimeout>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d001      	beq.n	8004bd4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e04d      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd8:	b29b      	uxth	r3, r3
 8004bda:	2bff      	cmp	r3, #255	; 0xff
 8004bdc:	d90e      	bls.n	8004bfc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	22ff      	movs	r2, #255	; 0xff
 8004be2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	8979      	ldrh	r1, [r7, #10]
 8004bec:	2300      	movs	r3, #0
 8004bee:	9300      	str	r3, [sp, #0]
 8004bf0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004bf4:	68f8      	ldr	r0, [r7, #12]
 8004bf6:	f001 f889 	bl	8005d0c <I2C_TransferConfig>
 8004bfa:	e00f      	b.n	8004c1c <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c00:	b29a      	uxth	r2, r3
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c0a:	b2da      	uxtb	r2, r3
 8004c0c:	8979      	ldrh	r1, [r7, #10]
 8004c0e:	2300      	movs	r3, #0
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f001 f878 	bl	8005d0c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c20:	b29b      	uxth	r3, r3
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d19e      	bne.n	8004b64 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004c26:	697a      	ldr	r2, [r7, #20]
 8004c28:	6a39      	ldr	r1, [r7, #32]
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f000 fed7 	bl	80059de <I2C_WaitOnSTOPFlagUntilTimeout>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d001      	beq.n	8004c3a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e01a      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	2220      	movs	r2, #32
 8004c40:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	6859      	ldr	r1, [r3, #4]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <HAL_I2C_Master_Transmit+0x1e4>)
 8004c4e:	400b      	ands	r3, r1
 8004c50:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2220      	movs	r2, #32
 8004c56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	2200      	movs	r2, #0
 8004c5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	2200      	movs	r2, #0
 8004c66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	e000      	b.n	8004c70 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8004c6e:	2302      	movs	r3, #2
  }
}
 8004c70:	4618      	mov	r0, r3
 8004c72:	3718      	adds	r7, #24
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}
 8004c78:	80002000 	.word	0x80002000
 8004c7c:	fe00e800 	.word	0xfe00e800

08004c80 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b088      	sub	sp, #32
 8004c84:	af02      	add	r7, sp, #8
 8004c86:	60f8      	str	r0, [r7, #12]
 8004c88:	607a      	str	r2, [r7, #4]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	817b      	strh	r3, [r7, #10]
 8004c90:	4613      	mov	r3, r2
 8004c92:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c9a:	b2db      	uxtb	r3, r3
 8004c9c:	2b20      	cmp	r3, #32
 8004c9e:	f040 80db 	bne.w	8004e58 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d101      	bne.n	8004cb0 <HAL_I2C_Master_Receive+0x30>
 8004cac:	2302      	movs	r3, #2
 8004cae:	e0d4      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	2201      	movs	r2, #1
 8004cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004cb8:	f7fe fe8c 	bl	80039d4 <HAL_GetTick>
 8004cbc:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	9300      	str	r3, [sp, #0]
 8004cc2:	2319      	movs	r3, #25
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 fe07 	bl	80058de <I2C_WaitOnFlagUntilTimeout>
 8004cd0:	4603      	mov	r3, r0
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d001      	beq.n	8004cda <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e0bf      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2222      	movs	r2, #34	; 0x22
 8004cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2210      	movs	r2, #16
 8004ce6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	893a      	ldrh	r2, [r7, #8]
 8004cfa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2bff      	cmp	r3, #255	; 0xff
 8004d0a:	d90e      	bls.n	8004d2a <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	22ff      	movs	r2, #255	; 0xff
 8004d10:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d16:	b2da      	uxtb	r2, r3
 8004d18:	8979      	ldrh	r1, [r7, #10]
 8004d1a:	4b52      	ldr	r3, [pc, #328]	; (8004e64 <HAL_I2C_Master_Receive+0x1e4>)
 8004d1c:	9300      	str	r3, [sp, #0]
 8004d1e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d22:	68f8      	ldr	r0, [r7, #12]
 8004d24:	f000 fff2 	bl	8005d0c <I2C_TransferConfig>
 8004d28:	e06d      	b.n	8004e06 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d2e:	b29a      	uxth	r2, r3
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d38:	b2da      	uxtb	r2, r3
 8004d3a:	8979      	ldrh	r1, [r7, #10]
 8004d3c:	4b49      	ldr	r3, [pc, #292]	; (8004e64 <HAL_I2C_Master_Receive+0x1e4>)
 8004d3e:	9300      	str	r3, [sp, #0]
 8004d40:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f000 ffe1 	bl	8005d0c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004d4a:	e05c      	b.n	8004e06 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d4c:	697a      	ldr	r2, [r7, #20]
 8004d4e:	6a39      	ldr	r1, [r7, #32]
 8004d50:	68f8      	ldr	r0, [r7, #12]
 8004d52:	f000 fe81 	bl	8005a58 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d56:	4603      	mov	r3, r0
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8004d5c:	2301      	movs	r3, #1
 8004d5e:	e07c      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d6a:	b2d2      	uxtb	r2, r2
 8004d6c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d72:	1c5a      	adds	r2, r3, #1
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d88:	b29b      	uxth	r3, r3
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	b29a      	uxth	r2, r3
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d034      	beq.n	8004e06 <HAL_I2C_Master_Receive+0x186>
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d130      	bne.n	8004e06 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	9300      	str	r3, [sp, #0]
 8004da8:	6a3b      	ldr	r3, [r7, #32]
 8004daa:	2200      	movs	r2, #0
 8004dac:	2180      	movs	r1, #128	; 0x80
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 fd95 	bl	80058de <I2C_WaitOnFlagUntilTimeout>
 8004db4:	4603      	mov	r3, r0
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d001      	beq.n	8004dbe <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e04d      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	2bff      	cmp	r3, #255	; 0xff
 8004dc6:	d90e      	bls.n	8004de6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	22ff      	movs	r2, #255	; 0xff
 8004dcc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dd2:	b2da      	uxtb	r2, r3
 8004dd4:	8979      	ldrh	r1, [r7, #10]
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	9300      	str	r3, [sp, #0]
 8004dda:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004dde:	68f8      	ldr	r0, [r7, #12]
 8004de0:	f000 ff94 	bl	8005d0c <I2C_TransferConfig>
 8004de4:	e00f      	b.n	8004e06 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dea:	b29a      	uxth	r2, r3
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004df4:	b2da      	uxtb	r2, r3
 8004df6:	8979      	ldrh	r1, [r7, #10]
 8004df8:	2300      	movs	r3, #0
 8004dfa:	9300      	str	r3, [sp, #0]
 8004dfc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 ff83 	bl	8005d0c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e0a:	b29b      	uxth	r3, r3
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d19d      	bne.n	8004d4c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	6a39      	ldr	r1, [r7, #32]
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 fde2 	bl	80059de <I2C_WaitOnSTOPFlagUntilTimeout>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e01a      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	2220      	movs	r2, #32
 8004e2a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	6859      	ldr	r1, [r3, #4]
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b0c      	ldr	r3, [pc, #48]	; (8004e68 <HAL_I2C_Master_Receive+0x1e8>)
 8004e38:	400b      	ands	r3, r1
 8004e3a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2220      	movs	r2, #32
 8004e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	2200      	movs	r2, #0
 8004e48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e54:	2300      	movs	r3, #0
 8004e56:	e000      	b.n	8004e5a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8004e58:	2302      	movs	r3, #2
  }
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	80002400 	.word	0x80002400
 8004e68:	fe00e800 	.word	0xfe00e800

08004e6c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b084      	sub	sp, #16
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d005      	beq.n	8004e98 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e90:	68ba      	ldr	r2, [r7, #8]
 8004e92:	68f9      	ldr	r1, [r7, #12]
 8004e94:	6878      	ldr	r0, [r7, #4]
 8004e96:	4798      	blx	r3
  }
}
 8004e98:	bf00      	nop
 8004e9a:	3710      	adds	r7, #16
 8004e9c:	46bd      	mov	sp, r7
 8004e9e:	bd80      	pop	{r7, pc}

08004ea0 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b086      	sub	sp, #24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	0a1b      	lsrs	r3, r3, #8
 8004ebc:	f003 0301 	and.w	r3, r3, #1
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d010      	beq.n	8004ee6 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	09db      	lsrs	r3, r3, #7
 8004ec8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ed4:	f043 0201 	orr.w	r2, r3, #1
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ee4:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	0a9b      	lsrs	r3, r3, #10
 8004eea:	f003 0301 	and.w	r3, r3, #1
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d010      	beq.n	8004f14 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	09db      	lsrs	r3, r3, #7
 8004ef6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d00a      	beq.n	8004f14 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f02:	f043 0208 	orr.w	r2, r3, #8
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004f12:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	0a5b      	lsrs	r3, r3, #9
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d010      	beq.n	8004f42 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	09db      	lsrs	r3, r3, #7
 8004f24:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d00a      	beq.n	8004f42 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f30:	f043 0202 	orr.w	r2, r3, #2
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f40:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f46:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	f003 030b 	and.w	r3, r3, #11
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8004f52:	68f9      	ldr	r1, [r7, #12]
 8004f54:	6878      	ldr	r0, [r7, #4]
 8004f56:	f000 fb89 	bl	800566c <I2C_ITError>
  }
}
 8004f5a:	bf00      	nop
 8004f5c:	3718      	adds	r7, #24
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f62:	b480      	push	{r7}
 8004f64:	b083      	sub	sp, #12
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004f6a:	bf00      	nop
 8004f6c:	370c      	adds	r7, #12
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr

08004f76 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f76:	b480      	push	{r7}
 8004f78:	b083      	sub	sp, #12
 8004f7a:	af00      	add	r7, sp, #0
 8004f7c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004f7e:	bf00      	nop
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b083      	sub	sp, #12
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
 8004f92:	460b      	mov	r3, r1
 8004f94:	70fb      	strb	r3, [r7, #3]
 8004f96:	4613      	mov	r3, r2
 8004f98:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004f9a:	bf00      	nop
 8004f9c:	370c      	adds	r7, #12
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr

08004fa6 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004fae:	bf00      	nop
 8004fb0:	370c      	adds	r7, #12
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fb8:	4770      	bx	lr

08004fba <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004fba:	b480      	push	{r7}
 8004fbc:	b083      	sub	sp, #12
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004fc2:	bf00      	nop
 8004fc4:	370c      	adds	r7, #12
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr

08004fce <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b083      	sub	sp, #12
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004fd6:	bf00      	nop
 8004fd8:	370c      	adds	r7, #12
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004fe2:	b580      	push	{r7, lr}
 8004fe4:	b086      	sub	sp, #24
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	60f8      	str	r0, [r7, #12]
 8004fea:	60b9      	str	r1, [r7, #8]
 8004fec:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ff2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d101      	bne.n	8005006 <I2C_Slave_ISR_IT+0x24>
 8005002:	2302      	movs	r3, #2
 8005004:	e0ec      	b.n	80051e0 <I2C_Slave_ISR_IT+0x1fe>
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2201      	movs	r2, #1
 800500a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800500e:	693b      	ldr	r3, [r7, #16]
 8005010:	095b      	lsrs	r3, r3, #5
 8005012:	f003 0301 	and.w	r3, r3, #1
 8005016:	2b00      	cmp	r3, #0
 8005018:	d009      	beq.n	800502e <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	095b      	lsrs	r3, r3, #5
 800501e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8005026:	6939      	ldr	r1, [r7, #16]
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f000 f9bf 	bl	80053ac <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800502e:	693b      	ldr	r3, [r7, #16]
 8005030:	091b      	lsrs	r3, r3, #4
 8005032:	f003 0301 	and.w	r3, r3, #1
 8005036:	2b00      	cmp	r3, #0
 8005038:	d04d      	beq.n	80050d6 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	091b      	lsrs	r3, r3, #4
 800503e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005042:	2b00      	cmp	r3, #0
 8005044:	d047      	beq.n	80050d6 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800504a:	b29b      	uxth	r3, r3
 800504c:	2b00      	cmp	r3, #0
 800504e:	d128      	bne.n	80050a2 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005056:	b2db      	uxtb	r3, r3
 8005058:	2b28      	cmp	r3, #40	; 0x28
 800505a:	d108      	bne.n	800506e <I2C_Slave_ISR_IT+0x8c>
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005062:	d104      	bne.n	800506e <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8005064:	6939      	ldr	r1, [r7, #16]
 8005066:	68f8      	ldr	r0, [r7, #12]
 8005068:	f000 faaa 	bl	80055c0 <I2C_ITListenCplt>
 800506c:	e032      	b.n	80050d4 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b29      	cmp	r3, #41	; 0x29
 8005078:	d10e      	bne.n	8005098 <I2C_Slave_ISR_IT+0xb6>
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005080:	d00a      	beq.n	8005098 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	2210      	movs	r2, #16
 8005088:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f000 fbe5 	bl	800585a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f000 f92d 	bl	80052f0 <I2C_ITSlaveSeqCplt>
 8005096:	e01d      	b.n	80050d4 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	2210      	movs	r2, #16
 800509e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80050a0:	e096      	b.n	80051d0 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	2210      	movs	r2, #16
 80050a8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ae:	f043 0204 	orr.w	r2, r3, #4
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d004      	beq.n	80050c6 <I2C_Slave_ISR_IT+0xe4>
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050c2:	f040 8085 	bne.w	80051d0 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ca:	4619      	mov	r1, r3
 80050cc:	68f8      	ldr	r0, [r7, #12]
 80050ce:	f000 facd 	bl	800566c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80050d2:	e07d      	b.n	80051d0 <I2C_Slave_ISR_IT+0x1ee>
 80050d4:	e07c      	b.n	80051d0 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80050d6:	693b      	ldr	r3, [r7, #16]
 80050d8:	089b      	lsrs	r3, r3, #2
 80050da:	f003 0301 	and.w	r3, r3, #1
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d030      	beq.n	8005144 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	089b      	lsrs	r3, r3, #2
 80050e6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d02a      	beq.n	8005144 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d018      	beq.n	800512a <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	b2d2      	uxtb	r2, r2
 8005104:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800510a:	1c5a      	adds	r2, r3, #1
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005114:	3b01      	subs	r3, #1
 8005116:	b29a      	uxth	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005120:	b29b      	uxth	r3, r3
 8005122:	3b01      	subs	r3, #1
 8005124:	b29a      	uxth	r2, r3
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512e:	b29b      	uxth	r3, r3
 8005130:	2b00      	cmp	r3, #0
 8005132:	d14f      	bne.n	80051d4 <I2C_Slave_ISR_IT+0x1f2>
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800513a:	d04b      	beq.n	80051d4 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800513c:	68f8      	ldr	r0, [r7, #12]
 800513e:	f000 f8d7 	bl	80052f0 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8005142:	e047      	b.n	80051d4 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	08db      	lsrs	r3, r3, #3
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00a      	beq.n	8005166 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	08db      	lsrs	r3, r3, #3
 8005154:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005158:	2b00      	cmp	r3, #0
 800515a:	d004      	beq.n	8005166 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800515c:	6939      	ldr	r1, [r7, #16]
 800515e:	68f8      	ldr	r0, [r7, #12]
 8005160:	f000 f842 	bl	80051e8 <I2C_ITAddrCplt>
 8005164:	e037      	b.n	80051d6 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	085b      	lsrs	r3, r3, #1
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d031      	beq.n	80051d6 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	085b      	lsrs	r3, r3, #1
 8005176:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800517a:	2b00      	cmp	r3, #0
 800517c:	d02b      	beq.n	80051d6 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005182:	b29b      	uxth	r3, r3
 8005184:	2b00      	cmp	r3, #0
 8005186:	d018      	beq.n	80051ba <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800518c:	781a      	ldrb	r2, [r3, #0]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005198:	1c5a      	adds	r2, r3, #1
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	3b01      	subs	r3, #1
 80051a6:	b29a      	uxth	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	851a      	strh	r2, [r3, #40]	; 0x28
 80051b8:	e00d      	b.n	80051d6 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80051ba:	697b      	ldr	r3, [r7, #20]
 80051bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051c0:	d002      	beq.n	80051c8 <I2C_Slave_ISR_IT+0x1e6>
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d106      	bne.n	80051d6 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80051c8:	68f8      	ldr	r0, [r7, #12]
 80051ca:	f000 f891 	bl	80052f0 <I2C_ITSlaveSeqCplt>
 80051ce:	e002      	b.n	80051d6 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80051d0:	bf00      	nop
 80051d2:	e000      	b.n	80051d6 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80051d4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2200      	movs	r2, #0
 80051da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80051de:	2300      	movs	r3, #0
}
 80051e0:	4618      	mov	r0, r3
 80051e2:	3718      	adds	r7, #24
 80051e4:	46bd      	mov	sp, r7
 80051e6:	bd80      	pop	{r7, pc}

080051e8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b084      	sub	sp, #16
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80051fe:	2b28      	cmp	r3, #40	; 0x28
 8005200:	d16a      	bne.n	80052d8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	699b      	ldr	r3, [r3, #24]
 8005208:	0c1b      	lsrs	r3, r3, #16
 800520a:	b2db      	uxtb	r3, r3
 800520c:	f003 0301 	and.w	r3, r3, #1
 8005210:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	699b      	ldr	r3, [r3, #24]
 8005218:	0c1b      	lsrs	r3, r3, #16
 800521a:	b29b      	uxth	r3, r3
 800521c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005220:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	689b      	ldr	r3, [r3, #8]
 8005228:	b29b      	uxth	r3, r3
 800522a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800522e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	b29b      	uxth	r3, r3
 8005238:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800523c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	2b02      	cmp	r3, #2
 8005244:	d138      	bne.n	80052b8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005246:	897b      	ldrh	r3, [r7, #10]
 8005248:	09db      	lsrs	r3, r3, #7
 800524a:	b29a      	uxth	r2, r3
 800524c:	89bb      	ldrh	r3, [r7, #12]
 800524e:	4053      	eors	r3, r2
 8005250:	b29b      	uxth	r3, r3
 8005252:	f003 0306 	and.w	r3, r3, #6
 8005256:	2b00      	cmp	r3, #0
 8005258:	d11c      	bne.n	8005294 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800525a:	897b      	ldrh	r3, [r7, #10]
 800525c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005262:	1c5a      	adds	r2, r3, #1
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800526c:	2b02      	cmp	r3, #2
 800526e:	d13b      	bne.n	80052e8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2200      	movs	r2, #0
 8005274:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2208      	movs	r2, #8
 800527c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005286:	89ba      	ldrh	r2, [r7, #12]
 8005288:	7bfb      	ldrb	r3, [r7, #15]
 800528a:	4619      	mov	r1, r3
 800528c:	6878      	ldr	r0, [r7, #4]
 800528e:	f7ff fe7c 	bl	8004f8a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005292:	e029      	b.n	80052e8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8005294:	893b      	ldrh	r3, [r7, #8]
 8005296:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005298:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800529c:	6878      	ldr	r0, [r7, #4]
 800529e:	f000 fdb1 	bl	8005e04 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80052aa:	89ba      	ldrh	r2, [r7, #12]
 80052ac:	7bfb      	ldrb	r3, [r7, #15]
 80052ae:	4619      	mov	r1, r3
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f7ff fe6a 	bl	8004f8a <HAL_I2C_AddrCallback>
}
 80052b6:	e017      	b.n	80052e8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80052b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80052bc:	6878      	ldr	r0, [r7, #4]
 80052be:	f000 fda1 	bl	8005e04 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80052ca:	89ba      	ldrh	r2, [r7, #12]
 80052cc:	7bfb      	ldrb	r3, [r7, #15]
 80052ce:	4619      	mov	r1, r3
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	f7ff fe5a 	bl	8004f8a <HAL_I2C_AddrCallback>
}
 80052d6:	e007      	b.n	80052e8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	2208      	movs	r2, #8
 80052de:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 80052e8:	bf00      	nop
 80052ea:	3710      	adds	r7, #16
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bd80      	pop	{r7, pc}

080052f0 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	0b9b      	lsrs	r3, r3, #14
 800530c:	f003 0301 	and.w	r3, r3, #1
 8005310:	2b00      	cmp	r3, #0
 8005312:	d008      	beq.n	8005326 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	e00d      	b.n	8005342 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	0bdb      	lsrs	r3, r3, #15
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	d007      	beq.n	8005342 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005340:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005348:	b2db      	uxtb	r3, r3
 800534a:	2b29      	cmp	r3, #41	; 0x29
 800534c:	d112      	bne.n	8005374 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2228      	movs	r2, #40	; 0x28
 8005352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2221      	movs	r2, #33	; 0x21
 800535a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800535c:	2101      	movs	r1, #1
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f000 fd50 	bl	8005e04 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800536c:	6878      	ldr	r0, [r7, #4]
 800536e:	f7ff fdf8 	bl	8004f62 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005372:	e017      	b.n	80053a4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b2a      	cmp	r3, #42	; 0x2a
 800537e:	d111      	bne.n	80053a4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2228      	movs	r2, #40	; 0x28
 8005384:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	2222      	movs	r2, #34	; 0x22
 800538c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800538e:	2102      	movs	r1, #2
 8005390:	6878      	ldr	r0, [r7, #4]
 8005392:	f000 fd37 	bl	8005e04 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2200      	movs	r2, #0
 800539a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f7ff fde9 	bl	8004f76 <HAL_I2C_SlaveRxCpltCallback>
}
 80053a4:	bf00      	nop
 80053a6:	3710      	adds	r7, #16
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}

080053ac <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053c8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	2220      	movs	r2, #32
 80053d0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80053d2:	7bfb      	ldrb	r3, [r7, #15]
 80053d4:	2b21      	cmp	r3, #33	; 0x21
 80053d6:	d002      	beq.n	80053de <I2C_ITSlaveCplt+0x32>
 80053d8:	7bfb      	ldrb	r3, [r7, #15]
 80053da:	2b29      	cmp	r3, #41	; 0x29
 80053dc:	d108      	bne.n	80053f0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80053de:	f248 0101 	movw	r1, #32769	; 0x8001
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fd0e 	bl	8005e04 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2221      	movs	r2, #33	; 0x21
 80053ec:	631a      	str	r2, [r3, #48]	; 0x30
 80053ee:	e00d      	b.n	800540c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	2b22      	cmp	r3, #34	; 0x22
 80053f4:	d002      	beq.n	80053fc <I2C_ITSlaveCplt+0x50>
 80053f6:	7bfb      	ldrb	r3, [r7, #15]
 80053f8:	2b2a      	cmp	r3, #42	; 0x2a
 80053fa:	d107      	bne.n	800540c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80053fc:	f248 0102 	movw	r1, #32770	; 0x8002
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 fcff 	bl	8005e04 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	2222      	movs	r2, #34	; 0x22
 800540a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	685a      	ldr	r2, [r3, #4]
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800541a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	6859      	ldr	r1, [r3, #4]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	4b64      	ldr	r3, [pc, #400]	; (80055b8 <I2C_ITSlaveCplt+0x20c>)
 8005428:	400b      	ands	r3, r1
 800542a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 fa14 	bl	800585a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	0b9b      	lsrs	r3, r3, #14
 8005436:	f003 0301 	and.w	r3, r3, #1
 800543a:	2b00      	cmp	r3, #0
 800543c:	d013      	beq.n	8005466 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681a      	ldr	r2, [r3, #0]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800544c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005452:	2b00      	cmp	r3, #0
 8005454:	d020      	beq.n	8005498 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	b29a      	uxth	r2, r3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	855a      	strh	r2, [r3, #42]	; 0x2a
 8005464:	e018      	b.n	8005498 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005466:	693b      	ldr	r3, [r7, #16]
 8005468:	0bdb      	lsrs	r3, r3, #15
 800546a:	f003 0301 	and.w	r3, r3, #1
 800546e:	2b00      	cmp	r3, #0
 8005470:	d012      	beq.n	8005498 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	681a      	ldr	r2, [r3, #0]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005480:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005486:	2b00      	cmp	r3, #0
 8005488:	d006      	beq.n	8005498 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	b29a      	uxth	r2, r3
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	089b      	lsrs	r3, r3, #2
 800549c:	f003 0301 	and.w	r3, r3, #1
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d020      	beq.n	80054e6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	f023 0304 	bic.w	r3, r3, #4
 80054aa:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b6:	b2d2      	uxtb	r2, r2
 80054b8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054be:	1c5a      	adds	r2, r3, #1
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d00c      	beq.n	80054e6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054d0:	3b01      	subs	r3, #1
 80054d2:	b29a      	uxth	r2, r3
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054dc:	b29b      	uxth	r3, r3
 80054de:	3b01      	subs	r3, #1
 80054e0:	b29a      	uxth	r2, r3
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ea:	b29b      	uxth	r3, r3
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d005      	beq.n	80054fc <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054f4:	f043 0204 	orr.w	r2, r3, #4
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2200      	movs	r2, #0
 8005508:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800550e:	2b00      	cmp	r3, #0
 8005510:	d010      	beq.n	8005534 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005516:	4619      	mov	r1, r3
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f000 f8a7 	bl	800566c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005524:	b2db      	uxtb	r3, r3
 8005526:	2b28      	cmp	r3, #40	; 0x28
 8005528:	d141      	bne.n	80055ae <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800552a:	6979      	ldr	r1, [r7, #20]
 800552c:	6878      	ldr	r0, [r7, #4]
 800552e:	f000 f847 	bl	80055c0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005532:	e03c      	b.n	80055ae <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005538:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800553c:	d014      	beq.n	8005568 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f7ff fed6 	bl	80052f0 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	4a1d      	ldr	r2, [pc, #116]	; (80055bc <I2C_ITSlaveCplt+0x210>)
 8005548:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	2220      	movs	r2, #32
 800554e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	2200      	movs	r2, #0
 8005556:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f7ff fd20 	bl	8004fa6 <HAL_I2C_ListenCpltCallback>
}
 8005566:	e022      	b.n	80055ae <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b22      	cmp	r3, #34	; 0x22
 8005572:	d10e      	bne.n	8005592 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2200      	movs	r2, #0
 8005580:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7ff fcf3 	bl	8004f76 <HAL_I2C_SlaveRxCpltCallback>
}
 8005590:	e00d      	b.n	80055ae <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	2220      	movs	r2, #32
 8005596:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2200      	movs	r2, #0
 800559e:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7ff fcda 	bl	8004f62 <HAL_I2C_SlaveTxCpltCallback>
}
 80055ae:	bf00      	nop
 80055b0:	3718      	adds	r7, #24
 80055b2:	46bd      	mov	sp, r7
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	fe00e800 	.word	0xfe00e800
 80055bc:	ffff0000 	.word	0xffff0000

080055c0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b082      	sub	sp, #8
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	6078      	str	r0, [r7, #4]
 80055c8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a26      	ldr	r2, [pc, #152]	; (8005668 <I2C_ITListenCplt+0xa8>)
 80055ce:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2200      	movs	r2, #0
 80055d4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2220      	movs	r2, #32
 80055da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2200      	movs	r2, #0
 80055e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2200      	movs	r2, #0
 80055ea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80055ec:	683b      	ldr	r3, [r7, #0]
 80055ee:	089b      	lsrs	r3, r3, #2
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d022      	beq.n	800563e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005602:	b2d2      	uxtb	r2, r2
 8005604:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560a:	1c5a      	adds	r2, r3, #1
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005614:	2b00      	cmp	r3, #0
 8005616:	d012      	beq.n	800563e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800561c:	3b01      	subs	r3, #1
 800561e:	b29a      	uxth	r2, r3
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005628:	b29b      	uxth	r3, r3
 800562a:	3b01      	subs	r3, #1
 800562c:	b29a      	uxth	r2, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005636:	f043 0204 	orr.w	r2, r3, #4
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800563e:	f248 0103 	movw	r1, #32771	; 0x8003
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 fbde 	bl	8005e04 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	2210      	movs	r2, #16
 800564e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2200      	movs	r2, #0
 8005654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8005658:	6878      	ldr	r0, [r7, #4]
 800565a:	f7ff fca4 	bl	8004fa6 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800565e:	bf00      	nop
 8005660:	3708      	adds	r7, #8
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	ffff0000 	.word	0xffff0000

0800566c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800567c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2200      	movs	r2, #0
 8005682:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a5d      	ldr	r2, [pc, #372]	; (8005800 <I2C_ITError+0x194>)
 800568a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	2200      	movs	r2, #0
 8005690:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	431a      	orrs	r2, r3
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800569e:	7bfb      	ldrb	r3, [r7, #15]
 80056a0:	2b28      	cmp	r3, #40	; 0x28
 80056a2:	d005      	beq.n	80056b0 <I2C_ITError+0x44>
 80056a4:	7bfb      	ldrb	r3, [r7, #15]
 80056a6:	2b29      	cmp	r3, #41	; 0x29
 80056a8:	d002      	beq.n	80056b0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80056aa:	7bfb      	ldrb	r3, [r7, #15]
 80056ac:	2b2a      	cmp	r3, #42	; 0x2a
 80056ae:	d10b      	bne.n	80056c8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80056b0:	2103      	movs	r1, #3
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 fba6 	bl	8005e04 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2228      	movs	r2, #40	; 0x28
 80056bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	4a50      	ldr	r2, [pc, #320]	; (8005804 <I2C_ITError+0x198>)
 80056c4:	635a      	str	r2, [r3, #52]	; 0x34
 80056c6:	e011      	b.n	80056ec <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80056c8:	f248 0103 	movw	r1, #32771	; 0x8003
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 fb99 	bl	8005e04 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80056d8:	b2db      	uxtb	r3, r3
 80056da:	2b60      	cmp	r3, #96	; 0x60
 80056dc:	d003      	beq.n	80056e6 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2220      	movs	r2, #32
 80056e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2200      	movs	r2, #0
 80056ea:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056f0:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d039      	beq.n	800576e <I2C_ITError+0x102>
 80056fa:	68bb      	ldr	r3, [r7, #8]
 80056fc:	2b11      	cmp	r3, #17
 80056fe:	d002      	beq.n	8005706 <I2C_ITError+0x9a>
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b21      	cmp	r3, #33	; 0x21
 8005704:	d133      	bne.n	800576e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005710:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005714:	d107      	bne.n	8005726 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005724:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800572a:	4618      	mov	r0, r3
 800572c:	f7fe fca4 	bl	8004078 <HAL_DMA_GetState>
 8005730:	4603      	mov	r3, r0
 8005732:	2b01      	cmp	r3, #1
 8005734:	d017      	beq.n	8005766 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800573a:	4a33      	ldr	r2, [pc, #204]	; (8005808 <I2C_ITError+0x19c>)
 800573c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	2200      	movs	r2, #0
 8005742:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800574a:	4618      	mov	r0, r3
 800574c:	f7fe fc72 	bl	8004034 <HAL_DMA_Abort_IT>
 8005750:	4603      	mov	r3, r0
 8005752:	2b00      	cmp	r3, #0
 8005754:	d04d      	beq.n	80057f2 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800575a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800575c:	687a      	ldr	r2, [r7, #4]
 800575e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005760:	4610      	mov	r0, r2
 8005762:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005764:	e045      	b.n	80057f2 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005766:	6878      	ldr	r0, [r7, #4]
 8005768:	f000 f850 	bl	800580c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800576c:	e041      	b.n	80057f2 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005772:	2b00      	cmp	r3, #0
 8005774:	d039      	beq.n	80057ea <I2C_ITError+0x17e>
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	2b12      	cmp	r3, #18
 800577a:	d002      	beq.n	8005782 <I2C_ITError+0x116>
 800577c:	68bb      	ldr	r3, [r7, #8]
 800577e:	2b22      	cmp	r3, #34	; 0x22
 8005780:	d133      	bne.n	80057ea <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800578c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005790:	d107      	bne.n	80057a2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	681a      	ldr	r2, [r3, #0]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80057a0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fe fc66 	bl	8004078 <HAL_DMA_GetState>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d017      	beq.n	80057e2 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057b6:	4a14      	ldr	r2, [pc, #80]	; (8005808 <I2C_ITError+0x19c>)
 80057b8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2200      	movs	r2, #0
 80057be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7fe fc34 	bl	8004034 <HAL_DMA_Abort_IT>
 80057cc:	4603      	mov	r3, r0
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d011      	beq.n	80057f6 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80057dc:	4610      	mov	r0, r2
 80057de:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057e0:	e009      	b.n	80057f6 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f000 f812 	bl	800580c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057e8:	e005      	b.n	80057f6 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f80e 	bl	800580c <I2C_TreatErrorCallback>
  }
}
 80057f0:	e002      	b.n	80057f8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80057f2:	bf00      	nop
 80057f4:	e000      	b.n	80057f8 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80057f6:	bf00      	nop
}
 80057f8:	bf00      	nop
 80057fa:	3710      	adds	r7, #16
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	ffff0000 	.word	0xffff0000
 8005804:	08004fe3 	.word	0x08004fe3
 8005808:	080058a3 	.word	0x080058a3

0800580c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b082      	sub	sp, #8
 8005810:	af00      	add	r7, sp, #0
 8005812:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800581a:	b2db      	uxtb	r3, r3
 800581c:	2b60      	cmp	r3, #96	; 0x60
 800581e:	d10e      	bne.n	800583e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2220      	movs	r2, #32
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2200      	movs	r2, #0
 800582c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f7ff fbc9 	bl	8004fce <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800583c:	e009      	b.n	8005852 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2200      	movs	r2, #0
 8005842:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	2200      	movs	r2, #0
 8005848:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 800584c:	6878      	ldr	r0, [r7, #4]
 800584e:	f7ff fbb4 	bl	8004fba <HAL_I2C_ErrorCallback>
}
 8005852:	bf00      	nop
 8005854:	3708      	adds	r7, #8
 8005856:	46bd      	mov	sp, r7
 8005858:	bd80      	pop	{r7, pc}

0800585a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800585a:	b480      	push	{r7}
 800585c:	b083      	sub	sp, #12
 800585e:	af00      	add	r7, sp, #0
 8005860:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	699b      	ldr	r3, [r3, #24]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b02      	cmp	r3, #2
 800586e:	d103      	bne.n	8005878 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	2200      	movs	r2, #0
 8005876:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	699b      	ldr	r3, [r3, #24]
 800587e:	f003 0301 	and.w	r3, r3, #1
 8005882:	2b01      	cmp	r3, #1
 8005884:	d007      	beq.n	8005896 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	699a      	ldr	r2, [r3, #24]
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f042 0201 	orr.w	r2, r2, #1
 8005894:	619a      	str	r2, [r3, #24]
  }
}
 8005896:	bf00      	nop
 8005898:	370c      	adds	r7, #12
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr

080058a2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80058a2:	b580      	push	{r7, lr}
 80058a4:	b084      	sub	sp, #16
 80058a6:	af00      	add	r7, sp, #0
 80058a8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ae:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d003      	beq.n	80058c0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058bc:	2200      	movs	r2, #0
 80058be:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d003      	beq.n	80058d0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058cc:	2200      	movs	r2, #0
 80058ce:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 80058d0:	68f8      	ldr	r0, [r7, #12]
 80058d2:	f7ff ff9b 	bl	800580c <I2C_TreatErrorCallback>
}
 80058d6:	bf00      	nop
 80058d8:	3710      	adds	r7, #16
 80058da:	46bd      	mov	sp, r7
 80058dc:	bd80      	pop	{r7, pc}

080058de <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80058de:	b580      	push	{r7, lr}
 80058e0:	b084      	sub	sp, #16
 80058e2:	af00      	add	r7, sp, #0
 80058e4:	60f8      	str	r0, [r7, #12]
 80058e6:	60b9      	str	r1, [r7, #8]
 80058e8:	603b      	str	r3, [r7, #0]
 80058ea:	4613      	mov	r3, r2
 80058ec:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80058ee:	e022      	b.n	8005936 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058f6:	d01e      	beq.n	8005936 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058f8:	f7fe f86c 	bl	80039d4 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	69bb      	ldr	r3, [r7, #24]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	683a      	ldr	r2, [r7, #0]
 8005904:	429a      	cmp	r2, r3
 8005906:	d302      	bcc.n	800590e <I2C_WaitOnFlagUntilTimeout+0x30>
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d113      	bne.n	8005936 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005912:	f043 0220 	orr.w	r2, r3, #32
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2220      	movs	r2, #32
 800591e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2200      	movs	r2, #0
 8005926:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e00f      	b.n	8005956 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	699a      	ldr	r2, [r3, #24]
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	4013      	ands	r3, r2
 8005940:	68ba      	ldr	r2, [r7, #8]
 8005942:	429a      	cmp	r2, r3
 8005944:	bf0c      	ite	eq
 8005946:	2301      	moveq	r3, #1
 8005948:	2300      	movne	r3, #0
 800594a:	b2db      	uxtb	r3, r3
 800594c:	461a      	mov	r2, r3
 800594e:	79fb      	ldrb	r3, [r7, #7]
 8005950:	429a      	cmp	r2, r3
 8005952:	d0cd      	beq.n	80058f0 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	3710      	adds	r7, #16
 800595a:	46bd      	mov	sp, r7
 800595c:	bd80      	pop	{r7, pc}

0800595e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800595e:	b580      	push	{r7, lr}
 8005960:	b084      	sub	sp, #16
 8005962:	af00      	add	r7, sp, #0
 8005964:	60f8      	str	r0, [r7, #12]
 8005966:	60b9      	str	r1, [r7, #8]
 8005968:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800596a:	e02c      	b.n	80059c6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	68b9      	ldr	r1, [r7, #8]
 8005970:	68f8      	ldr	r0, [r7, #12]
 8005972:	f000 f8eb 	bl	8005b4c <I2C_IsErrorOccurred>
 8005976:	4603      	mov	r3, r0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d001      	beq.n	8005980 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e02a      	b.n	80059d6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005986:	d01e      	beq.n	80059c6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005988:	f7fe f824 	bl	80039d4 <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	68ba      	ldr	r2, [r7, #8]
 8005994:	429a      	cmp	r2, r3
 8005996:	d302      	bcc.n	800599e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d113      	bne.n	80059c6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059a2:	f043 0220 	orr.w	r2, r3, #32
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2220      	movs	r2, #32
 80059ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e007      	b.n	80059d6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	699b      	ldr	r3, [r3, #24]
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b02      	cmp	r3, #2
 80059d2:	d1cb      	bne.n	800596c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3710      	adds	r7, #16
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b084      	sub	sp, #16
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	60f8      	str	r0, [r7, #12]
 80059e6:	60b9      	str	r1, [r7, #8]
 80059e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80059ea:	e028      	b.n	8005a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80059ec:	687a      	ldr	r2, [r7, #4]
 80059ee:	68b9      	ldr	r1, [r7, #8]
 80059f0:	68f8      	ldr	r0, [r7, #12]
 80059f2:	f000 f8ab 	bl	8005b4c <I2C_IsErrorOccurred>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d001      	beq.n	8005a00 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80059fc:	2301      	movs	r3, #1
 80059fe:	e026      	b.n	8005a4e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a00:	f7fd ffe8 	bl	80039d4 <HAL_GetTick>
 8005a04:	4602      	mov	r2, r0
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	1ad3      	subs	r3, r2, r3
 8005a0a:	68ba      	ldr	r2, [r7, #8]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d302      	bcc.n	8005a16 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d113      	bne.n	8005a3e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a1a:	f043 0220 	orr.w	r2, r3, #32
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	2220      	movs	r2, #32
 8005a26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2200      	movs	r2, #0
 8005a2e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	2200      	movs	r2, #0
 8005a36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005a3a:	2301      	movs	r3, #1
 8005a3c:	e007      	b.n	8005a4e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	699b      	ldr	r3, [r3, #24]
 8005a44:	f003 0320 	and.w	r3, r3, #32
 8005a48:	2b20      	cmp	r3, #32
 8005a4a:	d1cf      	bne.n	80059ec <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005a4c:	2300      	movs	r3, #0
}
 8005a4e:	4618      	mov	r0, r3
 8005a50:	3710      	adds	r7, #16
 8005a52:	46bd      	mov	sp, r7
 8005a54:	bd80      	pop	{r7, pc}
	...

08005a58 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b084      	sub	sp, #16
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	60f8      	str	r0, [r7, #12]
 8005a60:	60b9      	str	r1, [r7, #8]
 8005a62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a64:	e064      	b.n	8005b30 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005a66:	687a      	ldr	r2, [r7, #4]
 8005a68:	68b9      	ldr	r1, [r7, #8]
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f000 f86e 	bl	8005b4c <I2C_IsErrorOccurred>
 8005a70:	4603      	mov	r3, r0
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d001      	beq.n	8005a7a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005a76:	2301      	movs	r3, #1
 8005a78:	e062      	b.n	8005b40 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	699b      	ldr	r3, [r3, #24]
 8005a80:	f003 0320 	and.w	r3, r3, #32
 8005a84:	2b20      	cmp	r3, #32
 8005a86:	d138      	bne.n	8005afa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	699b      	ldr	r3, [r3, #24]
 8005a8e:	f003 0304 	and.w	r3, r3, #4
 8005a92:	2b04      	cmp	r3, #4
 8005a94:	d105      	bne.n	8005aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a9a:	2b00      	cmp	r3, #0
 8005a9c:	d001      	beq.n	8005aa2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	e04e      	b.n	8005b40 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	f003 0310 	and.w	r3, r3, #16
 8005aac:	2b10      	cmp	r3, #16
 8005aae:	d107      	bne.n	8005ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	2210      	movs	r2, #16
 8005ab6:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	2204      	movs	r2, #4
 8005abc:	645a      	str	r2, [r3, #68]	; 0x44
 8005abe:	e002      	b.n	8005ac6 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	2220      	movs	r2, #32
 8005acc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	6859      	ldr	r1, [r3, #4]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	4b1b      	ldr	r3, [pc, #108]	; (8005b48 <I2C_WaitOnRXNEFlagUntilTimeout+0xf0>)
 8005ada:	400b      	ands	r3, r1
 8005adc:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	2200      	movs	r2, #0
 8005af2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005af6:	2301      	movs	r3, #1
 8005af8:	e022      	b.n	8005b40 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005afa:	f7fd ff6b 	bl	80039d4 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	68ba      	ldr	r2, [r7, #8]
 8005b06:	429a      	cmp	r2, r3
 8005b08:	d302      	bcc.n	8005b10 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10f      	bne.n	8005b30 <I2C_WaitOnRXNEFlagUntilTimeout+0xd8>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b14:	f043 0220 	orr.w	r2, r3, #32
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2220      	movs	r2, #32
 8005b20:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e007      	b.n	8005b40 <I2C_WaitOnRXNEFlagUntilTimeout+0xe8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	699b      	ldr	r3, [r3, #24]
 8005b36:	f003 0304 	and.w	r3, r3, #4
 8005b3a:	2b04      	cmp	r3, #4
 8005b3c:	d193      	bne.n	8005a66 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b3e:	2300      	movs	r3, #0
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	3710      	adds	r7, #16
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	fe00e800 	.word	0xfe00e800

08005b4c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b08a      	sub	sp, #40	; 0x28
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	60f8      	str	r0, [r7, #12]
 8005b54:	60b9      	str	r1, [r7, #8]
 8005b56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b58:	2300      	movs	r3, #0
 8005b5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	699b      	ldr	r3, [r3, #24]
 8005b64:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005b66:	2300      	movs	r3, #0
 8005b68:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	f003 0310 	and.w	r3, r3, #16
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d068      	beq.n	8005c4a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2210      	movs	r2, #16
 8005b7e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005b80:	e049      	b.n	8005c16 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b88:	d045      	beq.n	8005c16 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005b8a:	f7fd ff23 	bl	80039d4 <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	69fb      	ldr	r3, [r7, #28]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	429a      	cmp	r2, r3
 8005b98:	d302      	bcc.n	8005ba0 <I2C_IsErrorOccurred+0x54>
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d13a      	bne.n	8005c16 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005baa:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005bb2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	699b      	ldr	r3, [r3, #24]
 8005bba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005bbe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005bc2:	d121      	bne.n	8005c08 <I2C_IsErrorOccurred+0xbc>
 8005bc4:	697b      	ldr	r3, [r7, #20]
 8005bc6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005bca:	d01d      	beq.n	8005c08 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005bcc:	7cfb      	ldrb	r3, [r7, #19]
 8005bce:	2b20      	cmp	r3, #32
 8005bd0:	d01a      	beq.n	8005c08 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	685a      	ldr	r2, [r3, #4]
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005be0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005be2:	f7fd fef7 	bl	80039d4 <HAL_GetTick>
 8005be6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005be8:	e00e      	b.n	8005c08 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005bea:	f7fd fef3 	bl	80039d4 <HAL_GetTick>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	1ad3      	subs	r3, r2, r3
 8005bf4:	2b19      	cmp	r3, #25
 8005bf6:	d907      	bls.n	8005c08 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005bf8:	6a3b      	ldr	r3, [r7, #32]
 8005bfa:	f043 0320 	orr.w	r3, r3, #32
 8005bfe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005c06:	e006      	b.n	8005c16 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	699b      	ldr	r3, [r3, #24]
 8005c0e:	f003 0320 	and.w	r3, r3, #32
 8005c12:	2b20      	cmp	r3, #32
 8005c14:	d1e9      	bne.n	8005bea <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	699b      	ldr	r3, [r3, #24]
 8005c1c:	f003 0320 	and.w	r3, r3, #32
 8005c20:	2b20      	cmp	r3, #32
 8005c22:	d003      	beq.n	8005c2c <I2C_IsErrorOccurred+0xe0>
 8005c24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d0aa      	beq.n	8005b82 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005c2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d103      	bne.n	8005c3c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c34:	68fb      	ldr	r3, [r7, #12]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2220      	movs	r2, #32
 8005c3a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	f043 0304 	orr.w	r3, r3, #4
 8005c42:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005c44:	2301      	movs	r3, #1
 8005c46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8005c52:	69bb      	ldr	r3, [r7, #24]
 8005c54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d00b      	beq.n	8005c74 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	f043 0301 	orr.w	r3, r3, #1
 8005c62:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005c6c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d00b      	beq.n	8005c96 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8005c7e:	6a3b      	ldr	r3, [r7, #32]
 8005c80:	f043 0308 	orr.w	r3, r3, #8
 8005c84:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c8e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005c90:	2301      	movs	r3, #1
 8005c92:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d00b      	beq.n	8005cb8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005ca0:	6a3b      	ldr	r3, [r7, #32]
 8005ca2:	f043 0302 	orr.w	r3, r3, #2
 8005ca6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cb0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005cb2:	2301      	movs	r3, #1
 8005cb4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005cb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d01c      	beq.n	8005cfa <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005cc0:	68f8      	ldr	r0, [r7, #12]
 8005cc2:	f7ff fdca 	bl	800585a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	6859      	ldr	r1, [r3, #4]
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681a      	ldr	r2, [r3, #0]
 8005cd0:	4b0d      	ldr	r3, [pc, #52]	; (8005d08 <I2C_IsErrorOccurred+0x1bc>)
 8005cd2:	400b      	ands	r3, r1
 8005cd4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cda:	6a3b      	ldr	r3, [r7, #32]
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2220      	movs	r2, #32
 8005ce6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	2200      	movs	r2, #0
 8005cee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8005cfa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8005cfe:	4618      	mov	r0, r3
 8005d00:	3728      	adds	r7, #40	; 0x28
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	fe00e800 	.word	0xfe00e800

08005d0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005d0c:	b580      	push	{r7, lr}
 8005d0e:	b086      	sub	sp, #24
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	60f8      	str	r0, [r7, #12]
 8005d14:	607b      	str	r3, [r7, #4]
 8005d16:	460b      	mov	r3, r1
 8005d18:	817b      	strh	r3, [r7, #10]
 8005d1a:	4613      	mov	r3, r2
 8005d1c:	727b      	strb	r3, [r7, #9]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	4a2f      	ldr	r2, [pc, #188]	; (8005de0 <I2C_TransferConfig+0xd4>)
 8005d24:	4293      	cmp	r3, r2
 8005d26:	d013      	beq.n	8005d50 <I2C_TransferConfig+0x44>
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a2d      	ldr	r2, [pc, #180]	; (8005de4 <I2C_TransferConfig+0xd8>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d00e      	beq.n	8005d50 <I2C_TransferConfig+0x44>
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a2c      	ldr	r2, [pc, #176]	; (8005de8 <I2C_TransferConfig+0xdc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d009      	beq.n	8005d50 <I2C_TransferConfig+0x44>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4a2a      	ldr	r2, [pc, #168]	; (8005dec <I2C_TransferConfig+0xe0>)
 8005d42:	4293      	cmp	r3, r2
 8005d44:	d004      	beq.n	8005d50 <I2C_TransferConfig+0x44>
 8005d46:	f641 3147 	movw	r1, #6983	; 0x1b47
 8005d4a:	4829      	ldr	r0, [pc, #164]	; (8005df0 <I2C_TransferConfig+0xe4>)
 8005d4c:	f7fd f89f 	bl	8002e8e <assert_failed>
  assert_param(IS_TRANSFER_MODE(Mode));
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005d56:	d00b      	beq.n	8005d70 <I2C_TransferConfig+0x64>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005d5e:	d007      	beq.n	8005d70 <I2C_TransferConfig+0x64>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d004      	beq.n	8005d70 <I2C_TransferConfig+0x64>
 8005d66:	f641 3148 	movw	r1, #6984	; 0x1b48
 8005d6a:	4821      	ldr	r0, [pc, #132]	; (8005df0 <I2C_TransferConfig+0xe4>)
 8005d6c:	f7fd f88f 	bl	8002e8e <assert_failed>
  assert_param(IS_TRANSFER_REQUEST(Request));
 8005d70:	6a3b      	ldr	r3, [r7, #32]
 8005d72:	4a20      	ldr	r2, [pc, #128]	; (8005df4 <I2C_TransferConfig+0xe8>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d00f      	beq.n	8005d98 <I2C_TransferConfig+0x8c>
 8005d78:	6a3b      	ldr	r3, [r7, #32]
 8005d7a:	4a1f      	ldr	r2, [pc, #124]	; (8005df8 <I2C_TransferConfig+0xec>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d00b      	beq.n	8005d98 <I2C_TransferConfig+0x8c>
 8005d80:	6a3b      	ldr	r3, [r7, #32]
 8005d82:	4a1e      	ldr	r2, [pc, #120]	; (8005dfc <I2C_TransferConfig+0xf0>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d007      	beq.n	8005d98 <I2C_TransferConfig+0x8c>
 8005d88:	6a3b      	ldr	r3, [r7, #32]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d004      	beq.n	8005d98 <I2C_TransferConfig+0x8c>
 8005d8e:	f641 3149 	movw	r1, #6985	; 0x1b49
 8005d92:	4817      	ldr	r0, [pc, #92]	; (8005df0 <I2C_TransferConfig+0xe4>)
 8005d94:	f7fd f87b 	bl	8002e8e <assert_failed>

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005d98:	897b      	ldrh	r3, [r7, #10]
 8005d9a:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005d9e:	7a7b      	ldrb	r3, [r7, #9]
 8005da0:	041b      	lsls	r3, r3, #16
 8005da2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005da6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005dac:	6a3b      	ldr	r3, [r7, #32]
 8005dae:	4313      	orrs	r3, r2
 8005db0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005db4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	6a3b      	ldr	r3, [r7, #32]
 8005dbe:	0d5b      	lsrs	r3, r3, #21
 8005dc0:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005dc4:	4b0e      	ldr	r3, [pc, #56]	; (8005e00 <I2C_TransferConfig+0xf4>)
 8005dc6:	430b      	orrs	r3, r1
 8005dc8:	43db      	mvns	r3, r3
 8005dca:	ea02 0103 	and.w	r1, r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	697a      	ldr	r2, [r7, #20]
 8005dd4:	430a      	orrs	r2, r1
 8005dd6:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005dd8:	bf00      	nop
 8005dda:	3718      	adds	r7, #24
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}
 8005de0:	40005400 	.word	0x40005400
 8005de4:	40005800 	.word	0x40005800
 8005de8:	40005c00 	.word	0x40005c00
 8005dec:	40006000 	.word	0x40006000
 8005df0:	08017754 	.word	0x08017754
 8005df4:	80004000 	.word	0x80004000
 8005df8:	80002400 	.word	0x80002400
 8005dfc:	80002000 	.word	0x80002000
 8005e00:	03ff63ff 	.word	0x03ff63ff

08005e04 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8005e04:	b480      	push	{r7}
 8005e06:	b085      	sub	sp, #20
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
 8005e0c:	460b      	mov	r3, r1
 8005e0e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005e10:	2300      	movs	r3, #0
 8005e12:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005e14:	887b      	ldrh	r3, [r7, #2]
 8005e16:	f003 0301 	and.w	r3, r3, #1
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00f      	beq.n	8005e3e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005e24:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005e32:	2b28      	cmp	r3, #40	; 0x28
 8005e34:	d003      	beq.n	8005e3e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005e3c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005e3e:	887b      	ldrh	r3, [r7, #2]
 8005e40:	f003 0302 	and.w	r3, r3, #2
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d00f      	beq.n	8005e68 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8005e4e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e56:	b2db      	uxtb	r3, r3
 8005e58:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005e5c:	2b28      	cmp	r3, #40	; 0x28
 8005e5e:	d003      	beq.n	8005e68 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005e66:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005e68:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	da03      	bge.n	8005e78 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8005e76:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005e78:	887b      	ldrh	r3, [r7, #2]
 8005e7a:	2b10      	cmp	r3, #16
 8005e7c:	d103      	bne.n	8005e86 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8005e84:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005e86:	887b      	ldrh	r3, [r7, #2]
 8005e88:	2b20      	cmp	r3, #32
 8005e8a:	d103      	bne.n	8005e94 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	f043 0320 	orr.w	r3, r3, #32
 8005e92:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005e94:	887b      	ldrh	r3, [r7, #2]
 8005e96:	2b40      	cmp	r3, #64	; 0x40
 8005e98:	d103      	bne.n	8005ea2 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ea0:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	6819      	ldr	r1, [r3, #0]
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	43da      	mvns	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	400a      	ands	r2, r1
 8005eb2:	601a      	str	r2, [r3, #0]
}
 8005eb4:	bf00      	nop
 8005eb6:	3714      	adds	r7, #20
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a32      	ldr	r2, [pc, #200]	; (8005f98 <HAL_I2CEx_ConfigAnalogFilter+0xd8>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d012      	beq.n	8005efa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a30      	ldr	r2, [pc, #192]	; (8005f9c <HAL_I2CEx_ConfigAnalogFilter+0xdc>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d00d      	beq.n	8005efa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a2f      	ldr	r2, [pc, #188]	; (8005fa0 <HAL_I2CEx_ConfigAnalogFilter+0xe0>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d008      	beq.n	8005efa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a2d      	ldr	r2, [pc, #180]	; (8005fa4 <HAL_I2CEx_ConfigAnalogFilter+0xe4>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d003      	beq.n	8005efa <HAL_I2CEx_ConfigAnalogFilter+0x3a>
 8005ef2:	215e      	movs	r1, #94	; 0x5e
 8005ef4:	482c      	ldr	r0, [pc, #176]	; (8005fa8 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8005ef6:	f7fc ffca 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d007      	beq.n	8005f10 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f06:	d003      	beq.n	8005f10 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8005f08:	215f      	movs	r1, #95	; 0x5f
 8005f0a:	4827      	ldr	r0, [pc, #156]	; (8005fa8 <HAL_I2CEx_ConfigAnalogFilter+0xe8>)
 8005f0c:	f7fc ffbf 	bl	8002e8e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005f16:	b2db      	uxtb	r3, r3
 8005f18:	2b20      	cmp	r3, #32
 8005f1a:	d138      	bne.n	8005f8e <HAL_I2CEx_ConfigAnalogFilter+0xce>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005f22:	2b01      	cmp	r3, #1
 8005f24:	d101      	bne.n	8005f2a <HAL_I2CEx_ConfigAnalogFilter+0x6a>
 8005f26:	2302      	movs	r3, #2
 8005f28:	e032      	b.n	8005f90 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2201      	movs	r2, #1
 8005f2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2224      	movs	r2, #36	; 0x24
 8005f36:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	681a      	ldr	r2, [r3, #0]
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f022 0201 	bic.w	r2, r2, #1
 8005f48:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	681a      	ldr	r2, [r3, #0]
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005f58:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6819      	ldr	r1, [r3, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	683a      	ldr	r2, [r7, #0]
 8005f66:	430a      	orrs	r2, r1
 8005f68:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f042 0201 	orr.w	r2, r2, #1
 8005f78:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
 8005f8c:	e000      	b.n	8005f90 <HAL_I2CEx_ConfigAnalogFilter+0xd0>
  }
  else
  {
    return HAL_BUSY;
 8005f8e:	2302      	movs	r3, #2
  }
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3708      	adds	r7, #8
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}
 8005f98:	40005400 	.word	0x40005400
 8005f9c:	40005800 	.word	0x40005800
 8005fa0:	40005c00 	.word	0x40005c00
 8005fa4:	40006000 	.word	0x40006000
 8005fa8:	0801778c 	.word	0x0801778c

08005fac <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b084      	sub	sp, #16
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
 8005fb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg;

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a31      	ldr	r2, [pc, #196]	; (8006080 <HAL_I2CEx_ConfigDigitalFilter+0xd4>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d012      	beq.n	8005fe6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a2f      	ldr	r2, [pc, #188]	; (8006084 <HAL_I2CEx_ConfigDigitalFilter+0xd8>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d00d      	beq.n	8005fe6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a2e      	ldr	r2, [pc, #184]	; (8006088 <HAL_I2CEx_ConfigDigitalFilter+0xdc>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d008      	beq.n	8005fe6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a2c      	ldr	r2, [pc, #176]	; (800608c <HAL_I2CEx_ConfigDigitalFilter+0xe0>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d003      	beq.n	8005fe6 <HAL_I2CEx_ConfigDigitalFilter+0x3a>
 8005fde:	218c      	movs	r1, #140	; 0x8c
 8005fe0:	482b      	ldr	r0, [pc, #172]	; (8006090 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8005fe2:	f7fc ff54 	bl	8002e8e <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	2b0f      	cmp	r3, #15
 8005fea:	d903      	bls.n	8005ff4 <HAL_I2CEx_ConfigDigitalFilter+0x48>
 8005fec:	218d      	movs	r1, #141	; 0x8d
 8005fee:	4828      	ldr	r0, [pc, #160]	; (8006090 <HAL_I2CEx_ConfigDigitalFilter+0xe4>)
 8005ff0:	f7fc ff4d 	bl	8002e8e <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ffa:	b2db      	uxtb	r3, r3
 8005ffc:	2b20      	cmp	r3, #32
 8005ffe:	d139      	bne.n	8006074 <HAL_I2CEx_ConfigDigitalFilter+0xc8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006006:	2b01      	cmp	r3, #1
 8006008:	d101      	bne.n	800600e <HAL_I2CEx_ConfigDigitalFilter+0x62>
 800600a:	2302      	movs	r3, #2
 800600c:	e033      	b.n	8006076 <HAL_I2CEx_ConfigDigitalFilter+0xca>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2201      	movs	r2, #1
 8006012:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2224      	movs	r2, #36	; 0x24
 800601a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	681a      	ldr	r2, [r3, #0]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 0201 	bic.w	r2, r2, #1
 800602c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800603c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	021b      	lsls	r3, r3, #8
 8006042:	68fa      	ldr	r2, [r7, #12]
 8006044:	4313      	orrs	r3, r2
 8006046:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	68fa      	ldr	r2, [r7, #12]
 800604e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	681a      	ldr	r2, [r3, #0]
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f042 0201 	orr.w	r2, r2, #1
 800605e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2220      	movs	r2, #32
 8006064:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006070:	2300      	movs	r3, #0
 8006072:	e000      	b.n	8006076 <HAL_I2CEx_ConfigDigitalFilter+0xca>
  }
  else
  {
    return HAL_BUSY;
 8006074:	2302      	movs	r3, #2
  }
}
 8006076:	4618      	mov	r0, r3
 8006078:	3710      	adds	r7, #16
 800607a:	46bd      	mov	sp, r7
 800607c:	bd80      	pop	{r7, pc}
 800607e:	bf00      	nop
 8006080:	40005400 	.word	0x40005400
 8006084:	40005800 	.word	0x40005800
 8006088:	40005c00 	.word	0x40005c00
 800608c:	40006000 	.word	0x40006000
 8006090:	0801778c 	.word	0x0801778c

08006094 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8006094:	b580      	push	{r7, lr}
 8006096:	b082      	sub	sp, #8
 8006098:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800609a:	2300      	movs	r3, #0
 800609c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800609e:	4b23      	ldr	r3, [pc, #140]	; (800612c <HAL_PWREx_EnableOverDrive+0x98>)
 80060a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060a2:	4a22      	ldr	r2, [pc, #136]	; (800612c <HAL_PWREx_EnableOverDrive+0x98>)
 80060a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060a8:	6413      	str	r3, [r2, #64]	; 0x40
 80060aa:	4b20      	ldr	r3, [pc, #128]	; (800612c <HAL_PWREx_EnableOverDrive+0x98>)
 80060ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060b2:	603b      	str	r3, [r7, #0]
 80060b4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80060b6:	4b1e      	ldr	r3, [pc, #120]	; (8006130 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	4a1d      	ldr	r2, [pc, #116]	; (8006130 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060c0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060c2:	f7fd fc87 	bl	80039d4 <HAL_GetTick>
 80060c6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80060c8:	e009      	b.n	80060de <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80060ca:	f7fd fc83 	bl	80039d4 <HAL_GetTick>
 80060ce:	4602      	mov	r2, r0
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	1ad3      	subs	r3, r2, r3
 80060d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060d8:	d901      	bls.n	80060de <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80060da:	2303      	movs	r3, #3
 80060dc:	e022      	b.n	8006124 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80060de:	4b14      	ldr	r3, [pc, #80]	; (8006130 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80060e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060ea:	d1ee      	bne.n	80060ca <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80060ec:	4b10      	ldr	r3, [pc, #64]	; (8006130 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a0f      	ldr	r2, [pc, #60]	; (8006130 <HAL_PWREx_EnableOverDrive+0x9c>)
 80060f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060f6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060f8:	f7fd fc6c 	bl	80039d4 <HAL_GetTick>
 80060fc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80060fe:	e009      	b.n	8006114 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006100:	f7fd fc68 	bl	80039d4 <HAL_GetTick>
 8006104:	4602      	mov	r2, r0
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800610e:	d901      	bls.n	8006114 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006110:	2303      	movs	r3, #3
 8006112:	e007      	b.n	8006124 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006114:	4b06      	ldr	r3, [pc, #24]	; (8006130 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800611c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006120:	d1ee      	bne.n	8006100 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006122:	2300      	movs	r3, #0
}
 8006124:	4618      	mov	r0, r3
 8006126:	3708      	adds	r7, #8
 8006128:	46bd      	mov	sp, r7
 800612a:	bd80      	pop	{r7, pc}
 800612c:	40023800 	.word	0x40023800
 8006130:	40007000 	.word	0x40007000

08006134 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006134:	b580      	push	{r7, lr}
 8006136:	b086      	sub	sp, #24
 8006138:	af00      	add	r7, sp, #0
 800613a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800613c:	2300      	movs	r3, #0
 800613e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d101      	bne.n	800614a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006146:	2301      	movs	r3, #1
 8006148:	e345      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	2b0f      	cmp	r3, #15
 8006150:	d904      	bls.n	800615c <HAL_RCC_OscConfig+0x28>
 8006152:	f240 1163 	movw	r1, #355	; 0x163
 8006156:	4892      	ldr	r0, [pc, #584]	; (80063a0 <HAL_RCC_OscConfig+0x26c>)
 8006158:	f7fc fe99 	bl	8002e8e <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 0301 	and.w	r3, r3, #1
 8006164:	2b00      	cmp	r3, #0
 8006166:	f000 809a 	beq.w	800629e <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	685b      	ldr	r3, [r3, #4]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d00e      	beq.n	8006190 <HAL_RCC_OscConfig+0x5c>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800617a:	d009      	beq.n	8006190 <HAL_RCC_OscConfig+0x5c>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006184:	d004      	beq.n	8006190 <HAL_RCC_OscConfig+0x5c>
 8006186:	f240 1169 	movw	r1, #361	; 0x169
 800618a:	4885      	ldr	r0, [pc, #532]	; (80063a0 <HAL_RCC_OscConfig+0x26c>)
 800618c:	f7fc fe7f 	bl	8002e8e <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006190:	4b84      	ldr	r3, [pc, #528]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006192:	689b      	ldr	r3, [r3, #8]
 8006194:	f003 030c 	and.w	r3, r3, #12
 8006198:	2b04      	cmp	r3, #4
 800619a:	d00c      	beq.n	80061b6 <HAL_RCC_OscConfig+0x82>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800619c:	4b81      	ldr	r3, [pc, #516]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f003 030c 	and.w	r3, r3, #12
 80061a4:	2b08      	cmp	r3, #8
 80061a6:	d112      	bne.n	80061ce <HAL_RCC_OscConfig+0x9a>
 80061a8:	4b7e      	ldr	r3, [pc, #504]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80061aa:	685b      	ldr	r3, [r3, #4]
 80061ac:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061b0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80061b4:	d10b      	bne.n	80061ce <HAL_RCC_OscConfig+0x9a>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061b6:	4b7b      	ldr	r3, [pc, #492]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d06c      	beq.n	800629c <HAL_RCC_OscConfig+0x168>
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	685b      	ldr	r3, [r3, #4]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d168      	bne.n	800629c <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 80061ca:	2301      	movs	r3, #1
 80061cc:	e303      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061d6:	d106      	bne.n	80061e6 <HAL_RCC_OscConfig+0xb2>
 80061d8:	4b72      	ldr	r3, [pc, #456]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a71      	ldr	r2, [pc, #452]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80061de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061e2:	6013      	str	r3, [r2, #0]
 80061e4:	e02e      	b.n	8006244 <HAL_RCC_OscConfig+0x110>
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10c      	bne.n	8006208 <HAL_RCC_OscConfig+0xd4>
 80061ee:	4b6d      	ldr	r3, [pc, #436]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a6c      	ldr	r2, [pc, #432]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80061f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061f8:	6013      	str	r3, [r2, #0]
 80061fa:	4b6a      	ldr	r3, [pc, #424]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a69      	ldr	r2, [pc, #420]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006200:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006204:	6013      	str	r3, [r2, #0]
 8006206:	e01d      	b.n	8006244 <HAL_RCC_OscConfig+0x110>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006210:	d10c      	bne.n	800622c <HAL_RCC_OscConfig+0xf8>
 8006212:	4b64      	ldr	r3, [pc, #400]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a63      	ldr	r2, [pc, #396]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800621c:	6013      	str	r3, [r2, #0]
 800621e:	4b61      	ldr	r3, [pc, #388]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a60      	ldr	r2, [pc, #384]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006228:	6013      	str	r3, [r2, #0]
 800622a:	e00b      	b.n	8006244 <HAL_RCC_OscConfig+0x110>
 800622c:	4b5d      	ldr	r3, [pc, #372]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a5c      	ldr	r2, [pc, #368]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	4b5a      	ldr	r3, [pc, #360]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a59      	ldr	r2, [pc, #356]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 800623e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d013      	beq.n	8006274 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800624c:	f7fd fbc2 	bl	80039d4 <HAL_GetTick>
 8006250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006252:	e008      	b.n	8006266 <HAL_RCC_OscConfig+0x132>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006254:	f7fd fbbe 	bl	80039d4 <HAL_GetTick>
 8006258:	4602      	mov	r2, r0
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	1ad3      	subs	r3, r2, r3
 800625e:	2b64      	cmp	r3, #100	; 0x64
 8006260:	d901      	bls.n	8006266 <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8006262:	2303      	movs	r3, #3
 8006264:	e2b7      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006266:	4b4f      	ldr	r3, [pc, #316]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800626e:	2b00      	cmp	r3, #0
 8006270:	d0f0      	beq.n	8006254 <HAL_RCC_OscConfig+0x120>
 8006272:	e014      	b.n	800629e <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006274:	f7fd fbae 	bl	80039d4 <HAL_GetTick>
 8006278:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800627a:	e008      	b.n	800628e <HAL_RCC_OscConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800627c:	f7fd fbaa 	bl	80039d4 <HAL_GetTick>
 8006280:	4602      	mov	r2, r0
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	1ad3      	subs	r3, r2, r3
 8006286:	2b64      	cmp	r3, #100	; 0x64
 8006288:	d901      	bls.n	800628e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800628a:	2303      	movs	r3, #3
 800628c:	e2a3      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800628e:	4b45      	ldr	r3, [pc, #276]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1f0      	bne.n	800627c <HAL_RCC_OscConfig+0x148>
 800629a:	e000      	b.n	800629e <HAL_RCC_OscConfig+0x16a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800629c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 0302 	and.w	r3, r3, #2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f000 8084 	beq.w	80063b4 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d008      	beq.n	80062c6 <HAL_RCC_OscConfig+0x192>
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	2b01      	cmp	r3, #1
 80062ba:	d004      	beq.n	80062c6 <HAL_RCC_OscConfig+0x192>
 80062bc:	f240 119b 	movw	r1, #411	; 0x19b
 80062c0:	4837      	ldr	r0, [pc, #220]	; (80063a0 <HAL_RCC_OscConfig+0x26c>)
 80062c2:	f7fc fde4 	bl	8002e8e <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	691b      	ldr	r3, [r3, #16]
 80062ca:	2b1f      	cmp	r3, #31
 80062cc:	d904      	bls.n	80062d8 <HAL_RCC_OscConfig+0x1a4>
 80062ce:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 80062d2:	4833      	ldr	r0, [pc, #204]	; (80063a0 <HAL_RCC_OscConfig+0x26c>)
 80062d4:	f7fc fddb 	bl	8002e8e <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80062d8:	4b32      	ldr	r3, [pc, #200]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80062da:	689b      	ldr	r3, [r3, #8]
 80062dc:	f003 030c 	and.w	r3, r3, #12
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d00b      	beq.n	80062fc <HAL_RCC_OscConfig+0x1c8>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80062e4:	4b2f      	ldr	r3, [pc, #188]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	f003 030c 	and.w	r3, r3, #12
 80062ec:	2b08      	cmp	r3, #8
 80062ee:	d11c      	bne.n	800632a <HAL_RCC_OscConfig+0x1f6>
 80062f0:	4b2c      	ldr	r3, [pc, #176]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80062f2:	685b      	ldr	r3, [r3, #4]
 80062f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d116      	bne.n	800632a <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062fc:	4b29      	ldr	r3, [pc, #164]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0302 	and.w	r3, r3, #2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d005      	beq.n	8006314 <HAL_RCC_OscConfig+0x1e0>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	68db      	ldr	r3, [r3, #12]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d001      	beq.n	8006314 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e260      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006314:	4b23      	ldr	r3, [pc, #140]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	00db      	lsls	r3, r3, #3
 8006322:	4920      	ldr	r1, [pc, #128]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006324:	4313      	orrs	r3, r2
 8006326:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006328:	e044      	b.n	80063b4 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	68db      	ldr	r3, [r3, #12]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d023      	beq.n	800637a <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006332:	4b1c      	ldr	r3, [pc, #112]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a1b      	ldr	r2, [pc, #108]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006338:	f043 0301 	orr.w	r3, r3, #1
 800633c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800633e:	f7fd fb49 	bl	80039d4 <HAL_GetTick>
 8006342:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006344:	e008      	b.n	8006358 <HAL_RCC_OscConfig+0x224>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006346:	f7fd fb45 	bl	80039d4 <HAL_GetTick>
 800634a:	4602      	mov	r2, r0
 800634c:	693b      	ldr	r3, [r7, #16]
 800634e:	1ad3      	subs	r3, r2, r3
 8006350:	2b02      	cmp	r3, #2
 8006352:	d901      	bls.n	8006358 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 8006354:	2303      	movs	r3, #3
 8006356:	e23e      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006358:	4b12      	ldr	r3, [pc, #72]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0302 	and.w	r3, r3, #2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d0f0      	beq.n	8006346 <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006364:	4b0f      	ldr	r3, [pc, #60]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	691b      	ldr	r3, [r3, #16]
 8006370:	00db      	lsls	r3, r3, #3
 8006372:	490c      	ldr	r1, [pc, #48]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006374:	4313      	orrs	r3, r2
 8006376:	600b      	str	r3, [r1, #0]
 8006378:	e01c      	b.n	80063b4 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800637a:	4b0a      	ldr	r3, [pc, #40]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a09      	ldr	r2, [pc, #36]	; (80063a4 <HAL_RCC_OscConfig+0x270>)
 8006380:	f023 0301 	bic.w	r3, r3, #1
 8006384:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006386:	f7fd fb25 	bl	80039d4 <HAL_GetTick>
 800638a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800638c:	e00c      	b.n	80063a8 <HAL_RCC_OscConfig+0x274>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800638e:	f7fd fb21 	bl	80039d4 <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	2b02      	cmp	r3, #2
 800639a:	d905      	bls.n	80063a8 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e21a      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
 80063a0:	080177c8 	.word	0x080177c8
 80063a4:	40023800 	.word	0x40023800
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80063a8:	4b7e      	ldr	r3, [pc, #504]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0302 	and.w	r3, r3, #2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d1ec      	bne.n	800638e <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0308 	and.w	r3, r3, #8
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d043      	beq.n	8006448 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	695b      	ldr	r3, [r3, #20]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d008      	beq.n	80063da <HAL_RCC_OscConfig+0x2a6>
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	695b      	ldr	r3, [r3, #20]
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	d004      	beq.n	80063da <HAL_RCC_OscConfig+0x2a6>
 80063d0:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 80063d4:	4874      	ldr	r0, [pc, #464]	; (80065a8 <HAL_RCC_OscConfig+0x474>)
 80063d6:	f7fc fd5a 	bl	8002e8e <assert_failed>

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	695b      	ldr	r3, [r3, #20]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d019      	beq.n	8006416 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063e2:	4b70      	ldr	r3, [pc, #448]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 80063e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063e6:	4a6f      	ldr	r2, [pc, #444]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 80063e8:	f043 0301 	orr.w	r3, r3, #1
 80063ec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ee:	f7fd faf1 	bl	80039d4 <HAL_GetTick>
 80063f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80063f4:	e008      	b.n	8006408 <HAL_RCC_OscConfig+0x2d4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063f6:	f7fd faed 	bl	80039d4 <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	693b      	ldr	r3, [r7, #16]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	2b02      	cmp	r3, #2
 8006402:	d901      	bls.n	8006408 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e1e6      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006408:	4b66      	ldr	r3, [pc, #408]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800640a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800640c:	f003 0302 	and.w	r3, r3, #2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d0f0      	beq.n	80063f6 <HAL_RCC_OscConfig+0x2c2>
 8006414:	e018      	b.n	8006448 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006416:	4b63      	ldr	r3, [pc, #396]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006418:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800641a:	4a62      	ldr	r2, [pc, #392]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800641c:	f023 0301 	bic.w	r3, r3, #1
 8006420:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006422:	f7fd fad7 	bl	80039d4 <HAL_GetTick>
 8006426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006428:	e008      	b.n	800643c <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800642a:	f7fd fad3 	bl	80039d4 <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	693b      	ldr	r3, [r7, #16]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d901      	bls.n	800643c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e1cc      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800643c:	4b59      	ldr	r3, [pc, #356]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800643e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006440:	f003 0302 	and.w	r3, r3, #2
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f0      	bne.n	800642a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0304 	and.w	r3, r3, #4
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 80bc 	beq.w	80065ce <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	689b      	ldr	r3, [r3, #8]
 800645a:	2b00      	cmp	r3, #0
 800645c:	d00c      	beq.n	8006478 <HAL_RCC_OscConfig+0x344>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	2b01      	cmp	r3, #1
 8006464:	d008      	beq.n	8006478 <HAL_RCC_OscConfig+0x344>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	689b      	ldr	r3, [r3, #8]
 800646a:	2b05      	cmp	r3, #5
 800646c:	d004      	beq.n	8006478 <HAL_RCC_OscConfig+0x344>
 800646e:	f240 2106 	movw	r1, #518	; 0x206
 8006472:	484d      	ldr	r0, [pc, #308]	; (80065a8 <HAL_RCC_OscConfig+0x474>)
 8006474:	f7fc fd0b 	bl	8002e8e <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006478:	4b4a      	ldr	r3, [pc, #296]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800647a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800647c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d10d      	bne.n	80064a0 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006484:	4b47      	ldr	r3, [pc, #284]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006486:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006488:	4a46      	ldr	r2, [pc, #280]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800648a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800648e:	6413      	str	r3, [r2, #64]	; 0x40
 8006490:	4b44      	ldr	r3, [pc, #272]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006494:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006498:	60bb      	str	r3, [r7, #8]
 800649a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800649c:	2301      	movs	r3, #1
 800649e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064a0:	4b42      	ldr	r3, [pc, #264]	; (80065ac <HAL_RCC_OscConfig+0x478>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d118      	bne.n	80064de <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80064ac:	4b3f      	ldr	r3, [pc, #252]	; (80065ac <HAL_RCC_OscConfig+0x478>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a3e      	ldr	r2, [pc, #248]	; (80065ac <HAL_RCC_OscConfig+0x478>)
 80064b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80064b6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80064b8:	f7fd fa8c 	bl	80039d4 <HAL_GetTick>
 80064bc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064be:	e008      	b.n	80064d2 <HAL_RCC_OscConfig+0x39e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80064c0:	f7fd fa88 	bl	80039d4 <HAL_GetTick>
 80064c4:	4602      	mov	r2, r0
 80064c6:	693b      	ldr	r3, [r7, #16]
 80064c8:	1ad3      	subs	r3, r2, r3
 80064ca:	2b64      	cmp	r3, #100	; 0x64
 80064cc:	d901      	bls.n	80064d2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80064ce:	2303      	movs	r3, #3
 80064d0:	e181      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80064d2:	4b36      	ldr	r3, [pc, #216]	; (80065ac <HAL_RCC_OscConfig+0x478>)
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d0f0      	beq.n	80064c0 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d106      	bne.n	80064f4 <HAL_RCC_OscConfig+0x3c0>
 80064e6:	4b2f      	ldr	r3, [pc, #188]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 80064e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ea:	4a2e      	ldr	r2, [pc, #184]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 80064ec:	f043 0301 	orr.w	r3, r3, #1
 80064f0:	6713      	str	r3, [r2, #112]	; 0x70
 80064f2:	e02d      	b.n	8006550 <HAL_RCC_OscConfig+0x41c>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	689b      	ldr	r3, [r3, #8]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d10c      	bne.n	8006516 <HAL_RCC_OscConfig+0x3e2>
 80064fc:	4b29      	ldr	r3, [pc, #164]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 80064fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006500:	4a28      	ldr	r2, [pc, #160]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006502:	f023 0301 	bic.w	r3, r3, #1
 8006506:	6713      	str	r3, [r2, #112]	; 0x70
 8006508:	4b26      	ldr	r3, [pc, #152]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800650a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800650c:	4a25      	ldr	r2, [pc, #148]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800650e:	f023 0304 	bic.w	r3, r3, #4
 8006512:	6713      	str	r3, [r2, #112]	; 0x70
 8006514:	e01c      	b.n	8006550 <HAL_RCC_OscConfig+0x41c>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	689b      	ldr	r3, [r3, #8]
 800651a:	2b05      	cmp	r3, #5
 800651c:	d10c      	bne.n	8006538 <HAL_RCC_OscConfig+0x404>
 800651e:	4b21      	ldr	r3, [pc, #132]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006520:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006522:	4a20      	ldr	r2, [pc, #128]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006524:	f043 0304 	orr.w	r3, r3, #4
 8006528:	6713      	str	r3, [r2, #112]	; 0x70
 800652a:	4b1e      	ldr	r3, [pc, #120]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800652c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800652e:	4a1d      	ldr	r2, [pc, #116]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006530:	f043 0301 	orr.w	r3, r3, #1
 8006534:	6713      	str	r3, [r2, #112]	; 0x70
 8006536:	e00b      	b.n	8006550 <HAL_RCC_OscConfig+0x41c>
 8006538:	4b1a      	ldr	r3, [pc, #104]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800653a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800653c:	4a19      	ldr	r2, [pc, #100]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800653e:	f023 0301 	bic.w	r3, r3, #1
 8006542:	6713      	str	r3, [r2, #112]	; 0x70
 8006544:	4b17      	ldr	r3, [pc, #92]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006548:	4a16      	ldr	r2, [pc, #88]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 800654a:	f023 0304 	bic.w	r3, r3, #4
 800654e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	689b      	ldr	r3, [r3, #8]
 8006554:	2b00      	cmp	r3, #0
 8006556:	d015      	beq.n	8006584 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006558:	f7fd fa3c 	bl	80039d4 <HAL_GetTick>
 800655c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800655e:	e00a      	b.n	8006576 <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006560:	f7fd fa38 	bl	80039d4 <HAL_GetTick>
 8006564:	4602      	mov	r2, r0
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	1ad3      	subs	r3, r2, r3
 800656a:	f241 3288 	movw	r2, #5000	; 0x1388
 800656e:	4293      	cmp	r3, r2
 8006570:	d901      	bls.n	8006576 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8006572:	2303      	movs	r3, #3
 8006574:	e12f      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006576:	4b0b      	ldr	r3, [pc, #44]	; (80065a4 <HAL_RCC_OscConfig+0x470>)
 8006578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800657a:	f003 0302 	and.w	r3, r3, #2
 800657e:	2b00      	cmp	r3, #0
 8006580:	d0ee      	beq.n	8006560 <HAL_RCC_OscConfig+0x42c>
 8006582:	e01b      	b.n	80065bc <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006584:	f7fd fa26 	bl	80039d4 <HAL_GetTick>
 8006588:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800658a:	e011      	b.n	80065b0 <HAL_RCC_OscConfig+0x47c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800658c:	f7fd fa22 	bl	80039d4 <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	f241 3288 	movw	r2, #5000	; 0x1388
 800659a:	4293      	cmp	r3, r2
 800659c:	d908      	bls.n	80065b0 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 800659e:	2303      	movs	r3, #3
 80065a0:	e119      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
 80065a2:	bf00      	nop
 80065a4:	40023800 	.word	0x40023800
 80065a8:	080177c8 	.word	0x080177c8
 80065ac:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065b0:	4b8b      	ldr	r3, [pc, #556]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 80065b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80065b4:	f003 0302 	and.w	r3, r3, #2
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1e7      	bne.n	800658c <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80065bc:	7dfb      	ldrb	r3, [r7, #23]
 80065be:	2b01      	cmp	r3, #1
 80065c0:	d105      	bne.n	80065ce <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065c2:	4b87      	ldr	r3, [pc, #540]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 80065c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065c6:	4a86      	ldr	r2, [pc, #536]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 80065c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80065cc:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	699b      	ldr	r3, [r3, #24]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00c      	beq.n	80065f0 <HAL_RCC_OscConfig+0x4bc>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	699b      	ldr	r3, [r3, #24]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d008      	beq.n	80065f0 <HAL_RCC_OscConfig+0x4bc>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d004      	beq.n	80065f0 <HAL_RCC_OscConfig+0x4bc>
 80065e6:	f240 214a 	movw	r1, #586	; 0x24a
 80065ea:	487e      	ldr	r0, [pc, #504]	; (80067e4 <HAL_RCC_OscConfig+0x6b0>)
 80065ec:	f7fc fc4f 	bl	8002e8e <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	699b      	ldr	r3, [r3, #24]
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	f000 80ed 	beq.w	80067d4 <HAL_RCC_OscConfig+0x6a0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80065fa:	4b79      	ldr	r3, [pc, #484]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f003 030c 	and.w	r3, r3, #12
 8006602:	2b08      	cmp	r3, #8
 8006604:	f000 80b4 	beq.w	8006770 <HAL_RCC_OscConfig+0x63c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	699b      	ldr	r3, [r3, #24]
 800660c:	2b02      	cmp	r3, #2
 800660e:	f040 8095 	bne.w	800673c <HAL_RCC_OscConfig+0x608>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	69db      	ldr	r3, [r3, #28]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d009      	beq.n	800662e <HAL_RCC_OscConfig+0x4fa>
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	69db      	ldr	r3, [r3, #28]
 800661e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006622:	d004      	beq.n	800662e <HAL_RCC_OscConfig+0x4fa>
 8006624:	f240 2153 	movw	r1, #595	; 0x253
 8006628:	486e      	ldr	r0, [pc, #440]	; (80067e4 <HAL_RCC_OscConfig+0x6b0>)
 800662a:	f7fc fc30 	bl	8002e8e <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	6a1b      	ldr	r3, [r3, #32]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d903      	bls.n	800663e <HAL_RCC_OscConfig+0x50a>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6a1b      	ldr	r3, [r3, #32]
 800663a:	2b3f      	cmp	r3, #63	; 0x3f
 800663c:	d904      	bls.n	8006648 <HAL_RCC_OscConfig+0x514>
 800663e:	f44f 7115 	mov.w	r1, #596	; 0x254
 8006642:	4868      	ldr	r0, [pc, #416]	; (80067e4 <HAL_RCC_OscConfig+0x6b0>)
 8006644:	f7fc fc23 	bl	8002e8e <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664c:	2b31      	cmp	r3, #49	; 0x31
 800664e:	d904      	bls.n	800665a <HAL_RCC_OscConfig+0x526>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006654:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8006658:	d904      	bls.n	8006664 <HAL_RCC_OscConfig+0x530>
 800665a:	f240 2155 	movw	r1, #597	; 0x255
 800665e:	4861      	ldr	r0, [pc, #388]	; (80067e4 <HAL_RCC_OscConfig+0x6b0>)
 8006660:	f7fc fc15 	bl	8002e8e <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006668:	2b02      	cmp	r3, #2
 800666a:	d010      	beq.n	800668e <HAL_RCC_OscConfig+0x55a>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006670:	2b04      	cmp	r3, #4
 8006672:	d00c      	beq.n	800668e <HAL_RCC_OscConfig+0x55a>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006678:	2b06      	cmp	r3, #6
 800667a:	d008      	beq.n	800668e <HAL_RCC_OscConfig+0x55a>
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006680:	2b08      	cmp	r3, #8
 8006682:	d004      	beq.n	800668e <HAL_RCC_OscConfig+0x55a>
 8006684:	f240 2156 	movw	r1, #598	; 0x256
 8006688:	4856      	ldr	r0, [pc, #344]	; (80067e4 <HAL_RCC_OscConfig+0x6b0>)
 800668a:	f7fc fc00 	bl	8002e8e <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006692:	2b01      	cmp	r3, #1
 8006694:	d903      	bls.n	800669e <HAL_RCC_OscConfig+0x56a>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800669a:	2b0f      	cmp	r3, #15
 800669c:	d904      	bls.n	80066a8 <HAL_RCC_OscConfig+0x574>
 800669e:	f240 2157 	movw	r1, #599	; 0x257
 80066a2:	4850      	ldr	r0, [pc, #320]	; (80067e4 <HAL_RCC_OscConfig+0x6b0>)
 80066a4:	f7fc fbf3 	bl	8002e8e <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066a8:	4b4d      	ldr	r3, [pc, #308]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a4c      	ldr	r2, [pc, #304]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 80066ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80066b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066b4:	f7fd f98e 	bl	80039d4 <HAL_GetTick>
 80066b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ba:	e008      	b.n	80066ce <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066bc:	f7fd f98a 	bl	80039d4 <HAL_GetTick>
 80066c0:	4602      	mov	r2, r0
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	1ad3      	subs	r3, r2, r3
 80066c6:	2b02      	cmp	r3, #2
 80066c8:	d901      	bls.n	80066ce <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 80066ca:	2303      	movs	r3, #3
 80066cc:	e083      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066ce:	4b44      	ldr	r3, [pc, #272]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d1f0      	bne.n	80066bc <HAL_RCC_OscConfig+0x588>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	69da      	ldr	r2, [r3, #28]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	431a      	orrs	r2, r3
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e8:	019b      	lsls	r3, r3, #6
 80066ea:	431a      	orrs	r2, r3
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066f0:	085b      	lsrs	r3, r3, #1
 80066f2:	3b01      	subs	r3, #1
 80066f4:	041b      	lsls	r3, r3, #16
 80066f6:	431a      	orrs	r2, r3
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066fc:	061b      	lsls	r3, r3, #24
 80066fe:	4313      	orrs	r3, r2
 8006700:	4a37      	ldr	r2, [pc, #220]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 8006702:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006706:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006708:	4b35      	ldr	r3, [pc, #212]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	4a34      	ldr	r2, [pc, #208]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 800670e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006712:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006714:	f7fd f95e 	bl	80039d4 <HAL_GetTick>
 8006718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800671a:	e008      	b.n	800672e <HAL_RCC_OscConfig+0x5fa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800671c:	f7fd f95a 	bl	80039d4 <HAL_GetTick>
 8006720:	4602      	mov	r2, r0
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	1ad3      	subs	r3, r2, r3
 8006726:	2b02      	cmp	r3, #2
 8006728:	d901      	bls.n	800672e <HAL_RCC_OscConfig+0x5fa>
          {
            return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e053      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800672e:	4b2c      	ldr	r3, [pc, #176]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006736:	2b00      	cmp	r3, #0
 8006738:	d0f0      	beq.n	800671c <HAL_RCC_OscConfig+0x5e8>
 800673a:	e04b      	b.n	80067d4 <HAL_RCC_OscConfig+0x6a0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800673c:	4b28      	ldr	r3, [pc, #160]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	4a27      	ldr	r2, [pc, #156]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 8006742:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006746:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006748:	f7fd f944 	bl	80039d4 <HAL_GetTick>
 800674c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800674e:	e008      	b.n	8006762 <HAL_RCC_OscConfig+0x62e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006750:	f7fd f940 	bl	80039d4 <HAL_GetTick>
 8006754:	4602      	mov	r2, r0
 8006756:	693b      	ldr	r3, [r7, #16]
 8006758:	1ad3      	subs	r3, r2, r3
 800675a:	2b02      	cmp	r3, #2
 800675c:	d901      	bls.n	8006762 <HAL_RCC_OscConfig+0x62e>
          {
            return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e039      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006762:	4b1f      	ldr	r3, [pc, #124]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800676a:	2b00      	cmp	r3, #0
 800676c:	d1f0      	bne.n	8006750 <HAL_RCC_OscConfig+0x61c>
 800676e:	e031      	b.n	80067d4 <HAL_RCC_OscConfig+0x6a0>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006770:	4b1b      	ldr	r3, [pc, #108]	; (80067e0 <HAL_RCC_OscConfig+0x6ac>)
 8006772:	685b      	ldr	r3, [r3, #4]
 8006774:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	2b01      	cmp	r3, #1
 800677c:	d028      	beq.n	80067d0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006788:	429a      	cmp	r2, r3
 800678a:	d121      	bne.n	80067d0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006796:	429a      	cmp	r2, r3
 8006798:	d11a      	bne.n	80067d0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800679a:	68fa      	ldr	r2, [r7, #12]
 800679c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80067a0:	4013      	ands	r3, r2
 80067a2:	687a      	ldr	r2, [r7, #4]
 80067a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80067a6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d111      	bne.n	80067d0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067b6:	085b      	lsrs	r3, r3, #1
 80067b8:	3b01      	subs	r3, #1
 80067ba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80067bc:	429a      	cmp	r2, r3
 80067be:	d107      	bne.n	80067d0 <HAL_RCC_OscConfig+0x69c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067ca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d001      	beq.n	80067d4 <HAL_RCC_OscConfig+0x6a0>
#endif
      {
        return HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	e000      	b.n	80067d6 <HAL_RCC_OscConfig+0x6a2>
      }
    }
  }
  return HAL_OK;
 80067d4:	2300      	movs	r3, #0
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3718      	adds	r7, #24
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	40023800 	.word	0x40023800
 80067e4:	080177c8 	.word	0x080177c8

080067e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
 80067f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80067f2:	2300      	movs	r3, #0
 80067f4:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d101      	bne.n	8006800 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80067fc:	2301      	movs	r3, #1
 80067fe:	e18c      	b.n	8006b1a <HAL_RCC_ClockConfig+0x332>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d003      	beq.n	8006810 <HAL_RCC_ClockConfig+0x28>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2b0f      	cmp	r3, #15
 800680e:	d904      	bls.n	800681a <HAL_RCC_ClockConfig+0x32>
 8006810:	f240 21dd 	movw	r1, #733	; 0x2dd
 8006814:	4887      	ldr	r0, [pc, #540]	; (8006a34 <HAL_RCC_ClockConfig+0x24c>)
 8006816:	f7fc fb3a 	bl	8002e8e <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800681a:	683b      	ldr	r3, [r7, #0]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d031      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	2b01      	cmp	r3, #1
 8006824:	d02e      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006826:	683b      	ldr	r3, [r7, #0]
 8006828:	2b02      	cmp	r3, #2
 800682a:	d02b      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	2b03      	cmp	r3, #3
 8006830:	d028      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	2b04      	cmp	r3, #4
 8006836:	d025      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	2b05      	cmp	r3, #5
 800683c:	d022      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	2b06      	cmp	r3, #6
 8006842:	d01f      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	2b07      	cmp	r3, #7
 8006848:	d01c      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	2b08      	cmp	r3, #8
 800684e:	d019      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	2b09      	cmp	r3, #9
 8006854:	d016      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	2b0a      	cmp	r3, #10
 800685a:	d013      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 800685c:	683b      	ldr	r3, [r7, #0]
 800685e:	2b0b      	cmp	r3, #11
 8006860:	d010      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006862:	683b      	ldr	r3, [r7, #0]
 8006864:	2b0c      	cmp	r3, #12
 8006866:	d00d      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006868:	683b      	ldr	r3, [r7, #0]
 800686a:	2b0d      	cmp	r3, #13
 800686c:	d00a      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 800686e:	683b      	ldr	r3, [r7, #0]
 8006870:	2b0e      	cmp	r3, #14
 8006872:	d007      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	2b0f      	cmp	r3, #15
 8006878:	d004      	beq.n	8006884 <HAL_RCC_ClockConfig+0x9c>
 800687a:	f240 21de 	movw	r1, #734	; 0x2de
 800687e:	486d      	ldr	r0, [pc, #436]	; (8006a34 <HAL_RCC_ClockConfig+0x24c>)
 8006880:	f7fc fb05 	bl	8002e8e <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006884:	4b6c      	ldr	r3, [pc, #432]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 030f 	and.w	r3, r3, #15
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	429a      	cmp	r2, r3
 8006890:	d910      	bls.n	80068b4 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006892:	4b69      	ldr	r3, [pc, #420]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f023 020f 	bic.w	r2, r3, #15
 800689a:	4967      	ldr	r1, [pc, #412]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	4313      	orrs	r3, r2
 80068a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068a2:	4b65      	ldr	r3, [pc, #404]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f003 030f 	and.w	r3, r3, #15
 80068aa:	683a      	ldr	r2, [r7, #0]
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d001      	beq.n	80068b4 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e132      	b.n	8006b1a <HAL_RCC_ClockConfig+0x332>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f003 0302 	and.w	r3, r3, #2
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d049      	beq.n	8006954 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f003 0304 	and.w	r3, r3, #4
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d005      	beq.n	80068d8 <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80068cc:	4b5b      	ldr	r3, [pc, #364]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80068ce:	689b      	ldr	r3, [r3, #8]
 80068d0:	4a5a      	ldr	r2, [pc, #360]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80068d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80068d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0308 	and.w	r3, r3, #8
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d005      	beq.n	80068f0 <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80068e4:	4b55      	ldr	r3, [pc, #340]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	4a54      	ldr	r2, [pc, #336]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80068ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80068ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	689b      	ldr	r3, [r3, #8]
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d024      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	2b80      	cmp	r3, #128	; 0x80
 80068fe:	d020      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	689b      	ldr	r3, [r3, #8]
 8006904:	2b90      	cmp	r3, #144	; 0x90
 8006906:	d01c      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	2ba0      	cmp	r3, #160	; 0xa0
 800690e:	d018      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	2bb0      	cmp	r3, #176	; 0xb0
 8006916:	d014      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	2bc0      	cmp	r3, #192	; 0xc0
 800691e:	d010      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	689b      	ldr	r3, [r3, #8]
 8006924:	2bd0      	cmp	r3, #208	; 0xd0
 8006926:	d00c      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	2be0      	cmp	r3, #224	; 0xe0
 800692e:	d008      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	2bf0      	cmp	r3, #240	; 0xf0
 8006936:	d004      	beq.n	8006942 <HAL_RCC_ClockConfig+0x15a>
 8006938:	f240 3102 	movw	r1, #770	; 0x302
 800693c:	483d      	ldr	r0, [pc, #244]	; (8006a34 <HAL_RCC_ClockConfig+0x24c>)
 800693e:	f7fc faa6 	bl	8002e8e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006942:	4b3e      	ldr	r3, [pc, #248]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	493b      	ldr	r1, [pc, #236]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 8006950:	4313      	orrs	r3, r2
 8006952:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f003 0301 	and.w	r3, r3, #1
 800695c:	2b00      	cmp	r3, #0
 800695e:	d051      	beq.n	8006a04 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	2b00      	cmp	r3, #0
 8006966:	d00c      	beq.n	8006982 <HAL_RCC_ClockConfig+0x19a>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	685b      	ldr	r3, [r3, #4]
 800696c:	2b01      	cmp	r3, #1
 800696e:	d008      	beq.n	8006982 <HAL_RCC_ClockConfig+0x19a>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	2b02      	cmp	r3, #2
 8006976:	d004      	beq.n	8006982 <HAL_RCC_ClockConfig+0x19a>
 8006978:	f240 3109 	movw	r1, #777	; 0x309
 800697c:	482d      	ldr	r0, [pc, #180]	; (8006a34 <HAL_RCC_ClockConfig+0x24c>)
 800697e:	f7fc fa86 	bl	8002e8e <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	2b01      	cmp	r3, #1
 8006988:	d107      	bne.n	800699a <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800698a:	4b2c      	ldr	r3, [pc, #176]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006992:	2b00      	cmp	r3, #0
 8006994:	d115      	bne.n	80069c2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8006996:	2301      	movs	r3, #1
 8006998:	e0bf      	b.n	8006b1a <HAL_RCC_ClockConfig+0x332>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	2b02      	cmp	r3, #2
 80069a0:	d107      	bne.n	80069b2 <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069a2:	4b26      	ldr	r3, [pc, #152]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d109      	bne.n	80069c2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80069ae:	2301      	movs	r3, #1
 80069b0:	e0b3      	b.n	8006b1a <HAL_RCC_ClockConfig+0x332>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80069b2:	4b22      	ldr	r3, [pc, #136]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0302 	and.w	r3, r3, #2
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d101      	bne.n	80069c2 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80069be:	2301      	movs	r3, #1
 80069c0:	e0ab      	b.n	8006b1a <HAL_RCC_ClockConfig+0x332>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069c2:	4b1e      	ldr	r3, [pc, #120]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	f023 0203 	bic.w	r2, r3, #3
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	685b      	ldr	r3, [r3, #4]
 80069ce:	491b      	ldr	r1, [pc, #108]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80069d0:	4313      	orrs	r3, r2
 80069d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80069d4:	f7fc fffe 	bl	80039d4 <HAL_GetTick>
 80069d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069da:	e00a      	b.n	80069f2 <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069dc:	f7fc fffa 	bl	80039d4 <HAL_GetTick>
 80069e0:	4602      	mov	r2, r0
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d901      	bls.n	80069f2 <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e093      	b.n	8006b1a <HAL_RCC_ClockConfig+0x332>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069f2:	4b12      	ldr	r3, [pc, #72]	; (8006a3c <HAL_RCC_ClockConfig+0x254>)
 80069f4:	689b      	ldr	r3, [r3, #8]
 80069f6:	f003 020c 	and.w	r2, r3, #12
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	685b      	ldr	r3, [r3, #4]
 80069fe:	009b      	lsls	r3, r3, #2
 8006a00:	429a      	cmp	r2, r3
 8006a02:	d1eb      	bne.n	80069dc <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006a04:	4b0c      	ldr	r3, [pc, #48]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 030f 	and.w	r3, r3, #15
 8006a0c:	683a      	ldr	r2, [r7, #0]
 8006a0e:	429a      	cmp	r2, r3
 8006a10:	d216      	bcs.n	8006a40 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a12:	4b09      	ldr	r3, [pc, #36]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f023 020f 	bic.w	r2, r3, #15
 8006a1a:	4907      	ldr	r1, [pc, #28]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	4313      	orrs	r3, r2
 8006a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a22:	4b05      	ldr	r3, [pc, #20]	; (8006a38 <HAL_RCC_ClockConfig+0x250>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 030f 	and.w	r3, r3, #15
 8006a2a:	683a      	ldr	r2, [r7, #0]
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d007      	beq.n	8006a40 <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8006a30:	2301      	movs	r3, #1
 8006a32:	e072      	b.n	8006b1a <HAL_RCC_ClockConfig+0x332>
 8006a34:	080177c8 	.word	0x080177c8
 8006a38:	40023c00 	.word	0x40023c00
 8006a3c:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f003 0304 	and.w	r3, r3, #4
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d025      	beq.n	8006a98 <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	68db      	ldr	r3, [r3, #12]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d018      	beq.n	8006a86 <HAL_RCC_ClockConfig+0x29e>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006a5c:	d013      	beq.n	8006a86 <HAL_RCC_ClockConfig+0x29e>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	68db      	ldr	r3, [r3, #12]
 8006a62:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006a66:	d00e      	beq.n	8006a86 <HAL_RCC_ClockConfig+0x29e>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006a70:	d009      	beq.n	8006a86 <HAL_RCC_ClockConfig+0x29e>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	68db      	ldr	r3, [r3, #12]
 8006a76:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006a7a:	d004      	beq.n	8006a86 <HAL_RCC_ClockConfig+0x29e>
 8006a7c:	f240 3146 	movw	r1, #838	; 0x346
 8006a80:	4828      	ldr	r0, [pc, #160]	; (8006b24 <HAL_RCC_ClockConfig+0x33c>)
 8006a82:	f7fc fa04 	bl	8002e8e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a86:	4b28      	ldr	r3, [pc, #160]	; (8006b28 <HAL_RCC_ClockConfig+0x340>)
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	68db      	ldr	r3, [r3, #12]
 8006a92:	4925      	ldr	r1, [pc, #148]	; (8006b28 <HAL_RCC_ClockConfig+0x340>)
 8006a94:	4313      	orrs	r3, r2
 8006a96:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f003 0308 	and.w	r3, r3, #8
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d026      	beq.n	8006af2 <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d018      	beq.n	8006ade <HAL_RCC_ClockConfig+0x2f6>
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006ab4:	d013      	beq.n	8006ade <HAL_RCC_ClockConfig+0x2f6>
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	691b      	ldr	r3, [r3, #16]
 8006aba:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8006abe:	d00e      	beq.n	8006ade <HAL_RCC_ClockConfig+0x2f6>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	691b      	ldr	r3, [r3, #16]
 8006ac4:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8006ac8:	d009      	beq.n	8006ade <HAL_RCC_ClockConfig+0x2f6>
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	691b      	ldr	r3, [r3, #16]
 8006ace:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8006ad2:	d004      	beq.n	8006ade <HAL_RCC_ClockConfig+0x2f6>
 8006ad4:	f240 314d 	movw	r1, #845	; 0x34d
 8006ad8:	4812      	ldr	r0, [pc, #72]	; (8006b24 <HAL_RCC_ClockConfig+0x33c>)
 8006ada:	f7fc f9d8 	bl	8002e8e <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006ade:	4b12      	ldr	r3, [pc, #72]	; (8006b28 <HAL_RCC_ClockConfig+0x340>)
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	691b      	ldr	r3, [r3, #16]
 8006aea:	00db      	lsls	r3, r3, #3
 8006aec:	490e      	ldr	r1, [pc, #56]	; (8006b28 <HAL_RCC_ClockConfig+0x340>)
 8006aee:	4313      	orrs	r3, r2
 8006af0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006af2:	f000 f821 	bl	8006b38 <HAL_RCC_GetSysClockFreq>
 8006af6:	4602      	mov	r2, r0
 8006af8:	4b0b      	ldr	r3, [pc, #44]	; (8006b28 <HAL_RCC_ClockConfig+0x340>)
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	091b      	lsrs	r3, r3, #4
 8006afe:	f003 030f 	and.w	r3, r3, #15
 8006b02:	490a      	ldr	r1, [pc, #40]	; (8006b2c <HAL_RCC_ClockConfig+0x344>)
 8006b04:	5ccb      	ldrb	r3, [r1, r3]
 8006b06:	fa22 f303 	lsr.w	r3, r2, r3
 8006b0a:	4a09      	ldr	r2, [pc, #36]	; (8006b30 <HAL_RCC_ClockConfig+0x348>)
 8006b0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006b0e:	4b09      	ldr	r3, [pc, #36]	; (8006b34 <HAL_RCC_ClockConfig+0x34c>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	4618      	mov	r0, r3
 8006b14:	f7fc ff1a 	bl	800394c <HAL_InitTick>

  return HAL_OK;
 8006b18:	2300      	movs	r3, #0
}
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	3710      	adds	r7, #16
 8006b1e:	46bd      	mov	sp, r7
 8006b20:	bd80      	pop	{r7, pc}
 8006b22:	bf00      	nop
 8006b24:	080177c8 	.word	0x080177c8
 8006b28:	40023800 	.word	0x40023800
 8006b2c:	080178f8 	.word	0x080178f8
 8006b30:	2000000c 	.word	0x2000000c
 8006b34:	20000198 	.word	0x20000198

08006b38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006b38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b3c:	b094      	sub	sp, #80	; 0x50
 8006b3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006b40:	2300      	movs	r3, #0
 8006b42:	647b      	str	r3, [r7, #68]	; 0x44
 8006b44:	2300      	movs	r3, #0
 8006b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b48:	2300      	movs	r3, #0
 8006b4a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8006b4c:	2300      	movs	r3, #0
 8006b4e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006b50:	4b79      	ldr	r3, [pc, #484]	; (8006d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 030c 	and.w	r3, r3, #12
 8006b58:	2b08      	cmp	r3, #8
 8006b5a:	d00d      	beq.n	8006b78 <HAL_RCC_GetSysClockFreq+0x40>
 8006b5c:	2b08      	cmp	r3, #8
 8006b5e:	f200 80e1 	bhi.w	8006d24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d002      	beq.n	8006b6c <HAL_RCC_GetSysClockFreq+0x34>
 8006b66:	2b04      	cmp	r3, #4
 8006b68:	d003      	beq.n	8006b72 <HAL_RCC_GetSysClockFreq+0x3a>
 8006b6a:	e0db      	b.n	8006d24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006b6c:	4b73      	ldr	r3, [pc, #460]	; (8006d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8006b6e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b70:	e0db      	b.n	8006d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006b72:	4b73      	ldr	r3, [pc, #460]	; (8006d40 <HAL_RCC_GetSysClockFreq+0x208>)
 8006b74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006b76:	e0d8      	b.n	8006d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006b78:	4b6f      	ldr	r3, [pc, #444]	; (8006d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b7a:	685b      	ldr	r3, [r3, #4]
 8006b7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b80:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006b82:	4b6d      	ldr	r3, [pc, #436]	; (8006d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d063      	beq.n	8006c56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006b8e:	4b6a      	ldr	r3, [pc, #424]	; (8006d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8006b90:	685b      	ldr	r3, [r3, #4]
 8006b92:	099b      	lsrs	r3, r3, #6
 8006b94:	2200      	movs	r2, #0
 8006b96:	63bb      	str	r3, [r7, #56]	; 0x38
 8006b98:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006b9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ba0:	633b      	str	r3, [r7, #48]	; 0x30
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	637b      	str	r3, [r7, #52]	; 0x34
 8006ba6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8006baa:	4622      	mov	r2, r4
 8006bac:	462b      	mov	r3, r5
 8006bae:	f04f 0000 	mov.w	r0, #0
 8006bb2:	f04f 0100 	mov.w	r1, #0
 8006bb6:	0159      	lsls	r1, r3, #5
 8006bb8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006bbc:	0150      	lsls	r0, r2, #5
 8006bbe:	4602      	mov	r2, r0
 8006bc0:	460b      	mov	r3, r1
 8006bc2:	4621      	mov	r1, r4
 8006bc4:	1a51      	subs	r1, r2, r1
 8006bc6:	6139      	str	r1, [r7, #16]
 8006bc8:	4629      	mov	r1, r5
 8006bca:	eb63 0301 	sbc.w	r3, r3, r1
 8006bce:	617b      	str	r3, [r7, #20]
 8006bd0:	f04f 0200 	mov.w	r2, #0
 8006bd4:	f04f 0300 	mov.w	r3, #0
 8006bd8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006bdc:	4659      	mov	r1, fp
 8006bde:	018b      	lsls	r3, r1, #6
 8006be0:	4651      	mov	r1, sl
 8006be2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006be6:	4651      	mov	r1, sl
 8006be8:	018a      	lsls	r2, r1, #6
 8006bea:	4651      	mov	r1, sl
 8006bec:	ebb2 0801 	subs.w	r8, r2, r1
 8006bf0:	4659      	mov	r1, fp
 8006bf2:	eb63 0901 	sbc.w	r9, r3, r1
 8006bf6:	f04f 0200 	mov.w	r2, #0
 8006bfa:	f04f 0300 	mov.w	r3, #0
 8006bfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c0a:	4690      	mov	r8, r2
 8006c0c:	4699      	mov	r9, r3
 8006c0e:	4623      	mov	r3, r4
 8006c10:	eb18 0303 	adds.w	r3, r8, r3
 8006c14:	60bb      	str	r3, [r7, #8]
 8006c16:	462b      	mov	r3, r5
 8006c18:	eb49 0303 	adc.w	r3, r9, r3
 8006c1c:	60fb      	str	r3, [r7, #12]
 8006c1e:	f04f 0200 	mov.w	r2, #0
 8006c22:	f04f 0300 	mov.w	r3, #0
 8006c26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006c2a:	4629      	mov	r1, r5
 8006c2c:	024b      	lsls	r3, r1, #9
 8006c2e:	4621      	mov	r1, r4
 8006c30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006c34:	4621      	mov	r1, r4
 8006c36:	024a      	lsls	r2, r1, #9
 8006c38:	4610      	mov	r0, r2
 8006c3a:	4619      	mov	r1, r3
 8006c3c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006c3e:	2200      	movs	r2, #0
 8006c40:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c42:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006c44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006c48:	f7fa f84e 	bl	8000ce8 <__aeabi_uldivmod>
 8006c4c:	4602      	mov	r2, r0
 8006c4e:	460b      	mov	r3, r1
 8006c50:	4613      	mov	r3, r2
 8006c52:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c54:	e058      	b.n	8006d08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c56:	4b38      	ldr	r3, [pc, #224]	; (8006d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c58:	685b      	ldr	r3, [r3, #4]
 8006c5a:	099b      	lsrs	r3, r3, #6
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	4618      	mov	r0, r3
 8006c60:	4611      	mov	r1, r2
 8006c62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006c66:	623b      	str	r3, [r7, #32]
 8006c68:	2300      	movs	r3, #0
 8006c6a:	627b      	str	r3, [r7, #36]	; 0x24
 8006c6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006c70:	4642      	mov	r2, r8
 8006c72:	464b      	mov	r3, r9
 8006c74:	f04f 0000 	mov.w	r0, #0
 8006c78:	f04f 0100 	mov.w	r1, #0
 8006c7c:	0159      	lsls	r1, r3, #5
 8006c7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c82:	0150      	lsls	r0, r2, #5
 8006c84:	4602      	mov	r2, r0
 8006c86:	460b      	mov	r3, r1
 8006c88:	4641      	mov	r1, r8
 8006c8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8006c8e:	4649      	mov	r1, r9
 8006c90:	eb63 0b01 	sbc.w	fp, r3, r1
 8006c94:	f04f 0200 	mov.w	r2, #0
 8006c98:	f04f 0300 	mov.w	r3, #0
 8006c9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006ca0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006ca4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006ca8:	ebb2 040a 	subs.w	r4, r2, sl
 8006cac:	eb63 050b 	sbc.w	r5, r3, fp
 8006cb0:	f04f 0200 	mov.w	r2, #0
 8006cb4:	f04f 0300 	mov.w	r3, #0
 8006cb8:	00eb      	lsls	r3, r5, #3
 8006cba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006cbe:	00e2      	lsls	r2, r4, #3
 8006cc0:	4614      	mov	r4, r2
 8006cc2:	461d      	mov	r5, r3
 8006cc4:	4643      	mov	r3, r8
 8006cc6:	18e3      	adds	r3, r4, r3
 8006cc8:	603b      	str	r3, [r7, #0]
 8006cca:	464b      	mov	r3, r9
 8006ccc:	eb45 0303 	adc.w	r3, r5, r3
 8006cd0:	607b      	str	r3, [r7, #4]
 8006cd2:	f04f 0200 	mov.w	r2, #0
 8006cd6:	f04f 0300 	mov.w	r3, #0
 8006cda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006cde:	4629      	mov	r1, r5
 8006ce0:	028b      	lsls	r3, r1, #10
 8006ce2:	4621      	mov	r1, r4
 8006ce4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006ce8:	4621      	mov	r1, r4
 8006cea:	028a      	lsls	r2, r1, #10
 8006cec:	4610      	mov	r0, r2
 8006cee:	4619      	mov	r1, r3
 8006cf0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	61bb      	str	r3, [r7, #24]
 8006cf6:	61fa      	str	r2, [r7, #28]
 8006cf8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cfc:	f7f9 fff4 	bl	8000ce8 <__aeabi_uldivmod>
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	4613      	mov	r3, r2
 8006d06:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006d08:	4b0b      	ldr	r3, [pc, #44]	; (8006d38 <HAL_RCC_GetSysClockFreq+0x200>)
 8006d0a:	685b      	ldr	r3, [r3, #4]
 8006d0c:	0c1b      	lsrs	r3, r3, #16
 8006d0e:	f003 0303 	and.w	r3, r3, #3
 8006d12:	3301      	adds	r3, #1
 8006d14:	005b      	lsls	r3, r3, #1
 8006d16:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8006d18:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006d1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d20:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006d22:	e002      	b.n	8006d2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006d24:	4b05      	ldr	r3, [pc, #20]	; (8006d3c <HAL_RCC_GetSysClockFreq+0x204>)
 8006d26:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006d28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006d2a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3750      	adds	r7, #80	; 0x50
 8006d30:	46bd      	mov	sp, r7
 8006d32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006d36:	bf00      	nop
 8006d38:	40023800 	.word	0x40023800
 8006d3c:	00f42400 	.word	0x00f42400
 8006d40:	007a1200 	.word	0x007a1200

08006d44 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d44:	b480      	push	{r7}
 8006d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d48:	4b03      	ldr	r3, [pc, #12]	; (8006d58 <HAL_RCC_GetHCLKFreq+0x14>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d54:	4770      	bx	lr
 8006d56:	bf00      	nop
 8006d58:	2000000c 	.word	0x2000000c

08006d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006d60:	f7ff fff0 	bl	8006d44 <HAL_RCC_GetHCLKFreq>
 8006d64:	4602      	mov	r2, r0
 8006d66:	4b05      	ldr	r3, [pc, #20]	; (8006d7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006d68:	689b      	ldr	r3, [r3, #8]
 8006d6a:	0a9b      	lsrs	r3, r3, #10
 8006d6c:	f003 0307 	and.w	r3, r3, #7
 8006d70:	4903      	ldr	r1, [pc, #12]	; (8006d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d72:	5ccb      	ldrb	r3, [r1, r3]
 8006d74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	bd80      	pop	{r7, pc}
 8006d7c:	40023800 	.word	0x40023800
 8006d80:	08017908 	.word	0x08017908

08006d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006d88:	f7ff ffdc 	bl	8006d44 <HAL_RCC_GetHCLKFreq>
 8006d8c:	4602      	mov	r2, r0
 8006d8e:	4b05      	ldr	r3, [pc, #20]	; (8006da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	0b5b      	lsrs	r3, r3, #13
 8006d94:	f003 0307 	and.w	r3, r3, #7
 8006d98:	4903      	ldr	r1, [pc, #12]	; (8006da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d9a:	5ccb      	ldrb	r3, [r1, r3]
 8006d9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	bd80      	pop	{r7, pc}
 8006da4:	40023800 	.word	0x40023800
 8006da8:	08017908 	.word	0x08017908

08006dac <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b088      	sub	sp, #32
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006db4:	2300      	movs	r3, #0
 8006db6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006db8:	2300      	movs	r3, #0
 8006dba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006dbc:	2300      	movs	r3, #0
 8006dbe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	f003 0301 	and.w	r3, r3, #1
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	f040 8089 	bne.w	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0308 	and.w	r3, r3, #8
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f040 8082 	bne.w	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f003 0310 	and.w	r3, r3, #16
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d17b      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d175      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d16f      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d169      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d163      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d15d      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d157      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d151      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d14b      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d145      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d13f      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d139      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d133      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d12d      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d127      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d121      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d11b      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d115      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d10f      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d109      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f003 0320 	and.w	r3, r3, #32
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d103      	bne.n	8006ee8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006ee0:	2172      	movs	r1, #114	; 0x72
 8006ee2:	4895      	ldr	r0, [pc, #596]	; (8007138 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006ee4:	f7fb ffd3 	bl	8002e8e <assert_failed>

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f003 0301 	and.w	r3, r3, #1
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d01f      	beq.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d008      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006f04:	d003      	beq.n	8006f0e <HAL_RCCEx_PeriphCLKConfig+0x162>
 8006f06:	2178      	movs	r1, #120	; 0x78
 8006f08:	488b      	ldr	r0, [pc, #556]	; (8007138 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006f0a:	f7fb ffc0 	bl	8002e8e <assert_failed>

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006f0e:	4b8b      	ldr	r3, [pc, #556]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	4a8a      	ldr	r2, [pc, #552]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f14:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8006f18:	6093      	str	r3, [r2, #8]
 8006f1a:	4b88      	ldr	r3, [pc, #544]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f1c:	689a      	ldr	r2, [r3, #8]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f22:	4986      	ldr	r1, [pc, #536]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f24:	4313      	orrs	r3, r2
 8006f26:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d101      	bne.n	8006f34 <HAL_RCCEx_PeriphCLKConfig+0x188>
    {
      plli2sused = 1;
 8006f30:	2301      	movs	r3, #1
 8006f32:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d029      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d00d      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f4c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f50:	d008      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f56:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006f5a:	d003      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8006f5c:	2188      	movs	r1, #136	; 0x88
 8006f5e:	4876      	ldr	r0, [pc, #472]	; (8007138 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006f60:	f7fb ff95 	bl	8002e8e <assert_failed>

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f64:	4b75      	ldr	r3, [pc, #468]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006f6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f72:	4972      	ldr	r1, [pc, #456]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f82:	d101      	bne.n	8006f88 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
    {
      plli2sused = 1;
 8006f84:	2301      	movs	r3, #1
 8006f86:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d101      	bne.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
    {
      pllsaiused = 1;
 8006f90:	2301      	movs	r3, #1
 8006f92:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d029      	beq.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d00d      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fb0:	d008      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006fba:	d003      	beq.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x218>
 8006fbc:	219c      	movs	r1, #156	; 0x9c
 8006fbe:	485e      	ldr	r0, [pc, #376]	; (8007138 <HAL_RCCEx_PeriphCLKConfig+0x38c>)
 8006fc0:	f7fb ff65 	bl	8002e8e <assert_failed>

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006fc4:	4b5d      	ldr	r3, [pc, #372]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006fc6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006fca:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd2:	495a      	ldr	r1, [pc, #360]	; (800713c <HAL_RCCEx_PeriphCLKConfig+0x390>)
 8006fd4:	4313      	orrs	r3, r2
 8006fd6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fde:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006fe2:	d101      	bne.n	8006fe8 <HAL_RCCEx_PeriphCLKConfig+0x23c>
    {
      plli2sused = 1;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d101      	bne.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0x248>
    {
      pllsaiused = 1;
 8006ff0:	2301      	movs	r3, #1
 8006ff2:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d001      	beq.n	8007004 <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
      plli2sused = 1;
 8007000:	2301      	movs	r3, #1
 8007002:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	f003 0320 	and.w	r3, r3, #32
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8186 	beq.w	800731e <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007016:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800701a:	f000 80e4 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007022:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007026:	f000 80de 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800702e:	4a44      	ldr	r2, [pc, #272]	; (8007140 <HAL_RCCEx_PeriphCLKConfig+0x394>)
 8007030:	4293      	cmp	r3, r2
 8007032:	f000 80d8 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800703a:	4a42      	ldr	r2, [pc, #264]	; (8007144 <HAL_RCCEx_PeriphCLKConfig+0x398>)
 800703c:	4293      	cmp	r3, r2
 800703e:	f000 80d2 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007046:	4a40      	ldr	r2, [pc, #256]	; (8007148 <HAL_RCCEx_PeriphCLKConfig+0x39c>)
 8007048:	4293      	cmp	r3, r2
 800704a:	f000 80cc 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007052:	4a3e      	ldr	r2, [pc, #248]	; (800714c <HAL_RCCEx_PeriphCLKConfig+0x3a0>)
 8007054:	4293      	cmp	r3, r2
 8007056:	f000 80c6 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800705e:	4a3c      	ldr	r2, [pc, #240]	; (8007150 <HAL_RCCEx_PeriphCLKConfig+0x3a4>)
 8007060:	4293      	cmp	r3, r2
 8007062:	f000 80c0 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800706a:	4a3a      	ldr	r2, [pc, #232]	; (8007154 <HAL_RCCEx_PeriphCLKConfig+0x3a8>)
 800706c:	4293      	cmp	r3, r2
 800706e:	f000 80ba 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007076:	4a38      	ldr	r2, [pc, #224]	; (8007158 <HAL_RCCEx_PeriphCLKConfig+0x3ac>)
 8007078:	4293      	cmp	r3, r2
 800707a:	f000 80b4 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007082:	4a36      	ldr	r2, [pc, #216]	; (800715c <HAL_RCCEx_PeriphCLKConfig+0x3b0>)
 8007084:	4293      	cmp	r3, r2
 8007086:	f000 80ae 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708e:	4a34      	ldr	r2, [pc, #208]	; (8007160 <HAL_RCCEx_PeriphCLKConfig+0x3b4>)
 8007090:	4293      	cmp	r3, r2
 8007092:	f000 80a8 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800709a:	4a32      	ldr	r2, [pc, #200]	; (8007164 <HAL_RCCEx_PeriphCLKConfig+0x3b8>)
 800709c:	4293      	cmp	r3, r2
 800709e:	f000 80a2 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070a6:	4a30      	ldr	r2, [pc, #192]	; (8007168 <HAL_RCCEx_PeriphCLKConfig+0x3bc>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	f000 809c 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070b2:	4a2e      	ldr	r2, [pc, #184]	; (800716c <HAL_RCCEx_PeriphCLKConfig+0x3c0>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	f000 8096 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070be:	4a2c      	ldr	r2, [pc, #176]	; (8007170 <HAL_RCCEx_PeriphCLKConfig+0x3c4>)
 80070c0:	4293      	cmp	r3, r2
 80070c2:	f000 8090 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ca:	4a2a      	ldr	r2, [pc, #168]	; (8007174 <HAL_RCCEx_PeriphCLKConfig+0x3c8>)
 80070cc:	4293      	cmp	r3, r2
 80070ce:	f000 808a 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070d6:	4a28      	ldr	r2, [pc, #160]	; (8007178 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	f000 8084 	beq.w	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e2:	4a26      	ldr	r2, [pc, #152]	; (800717c <HAL_RCCEx_PeriphCLKConfig+0x3d0>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d07e      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ec:	4a24      	ldr	r2, [pc, #144]	; (8007180 <HAL_RCCEx_PeriphCLKConfig+0x3d4>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d079      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f6:	4a23      	ldr	r2, [pc, #140]	; (8007184 <HAL_RCCEx_PeriphCLKConfig+0x3d8>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d074      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007100:	4a21      	ldr	r2, [pc, #132]	; (8007188 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d06f      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800710a:	4a20      	ldr	r2, [pc, #128]	; (800718c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d06a      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007114:	4a1e      	ldr	r2, [pc, #120]	; (8007190 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d065      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800711e:	4a1d      	ldr	r2, [pc, #116]	; (8007194 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d060      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007128:	4a1b      	ldr	r2, [pc, #108]	; (8007198 <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d05b      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007132:	4a1a      	ldr	r2, [pc, #104]	; (800719c <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 8007134:	4293      	cmp	r3, r2
 8007136:	e033      	b.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8007138:	08017800 	.word	0x08017800
 800713c:	40023800 	.word	0x40023800
 8007140:	00020300 	.word	0x00020300
 8007144:	00030300 	.word	0x00030300
 8007148:	00040300 	.word	0x00040300
 800714c:	00050300 	.word	0x00050300
 8007150:	00060300 	.word	0x00060300
 8007154:	00070300 	.word	0x00070300
 8007158:	00080300 	.word	0x00080300
 800715c:	00090300 	.word	0x00090300
 8007160:	000a0300 	.word	0x000a0300
 8007164:	000b0300 	.word	0x000b0300
 8007168:	000c0300 	.word	0x000c0300
 800716c:	000d0300 	.word	0x000d0300
 8007170:	000e0300 	.word	0x000e0300
 8007174:	000f0300 	.word	0x000f0300
 8007178:	00100300 	.word	0x00100300
 800717c:	00110300 	.word	0x00110300
 8007180:	00120300 	.word	0x00120300
 8007184:	00130300 	.word	0x00130300
 8007188:	00140300 	.word	0x00140300
 800718c:	00150300 	.word	0x00150300
 8007190:	00160300 	.word	0x00160300
 8007194:	00170300 	.word	0x00170300
 8007198:	00180300 	.word	0x00180300
 800719c:	00190300 	.word	0x00190300
 80071a0:	d021      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071a6:	4a4c      	ldr	r2, [pc, #304]	; (80072d8 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80071a8:	4293      	cmp	r3, r2
 80071aa:	d01c      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b0:	4a4a      	ldr	r2, [pc, #296]	; (80072dc <HAL_RCCEx_PeriphCLKConfig+0x530>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d017      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ba:	4a49      	ldr	r2, [pc, #292]	; (80072e0 <HAL_RCCEx_PeriphCLKConfig+0x534>)
 80071bc:	4293      	cmp	r3, r2
 80071be:	d012      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071c4:	4a47      	ldr	r2, [pc, #284]	; (80072e4 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80071c6:	4293      	cmp	r3, r2
 80071c8:	d00d      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071ce:	4a46      	ldr	r2, [pc, #280]	; (80072e8 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d008      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071d8:	4a44      	ldr	r2, [pc, #272]	; (80072ec <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80071da:	4293      	cmp	r3, r2
 80071dc:	d003      	beq.n	80071e6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80071de:	21b7      	movs	r1, #183	; 0xb7
 80071e0:	4843      	ldr	r0, [pc, #268]	; (80072f0 <HAL_RCCEx_PeriphCLKConfig+0x544>)
 80071e2:	f7fb fe54 	bl	8002e8e <assert_failed>

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80071e6:	4b43      	ldr	r3, [pc, #268]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80071e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ea:	4a42      	ldr	r2, [pc, #264]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80071ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071f0:	6413      	str	r3, [r2, #64]	; 0x40
 80071f2:	4b40      	ldr	r3, [pc, #256]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80071f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071fa:	60bb      	str	r3, [r7, #8]
 80071fc:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80071fe:	4b3e      	ldr	r3, [pc, #248]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a3d      	ldr	r2, [pc, #244]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8007204:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007208:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800720a:	f7fc fbe3 	bl	80039d4 <HAL_GetTick>
 800720e:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007210:	e009      	b.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x47a>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007212:	f7fc fbdf 	bl	80039d4 <HAL_GetTick>
 8007216:	4602      	mov	r2, r0
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	2b64      	cmp	r3, #100	; 0x64
 800721e:	d902      	bls.n	8007226 <HAL_RCCEx_PeriphCLKConfig+0x47a>
      {
        return HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	f000 bd9f 	b.w	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007226:	4b34      	ldr	r3, [pc, #208]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x54c>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800722e:	2b00      	cmp	r3, #0
 8007230:	d0ef      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x466>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007232:	4b30      	ldr	r3, [pc, #192]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007234:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007236:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800723a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d036      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800724a:	693a      	ldr	r2, [r7, #16]
 800724c:	429a      	cmp	r2, r3
 800724e:	d02f      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007250:	4b28      	ldr	r3, [pc, #160]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007252:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007254:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007258:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800725a:	4b26      	ldr	r3, [pc, #152]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800725c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800725e:	4a25      	ldr	r2, [pc, #148]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007264:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007266:	4b23      	ldr	r3, [pc, #140]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007268:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800726a:	4a22      	ldr	r2, [pc, #136]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800726c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007270:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8007272:	4a20      	ldr	r2, [pc, #128]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 8007274:	693b      	ldr	r3, [r7, #16]
 8007276:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007278:	4b1e      	ldr	r3, [pc, #120]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 800727a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b01      	cmp	r3, #1
 8007282:	d115      	bne.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x504>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007284:	f7fc fba6 	bl	80039d4 <HAL_GetTick>
 8007288:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800728a:	e00b      	b.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800728c:	f7fc fba2 	bl	80039d4 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	f241 3288 	movw	r2, #5000	; 0x1388
 800729a:	4293      	cmp	r3, r2
 800729c:	d902      	bls.n	80072a4 <HAL_RCCEx_PeriphCLKConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	f000 bd60 	b.w	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80072a4:	4b13      	ldr	r3, [pc, #76]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80072a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80072a8:	f003 0302 	and.w	r3, r3, #2
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d0ed      	beq.n	800728c <HAL_RCCEx_PeriphCLKConfig+0x4e0>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80072b8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072bc:	d120      	bne.n	8007300 <HAL_RCCEx_PeriphCLKConfig+0x554>
 80072be:	4b0d      	ldr	r3, [pc, #52]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80072c0:	689b      	ldr	r3, [r3, #8]
 80072c2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80072ca:	4b0c      	ldr	r3, [pc, #48]	; (80072fc <HAL_RCCEx_PeriphCLKConfig+0x550>)
 80072cc:	400b      	ands	r3, r1
 80072ce:	4909      	ldr	r1, [pc, #36]	; (80072f4 <HAL_RCCEx_PeriphCLKConfig+0x548>)
 80072d0:	4313      	orrs	r3, r2
 80072d2:	608b      	str	r3, [r1, #8]
 80072d4:	e01a      	b.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x560>
 80072d6:	bf00      	nop
 80072d8:	001a0300 	.word	0x001a0300
 80072dc:	001b0300 	.word	0x001b0300
 80072e0:	001c0300 	.word	0x001c0300
 80072e4:	001d0300 	.word	0x001d0300
 80072e8:	001e0300 	.word	0x001e0300
 80072ec:	001f0300 	.word	0x001f0300
 80072f0:	08017800 	.word	0x08017800
 80072f4:	40023800 	.word	0x40023800
 80072f8:	40007000 	.word	0x40007000
 80072fc:	0ffffcff 	.word	0x0ffffcff
 8007300:	4b9a      	ldr	r3, [pc, #616]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	4a99      	ldr	r2, [pc, #612]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007306:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800730a:	6093      	str	r3, [r2, #8]
 800730c:	4b97      	ldr	r3, [pc, #604]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800730e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007318:	4994      	ldr	r1, [pc, #592]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800731a:	4313      	orrs	r3, r2
 800731c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0310 	and.w	r3, r3, #16
 8007326:	2b00      	cmp	r3, #0
 8007328:	d01d      	beq.n	8007366 <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732e:	2b00      	cmp	r3, #0
 8007330:	d008      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x598>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007336:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800733a:	d003      	beq.n	8007344 <HAL_RCCEx_PeriphCLKConfig+0x598>
 800733c:	21f1      	movs	r1, #241	; 0xf1
 800733e:	488c      	ldr	r0, [pc, #560]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007340:	f7fb fda5 	bl	8002e8e <assert_failed>

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007344:	4b89      	ldr	r3, [pc, #548]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007346:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800734a:	4a88      	ldr	r2, [pc, #544]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800734c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007350:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007354:	4b85      	ldr	r3, [pc, #532]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007356:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800735e:	4983      	ldr	r1, [pc, #524]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007360:	4313      	orrs	r3, r2
 8007362:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800736e:	2b00      	cmp	r3, #0
 8007370:	d01c      	beq.n	80073ac <HAL_RCCEx_PeriphCLKConfig+0x600>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007376:	2b00      	cmp	r3, #0
 8007378:	d00d      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800737e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007382:	d008      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007388:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800738c:	d003      	beq.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
 800738e:	21fb      	movs	r1, #251	; 0xfb
 8007390:	4877      	ldr	r0, [pc, #476]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007392:	f7fb fd7c 	bl	8002e8e <assert_failed>

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007396:	4b75      	ldr	r3, [pc, #468]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007398:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800739c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80073a4:	4971      	ldr	r1, [pc, #452]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80073a6:	4313      	orrs	r3, r2
 80073a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d01d      	beq.n	80073f4 <HAL_RCCEx_PeriphCLKConfig+0x648>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d00e      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x632>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073c4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80073c8:	d009      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x632>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073ce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80073d2:	d004      	beq.n	80073de <HAL_RCCEx_PeriphCLKConfig+0x632>
 80073d4:	f240 1105 	movw	r1, #261	; 0x105
 80073d8:	4865      	ldr	r0, [pc, #404]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80073da:	f7fb fd58 	bl	8002e8e <assert_failed>

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80073de:	4b63      	ldr	r3, [pc, #396]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80073e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80073e4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80073ec:	495f      	ldr	r1, [pc, #380]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80073ee:	4313      	orrs	r3, r2
 80073f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d01d      	beq.n	800743c <HAL_RCCEx_PeriphCLKConfig+0x690>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007404:	2b00      	cmp	r3, #0
 8007406:	d00e      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800740c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007410:	d009      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007416:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800741a:	d004      	beq.n	8007426 <HAL_RCCEx_PeriphCLKConfig+0x67a>
 800741c:	f240 110f 	movw	r1, #271	; 0x10f
 8007420:	4853      	ldr	r0, [pc, #332]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007422:	f7fb fd34 	bl	8002e8e <assert_failed>

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007426:	4b51      	ldr	r3, [pc, #324]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800742c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007434:	494d      	ldr	r1, [pc, #308]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007436:	4313      	orrs	r3, r2
 8007438:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007444:	2b00      	cmp	r3, #0
 8007446:	d01d      	beq.n	8007484 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800744c:	2b00      	cmp	r3, #0
 800744e:	d00e      	beq.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007454:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007458:	d009      	beq.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800745e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007462:	d004      	beq.n	800746e <HAL_RCCEx_PeriphCLKConfig+0x6c2>
 8007464:	f240 1119 	movw	r1, #281	; 0x119
 8007468:	4841      	ldr	r0, [pc, #260]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800746a:	f7fb fd10 	bl	8002e8e <assert_failed>

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800746e:	4b3f      	ldr	r3, [pc, #252]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007474:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800747c:	493b      	ldr	r1, [pc, #236]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 800747e:	4313      	orrs	r3, r2
 8007480:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800748c:	2b00      	cmp	r3, #0
 800748e:	d01f      	beq.n	80074d0 <HAL_RCCEx_PeriphCLKConfig+0x724>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007494:	2b00      	cmp	r3, #0
 8007496:	d010      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x70e>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800749c:	2b01      	cmp	r3, #1
 800749e:	d00c      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074a4:	2b03      	cmp	r3, #3
 80074a6:	d008      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074ac:	2b02      	cmp	r3, #2
 80074ae:	d004      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x70e>
 80074b0:	f240 1123 	movw	r1, #291	; 0x123
 80074b4:	482e      	ldr	r0, [pc, #184]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 80074b6:	f7fb fcea 	bl	8002e8e <assert_failed>

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80074ba:	4b2c      	ldr	r3, [pc, #176]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80074bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074c0:	f023 0203 	bic.w	r2, r3, #3
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80074c8:	4928      	ldr	r1, [pc, #160]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 80074ca:	4313      	orrs	r3, r2
 80074cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d01f      	beq.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x770>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d010      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074e8:	2b04      	cmp	r3, #4
 80074ea:	d00c      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074f0:	2b0c      	cmp	r3, #12
 80074f2:	d008      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80074f8:	2b08      	cmp	r3, #8
 80074fa:	d004      	beq.n	8007506 <HAL_RCCEx_PeriphCLKConfig+0x75a>
 80074fc:	f240 112d 	movw	r1, #301	; 0x12d
 8007500:	481b      	ldr	r0, [pc, #108]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 8007502:	f7fb fcc4 	bl	8002e8e <assert_failed>

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007506:	4b19      	ldr	r3, [pc, #100]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007508:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800750c:	f023 020c 	bic.w	r2, r3, #12
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007514:	4915      	ldr	r1, [pc, #84]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007516:	4313      	orrs	r3, r2
 8007518:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007524:	2b00      	cmp	r3, #0
 8007526:	d025      	beq.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800752c:	2b00      	cmp	r3, #0
 800752e:	d010      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007534:	2b10      	cmp	r3, #16
 8007536:	d00c      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800753c:	2b30      	cmp	r3, #48	; 0x30
 800753e:	d008      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007544:	2b20      	cmp	r3, #32
 8007546:	d004      	beq.n	8007552 <HAL_RCCEx_PeriphCLKConfig+0x7a6>
 8007548:	f240 1137 	movw	r1, #311	; 0x137
 800754c:	4808      	ldr	r0, [pc, #32]	; (8007570 <HAL_RCCEx_PeriphCLKConfig+0x7c4>)
 800754e:	f7fb fc9e 	bl	8002e8e <assert_failed>

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007552:	4b06      	ldr	r3, [pc, #24]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007554:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007558:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007560:	4902      	ldr	r1, [pc, #8]	; (800756c <HAL_RCCEx_PeriphCLKConfig+0x7c0>)
 8007562:	4313      	orrs	r3, r2
 8007564:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007568:	e004      	b.n	8007574 <HAL_RCCEx_PeriphCLKConfig+0x7c8>
 800756a:	bf00      	nop
 800756c:	40023800 	.word	0x40023800
 8007570:	08017800 	.word	0x08017800
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800757c:	2b00      	cmp	r3, #0
 800757e:	d01f      	beq.n	80075c0 <HAL_RCCEx_PeriphCLKConfig+0x814>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007584:	2b00      	cmp	r3, #0
 8007586:	d010      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800758c:	2b40      	cmp	r3, #64	; 0x40
 800758e:	d00c      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007594:	2bc0      	cmp	r3, #192	; 0xc0
 8007596:	d008      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800759c:	2b80      	cmp	r3, #128	; 0x80
 800759e:	d004      	beq.n	80075aa <HAL_RCCEx_PeriphCLKConfig+0x7fe>
 80075a0:	f240 1141 	movw	r1, #321	; 0x141
 80075a4:	48a0      	ldr	r0, [pc, #640]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80075a6:	f7fb fc72 	bl	8002e8e <assert_failed>

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80075aa:	4ba0      	ldr	r3, [pc, #640]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80075ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075b0:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075b8:	499c      	ldr	r1, [pc, #624]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80075ba:	4313      	orrs	r3, r2
 80075bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d022      	beq.n	8007612 <HAL_RCCEx_PeriphCLKConfig+0x866>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d013      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x850>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80075dc:	d00e      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x850>
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80075e6:	d009      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x850>
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075ec:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80075f0:	d004      	beq.n	80075fc <HAL_RCCEx_PeriphCLKConfig+0x850>
 80075f2:	f240 114b 	movw	r1, #331	; 0x14b
 80075f6:	488c      	ldr	r0, [pc, #560]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80075f8:	f7fb fc49 	bl	8002e8e <assert_failed>

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80075fc:	4b8b      	ldr	r3, [pc, #556]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80075fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007602:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800760a:	4988      	ldr	r1, [pc, #544]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800760c:	4313      	orrs	r3, r2
 800760e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800761a:	2b00      	cmp	r3, #0
 800761c:	d022      	beq.n	8007664 <HAL_RCCEx_PeriphCLKConfig+0x8b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007622:	2b00      	cmp	r3, #0
 8007624:	d013      	beq.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800762a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800762e:	d00e      	beq.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007634:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007638:	d009      	beq.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800763e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007642:	d004      	beq.n	800764e <HAL_RCCEx_PeriphCLKConfig+0x8a2>
 8007644:	f240 1155 	movw	r1, #341	; 0x155
 8007648:	4877      	ldr	r0, [pc, #476]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800764a:	f7fb fc20 	bl	8002e8e <assert_failed>

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800764e:	4b77      	ldr	r3, [pc, #476]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007650:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007654:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800765c:	4973      	ldr	r1, [pc, #460]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800765e:	4313      	orrs	r3, r2
 8007660:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800766c:	2b00      	cmp	r3, #0
 800766e:	d022      	beq.n	80076b6 <HAL_RCCEx_PeriphCLKConfig+0x90a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007674:	2b00      	cmp	r3, #0
 8007676:	d013      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800767c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007680:	d00e      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007686:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800768a:	d009      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007690:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007694:	d004      	beq.n	80076a0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 8007696:	f240 115f 	movw	r1, #351	; 0x15f
 800769a:	4863      	ldr	r0, [pc, #396]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800769c:	f7fb fbf7 	bl	8002e8e <assert_failed>

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80076a0:	4b62      	ldr	r3, [pc, #392]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80076a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076a6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076ae:	495f      	ldr	r1, [pc, #380]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80076b0:	4313      	orrs	r3, r2
 80076b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d022      	beq.n	8007708 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d013      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80076d2:	d00e      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80076dc:	d009      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80076e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076e6:	d004      	beq.n	80076f2 <HAL_RCCEx_PeriphCLKConfig+0x946>
 80076e8:	f240 1169 	movw	r1, #361	; 0x169
 80076ec:	484e      	ldr	r0, [pc, #312]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80076ee:	f7fb fbce 	bl	8002e8e <assert_failed>

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80076f2:	4b4e      	ldr	r3, [pc, #312]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80076f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076f8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007700:	494a      	ldr	r1, [pc, #296]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007702:	4313      	orrs	r3, r2
 8007704:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007710:	2b00      	cmp	r3, #0
 8007712:	d018      	beq.n	8007746 <HAL_RCCEx_PeriphCLKConfig+0x99a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007718:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800771c:	d008      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x984>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007722:	2b00      	cmp	r3, #0
 8007724:	d004      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x984>
 8007726:	f240 1173 	movw	r1, #371	; 0x173
 800772a:	483f      	ldr	r0, [pc, #252]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800772c:	f7fb fbaf 	bl	8002e8e <assert_failed>

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8007730:	4b3e      	ldr	r3, [pc, #248]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007736:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800773e:	493b      	ldr	r1, [pc, #236]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007740:	4313      	orrs	r3, r2
 8007742:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d01f      	beq.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007756:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800775a:	d008      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007760:	2b00      	cmp	r3, #0
 8007762:	d004      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8007764:	f240 117d 	movw	r1, #381	; 0x17d
 8007768:	482f      	ldr	r0, [pc, #188]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800776a:	f7fb fb90 	bl	8002e8e <assert_failed>

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800776e:	4b2f      	ldr	r3, [pc, #188]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007770:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007774:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800777c:	492b      	ldr	r1, [pc, #172]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 800777e:	4313      	orrs	r3, r2
 8007780:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007788:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800778c:	d101      	bne.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    {
      pllsaiused = 1;
 800778e:	2301      	movs	r3, #1
 8007790:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0308 	and.w	r3, r3, #8
 800779a:	2b00      	cmp	r3, #0
 800779c:	d001      	beq.n	80077a2 <HAL_RCCEx_PeriphCLKConfig+0x9f6>
  {
    pllsaiused = 1;
 800779e:	2301      	movs	r3, #1
 80077a0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d022      	beq.n	80077f4 <HAL_RCCEx_PeriphCLKConfig+0xa48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d013      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80077be:	d00e      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077c4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80077c8:	d009      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ce:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 80077d2:	d004      	beq.n	80077de <HAL_RCCEx_PeriphCLKConfig+0xa32>
 80077d4:	f240 1195 	movw	r1, #405	; 0x195
 80077d8:	4813      	ldr	r0, [pc, #76]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 80077da:	f7fb fb58 	bl	8002e8e <assert_failed>

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80077de:	4b13      	ldr	r3, [pc, #76]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80077e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077e4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80077ec:	490f      	ldr	r1, [pc, #60]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 80077ee:	4313      	orrs	r3, r2
 80077f0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d020      	beq.n	8007842 <HAL_RCCEx_PeriphCLKConfig+0xa96>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800780a:	d009      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007812:	2b00      	cmp	r3, #0
 8007814:	d004      	beq.n	8007820 <HAL_RCCEx_PeriphCLKConfig+0xa74>
 8007816:	f240 119f 	movw	r1, #415	; 0x19f
 800781a:	4803      	ldr	r0, [pc, #12]	; (8007828 <HAL_RCCEx_PeriphCLKConfig+0xa7c>)
 800781c:	f7fb fb37 	bl	8002e8e <assert_failed>

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007820:	4b02      	ldr	r3, [pc, #8]	; (800782c <HAL_RCCEx_PeriphCLKConfig+0xa80>)
 8007822:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007826:	e003      	b.n	8007830 <HAL_RCCEx_PeriphCLKConfig+0xa84>
 8007828:	08017800 	.word	0x08017800
 800782c:	40023800 	.word	0x40023800
 8007830:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800783a:	4910      	ldr	r1, [pc, #64]	; (800787c <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 800783c:	4313      	orrs	r3, r2
 800783e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d006      	beq.n	8007856 <HAL_RCCEx_PeriphCLKConfig+0xaaa>
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007850:	2b00      	cmp	r3, #0
 8007852:	f000 8155 	beq.w	8007b00 <HAL_RCCEx_PeriphCLKConfig+0xd54>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007856:	4b09      	ldr	r3, [pc, #36]	; (800787c <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	4a08      	ldr	r2, [pc, #32]	; (800787c <HAL_RCCEx_PeriphCLKConfig+0xad0>)
 800785c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007860:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007862:	f7fc f8b7 	bl	80039d4 <HAL_GetTick>
 8007866:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007868:	e00a      	b.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0xad4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800786a:	f7fc f8b3 	bl	80039d4 <HAL_GetTick>
 800786e:	4602      	mov	r2, r0
 8007870:	697b      	ldr	r3, [r7, #20]
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	2b64      	cmp	r3, #100	; 0x64
 8007876:	d903      	bls.n	8007880 <HAL_RCCEx_PeriphCLKConfig+0xad4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007878:	2303      	movs	r3, #3
 800787a:	e273      	b.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 800787c:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007880:	4b9a      	ldr	r3, [pc, #616]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1ee      	bne.n	800786a <HAL_RCCEx_PeriphCLKConfig+0xabe>
      }
    }

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	2b31      	cmp	r3, #49	; 0x31
 8007892:	d904      	bls.n	800789e <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	685b      	ldr	r3, [r3, #4]
 8007898:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 800789c:	d904      	bls.n	80078a8 <HAL_RCCEx_PeriphCLKConfig+0xafc>
 800789e:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80078a2:	4893      	ldr	r0, [pc, #588]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80078a4:	f7fb faf3 	bl	8002e8e <assert_failed>

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 0301 	and.w	r3, r3, #1
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d02e      	beq.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0xb66>
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80078b8:	2b00      	cmp	r3, #0
 80078ba:	d12a      	bne.n	8007912 <HAL_RCCEx_PeriphCLKConfig+0xb66>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	689b      	ldr	r3, [r3, #8]
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d903      	bls.n	80078cc <HAL_RCCEx_PeriphCLKConfig+0xb20>
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	2b07      	cmp	r3, #7
 80078ca:	d904      	bls.n	80078d6 <HAL_RCCEx_PeriphCLKConfig+0xb2a>
 80078cc:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 80078d0:	4887      	ldr	r0, [pc, #540]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80078d2:	f7fb fadc 	bl	8002e8e <assert_failed>

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80078d6:	4b85      	ldr	r3, [pc, #532]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80078d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078dc:	0c1b      	lsrs	r3, r3, #16
 80078de:	f003 0303 	and.w	r3, r3, #3
 80078e2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80078e4:	4b81      	ldr	r3, [pc, #516]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80078e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80078ea:	0e1b      	lsrs	r3, r3, #24
 80078ec:	f003 030f 	and.w	r3, r3, #15
 80078f0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	685b      	ldr	r3, [r3, #4]
 80078f6:	019a      	lsls	r2, r3, #6
 80078f8:	693b      	ldr	r3, [r7, #16]
 80078fa:	041b      	lsls	r3, r3, #16
 80078fc:	431a      	orrs	r2, r3
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	061b      	lsls	r3, r3, #24
 8007902:	431a      	orrs	r2, r3
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	689b      	ldr	r3, [r3, #8]
 8007908:	071b      	lsls	r3, r3, #28
 800790a:	4978      	ldr	r1, [pc, #480]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 800790c:	4313      	orrs	r3, r2
 800790e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800791a:	2b00      	cmp	r3, #0
 800791c:	d004      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007922:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007926:	d00a      	beq.n	800793e <HAL_RCCEx_PeriphCLKConfig+0xb92>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007930:	2b00      	cmp	r3, #0
 8007932:	d048      	beq.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007938:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800793c:	d143      	bne.n	80079c6 <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68db      	ldr	r3, [r3, #12]
 8007942:	2b01      	cmp	r3, #1
 8007944:	d903      	bls.n	800794e <HAL_RCCEx_PeriphCLKConfig+0xba2>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	68db      	ldr	r3, [r3, #12]
 800794a:	2b0f      	cmp	r3, #15
 800794c:	d904      	bls.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800794e:	f44f 71f8 	mov.w	r1, #496	; 0x1f0
 8007952:	4867      	ldr	r0, [pc, #412]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8007954:	f7fb fa9b 	bl	8002e8e <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795c:	2b00      	cmp	r3, #0
 800795e:	d003      	beq.n	8007968 <HAL_RCCEx_PeriphCLKConfig+0xbbc>
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007964:	2b20      	cmp	r3, #32
 8007966:	d904      	bls.n	8007972 <HAL_RCCEx_PeriphCLKConfig+0xbc6>
 8007968:	f44f 71f9 	mov.w	r1, #498	; 0x1f2
 800796c:	4860      	ldr	r0, [pc, #384]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 800796e:	f7fb fa8e 	bl	8002e8e <assert_failed>

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007972:	4b5e      	ldr	r3, [pc, #376]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007974:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007978:	0c1b      	lsrs	r3, r3, #16
 800797a:	f003 0303 	and.w	r3, r3, #3
 800797e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007980:	4b5a      	ldr	r3, [pc, #360]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007982:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007986:	0f1b      	lsrs	r3, r3, #28
 8007988:	f003 0307 	and.w	r3, r3, #7
 800798c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	019a      	lsls	r2, r3, #6
 8007994:	693b      	ldr	r3, [r7, #16]
 8007996:	041b      	lsls	r3, r3, #16
 8007998:	431a      	orrs	r2, r3
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	68db      	ldr	r3, [r3, #12]
 800799e:	061b      	lsls	r3, r3, #24
 80079a0:	431a      	orrs	r2, r3
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	071b      	lsls	r3, r3, #28
 80079a6:	4951      	ldr	r1, [pc, #324]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80079a8:	4313      	orrs	r3, r2
 80079aa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80079ae:	4b4f      	ldr	r3, [pc, #316]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80079b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079b4:	f023 021f 	bic.w	r2, r3, #31
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079bc:	3b01      	subs	r3, #1
 80079be:	494b      	ldr	r1, [pc, #300]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80079c0:	4313      	orrs	r3, r2
 80079c2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d032      	beq.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0xc8c>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	691b      	ldr	r3, [r3, #16]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d010      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	2b01      	cmp	r3, #1
 80079e0:	d00c      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	691b      	ldr	r3, [r3, #16]
 80079e6:	2b02      	cmp	r3, #2
 80079e8:	d008      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	691b      	ldr	r3, [r3, #16]
 80079ee:	2b03      	cmp	r3, #3
 80079f0:	d004      	beq.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0xc50>
 80079f2:	f240 2105 	movw	r1, #517	; 0x205
 80079f6:	483e      	ldr	r0, [pc, #248]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 80079f8:	f7fb fa49 	bl	8002e8e <assert_failed>

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80079fc:	4b3b      	ldr	r3, [pc, #236]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 80079fe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a02:	0e1b      	lsrs	r3, r3, #24
 8007a04:	f003 030f 	and.w	r3, r3, #15
 8007a08:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007a0a:	4b38      	ldr	r3, [pc, #224]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007a0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a10:	0f1b      	lsrs	r3, r3, #28
 8007a12:	f003 0307 	and.w	r3, r3, #7
 8007a16:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	019a      	lsls	r2, r3, #6
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	691b      	ldr	r3, [r3, #16]
 8007a22:	041b      	lsls	r3, r3, #16
 8007a24:	431a      	orrs	r2, r3
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	061b      	lsls	r3, r3, #24
 8007a2a:	431a      	orrs	r2, r3
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	071b      	lsls	r3, r3, #28
 8007a30:	492e      	ldr	r1, [pc, #184]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007a32:	4313      	orrs	r3, r2
 8007a34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d040      	beq.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	691b      	ldr	r3, [r3, #16]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d010      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	691b      	ldr	r3, [r3, #16]
 8007a50:	2b01      	cmp	r3, #1
 8007a52:	d00c      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	691b      	ldr	r3, [r3, #16]
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d008      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	691b      	ldr	r3, [r3, #16]
 8007a60:	2b03      	cmp	r3, #3
 8007a62:	d004      	beq.n	8007a6e <HAL_RCCEx_PeriphCLKConfig+0xcc2>
 8007a64:	f44f 7105 	mov.w	r1, #532	; 0x214
 8007a68:	4821      	ldr	r0, [pc, #132]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8007a6a:	f7fb fa10 	bl	8002e8e <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	2b01      	cmp	r3, #1
 8007a74:	d903      	bls.n	8007a7e <HAL_RCCEx_PeriphCLKConfig+0xcd2>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	2b07      	cmp	r3, #7
 8007a7c:	d904      	bls.n	8007a88 <HAL_RCCEx_PeriphCLKConfig+0xcdc>
 8007a7e:	f240 2115 	movw	r1, #533	; 0x215
 8007a82:	481b      	ldr	r0, [pc, #108]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8007a84:	f7fb fa03 	bl	8002e8e <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	68db      	ldr	r3, [r3, #12]
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d903      	bls.n	8007a98 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	2b0f      	cmp	r3, #15
 8007a96:	d904      	bls.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0xcf6>
 8007a98:	f240 2116 	movw	r1, #534	; 0x216
 8007a9c:	4814      	ldr	r0, [pc, #80]	; (8007af0 <HAL_RCCEx_PeriphCLKConfig+0xd44>)
 8007a9e:	f7fb f9f6 	bl	8002e8e <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	019a      	lsls	r2, r3, #6
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	691b      	ldr	r3, [r3, #16]
 8007aac:	041b      	lsls	r3, r3, #16
 8007aae:	431a      	orrs	r2, r3
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	68db      	ldr	r3, [r3, #12]
 8007ab4:	061b      	lsls	r3, r3, #24
 8007ab6:	431a      	orrs	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	689b      	ldr	r3, [r3, #8]
 8007abc:	071b      	lsls	r3, r3, #28
 8007abe:	490b      	ldr	r1, [pc, #44]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007ac0:	4313      	orrs	r3, r2
 8007ac2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007ac6:	4b09      	ldr	r3, [pc, #36]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a08      	ldr	r2, [pc, #32]	; (8007aec <HAL_RCCEx_PeriphCLKConfig+0xd40>)
 8007acc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007ad0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007ad2:	f7fb ff7f 	bl	80039d4 <HAL_GetTick>
 8007ad6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ad8:	e00c      	b.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007ada:	f7fb ff7b 	bl	80039d4 <HAL_GetTick>
 8007ade:	4602      	mov	r2, r0
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	1ad3      	subs	r3, r2, r3
 8007ae4:	2b64      	cmp	r3, #100	; 0x64
 8007ae6:	d905      	bls.n	8007af4 <HAL_RCCEx_PeriphCLKConfig+0xd48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ae8:	2303      	movs	r3, #3
 8007aea:	e13b      	b.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
 8007aec:	40023800 	.word	0x40023800
 8007af0:	08017800 	.word	0x08017800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007af4:	4b9d      	ldr	r3, [pc, #628]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d0ec      	beq.n	8007ada <HAL_RCCEx_PeriphCLKConfig+0xd2e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8007b00:	69bb      	ldr	r3, [r7, #24]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	f040 812d 	bne.w	8007d62 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007b08:	4b98      	ldr	r3, [pc, #608]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a97      	ldr	r2, [pc, #604]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007b0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b14:	f7fb ff5e 	bl	80039d4 <HAL_GetTick>
 8007b18:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007b1a:	e008      	b.n	8007b2e <HAL_RCCEx_PeriphCLKConfig+0xd82>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007b1c:	f7fb ff5a 	bl	80039d4 <HAL_GetTick>
 8007b20:	4602      	mov	r2, r0
 8007b22:	697b      	ldr	r3, [r7, #20]
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	2b64      	cmp	r3, #100	; 0x64
 8007b28:	d901      	bls.n	8007b2e <HAL_RCCEx_PeriphCLKConfig+0xd82>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b2a:	2303      	movs	r3, #3
 8007b2c:	e11a      	b.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007b2e:	4b8f      	ldr	r3, [pc, #572]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b36:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b3a:	d0ef      	beq.n	8007b1c <HAL_RCCEx_PeriphCLKConfig+0xd70>
      }
    }

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	695b      	ldr	r3, [r3, #20]
 8007b40:	2b31      	cmp	r3, #49	; 0x31
 8007b42:	d904      	bls.n	8007b4e <HAL_RCCEx_PeriphCLKConfig+0xda2>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	695b      	ldr	r3, [r3, #20]
 8007b48:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8007b4c:	d904      	bls.n	8007b58 <HAL_RCCEx_PeriphCLKConfig+0xdac>
 8007b4e:	f44f 7111 	mov.w	r1, #580	; 0x244
 8007b52:	4887      	ldr	r0, [pc, #540]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007b54:	f7fb f99b 	bl	8002e8e <assert_failed>

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d003      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0xdc0>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b68:	2b00      	cmp	r3, #0
 8007b6a:	d009      	beq.n	8007b80 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d048      	beq.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xe5e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d144      	bne.n	8007c0a <HAL_RCCEx_PeriphCLKConfig+0xe5e>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	699b      	ldr	r3, [r3, #24]
 8007b84:	2b01      	cmp	r3, #1
 8007b86:	d903      	bls.n	8007b90 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	699b      	ldr	r3, [r3, #24]
 8007b8c:	2b0f      	cmp	r3, #15
 8007b8e:	d904      	bls.n	8007b9a <HAL_RCCEx_PeriphCLKConfig+0xdee>
 8007b90:	f240 214b 	movw	r1, #587	; 0x24b
 8007b94:	4876      	ldr	r0, [pc, #472]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007b96:	f7fb f97a 	bl	8002e8e <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d003      	beq.n	8007baa <HAL_RCCEx_PeriphCLKConfig+0xdfe>
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ba6:	2b20      	cmp	r3, #32
 8007ba8:	d904      	bls.n	8007bb4 <HAL_RCCEx_PeriphCLKConfig+0xe08>
 8007baa:	f240 214d 	movw	r1, #589	; 0x24d
 8007bae:	4870      	ldr	r0, [pc, #448]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007bb0:	f7fb f96d 	bl	8002e8e <assert_failed>

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007bb4:	4b6d      	ldr	r3, [pc, #436]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bba:	0c1b      	lsrs	r3, r3, #16
 8007bbc:	f003 0303 	and.w	r3, r3, #3
 8007bc0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007bc2:	4b6a      	ldr	r3, [pc, #424]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007bc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bc8:	0f1b      	lsrs	r3, r3, #28
 8007bca:	f003 0307 	and.w	r3, r3, #7
 8007bce:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	695b      	ldr	r3, [r3, #20]
 8007bd4:	019a      	lsls	r2, r3, #6
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	041b      	lsls	r3, r3, #16
 8007bda:	431a      	orrs	r2, r3
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	699b      	ldr	r3, [r3, #24]
 8007be0:	061b      	lsls	r3, r3, #24
 8007be2:	431a      	orrs	r2, r3
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	071b      	lsls	r3, r3, #28
 8007be8:	4960      	ldr	r1, [pc, #384]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007bea:	4313      	orrs	r3, r2
 8007bec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007bf0:	4b5e      	ldr	r3, [pc, #376]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007bf2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bf6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	021b      	lsls	r3, r3, #8
 8007c02:	495a      	ldr	r1, [pc, #360]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007c04:	4313      	orrs	r3, r2
 8007c06:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d037      	beq.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xeda>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007c1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007c1e:	d132      	bne.n	8007c86 <HAL_RCCEx_PeriphCLKConfig+0xeda>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6a1b      	ldr	r3, [r3, #32]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d010      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a1b      	ldr	r3, [r3, #32]
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	d00c      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	6a1b      	ldr	r3, [r3, #32]
 8007c34:	2b02      	cmp	r3, #2
 8007c36:	d008      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6a1b      	ldr	r3, [r3, #32]
 8007c3c:	2b03      	cmp	r3, #3
 8007c3e:	d004      	beq.n	8007c4a <HAL_RCCEx_PeriphCLKConfig+0xe9e>
 8007c40:	f44f 7118 	mov.w	r1, #608	; 0x260
 8007c44:	484a      	ldr	r0, [pc, #296]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007c46:	f7fb f922 	bl	8002e8e <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007c4a:	4b48      	ldr	r3, [pc, #288]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c50:	0e1b      	lsrs	r3, r3, #24
 8007c52:	f003 030f 	and.w	r3, r3, #15
 8007c56:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007c58:	4b44      	ldr	r3, [pc, #272]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c5e:	0f1b      	lsrs	r3, r3, #28
 8007c60:	f003 0307 	and.w	r3, r3, #7
 8007c64:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	019a      	lsls	r2, r3, #6
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	6a1b      	ldr	r3, [r3, #32]
 8007c70:	041b      	lsls	r3, r3, #16
 8007c72:	431a      	orrs	r2, r3
 8007c74:	693b      	ldr	r3, [r7, #16]
 8007c76:	061b      	lsls	r3, r3, #24
 8007c78:	431a      	orrs	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	071b      	lsls	r3, r3, #28
 8007c7e:	493b      	ldr	r1, [pc, #236]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007c80:	4313      	orrs	r3, r2
 8007c82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f003 0308 	and.w	r3, r3, #8
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d04d      	beq.n	8007d2e <HAL_RCCEx_PeriphCLKConfig+0xf82>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	69db      	ldr	r3, [r3, #28]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d903      	bls.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0xef6>
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	69db      	ldr	r3, [r3, #28]
 8007c9e:	2b07      	cmp	r3, #7
 8007ca0:	d904      	bls.n	8007cac <HAL_RCCEx_PeriphCLKConfig+0xf00>
 8007ca2:	f240 216f 	movw	r1, #623	; 0x26f
 8007ca6:	4832      	ldr	r0, [pc, #200]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007ca8:	f7fb f8f1 	bl	8002e8e <assert_failed>
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d013      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007cbc:	d00e      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8007cc6:	d009      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ccc:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8007cd0:	d004      	beq.n	8007cdc <HAL_RCCEx_PeriphCLKConfig+0xf30>
 8007cd2:	f44f 711c 	mov.w	r1, #624	; 0x270
 8007cd6:	4826      	ldr	r0, [pc, #152]	; (8007d70 <HAL_RCCEx_PeriphCLKConfig+0xfc4>)
 8007cd8:	f7fb f8d9 	bl	8002e8e <assert_failed>

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007cdc:	4b23      	ldr	r3, [pc, #140]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ce2:	0e1b      	lsrs	r3, r3, #24
 8007ce4:	f003 030f 	and.w	r3, r3, #15
 8007ce8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007cea:	4b20      	ldr	r3, [pc, #128]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cf0:	0c1b      	lsrs	r3, r3, #16
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	695b      	ldr	r3, [r3, #20]
 8007cfc:	019a      	lsls	r2, r3, #6
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	041b      	lsls	r3, r3, #16
 8007d02:	431a      	orrs	r2, r3
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	061b      	lsls	r3, r3, #24
 8007d08:	431a      	orrs	r2, r3
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	69db      	ldr	r3, [r3, #28]
 8007d0e:	071b      	lsls	r3, r3, #28
 8007d10:	4916      	ldr	r1, [pc, #88]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007d12:	4313      	orrs	r3, r2
 8007d14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007d18:	4b14      	ldr	r3, [pc, #80]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007d1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d1e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d26:	4911      	ldr	r1, [pc, #68]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007d28:	4313      	orrs	r3, r2
 8007d2a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007d2e:	4b0f      	ldr	r3, [pc, #60]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a0e      	ldr	r2, [pc, #56]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007d34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d38:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007d3a:	f7fb fe4b 	bl	80039d4 <HAL_GetTick>
 8007d3e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007d40:	e008      	b.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007d42:	f7fb fe47 	bl	80039d4 <HAL_GetTick>
 8007d46:	4602      	mov	r2, r0
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	1ad3      	subs	r3, r2, r3
 8007d4c:	2b64      	cmp	r3, #100	; 0x64
 8007d4e:	d901      	bls.n	8007d54 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007d50:	2303      	movs	r3, #3
 8007d52:	e007      	b.n	8007d64 <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007d54:	4b05      	ldr	r3, [pc, #20]	; (8007d6c <HAL_RCCEx_PeriphCLKConfig+0xfc0>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007d5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007d60:	d1ef      	bne.n	8007d42 <HAL_RCCEx_PeriphCLKConfig+0xf96>
      }
    }
  }
  return HAL_OK;
 8007d62:	2300      	movs	r3, #0
}
 8007d64:	4618      	mov	r0, r3
 8007d66:	3720      	adds	r7, #32
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	bd80      	pop	{r7, pc}
 8007d6c:	40023800 	.word	0x40023800
 8007d70:	08017800 	.word	0x08017800

08007d74 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b082      	sub	sp, #8
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d101      	bne.n	8007d86 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007d82:	2301      	movs	r3, #1
 8007d84:	e0f5      	b.n	8007f72 <HAL_TIM_Base_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a7c      	ldr	r2, [pc, #496]	; (8007f7c <HAL_TIM_Base_Init+0x208>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d045      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d98:	d040      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	4a78      	ldr	r2, [pc, #480]	; (8007f80 <HAL_TIM_Base_Init+0x20c>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d03b      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	4a76      	ldr	r2, [pc, #472]	; (8007f84 <HAL_TIM_Base_Init+0x210>)
 8007daa:	4293      	cmp	r3, r2
 8007dac:	d036      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a75      	ldr	r2, [pc, #468]	; (8007f88 <HAL_TIM_Base_Init+0x214>)
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d031      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	4a73      	ldr	r2, [pc, #460]	; (8007f8c <HAL_TIM_Base_Init+0x218>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d02c      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	681b      	ldr	r3, [r3, #0]
 8007dc6:	4a72      	ldr	r2, [pc, #456]	; (8007f90 <HAL_TIM_Base_Init+0x21c>)
 8007dc8:	4293      	cmp	r3, r2
 8007dca:	d027      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a70      	ldr	r2, [pc, #448]	; (8007f94 <HAL_TIM_Base_Init+0x220>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d022      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	4a6f      	ldr	r2, [pc, #444]	; (8007f98 <HAL_TIM_Base_Init+0x224>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d01d      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	4a6d      	ldr	r2, [pc, #436]	; (8007f9c <HAL_TIM_Base_Init+0x228>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d018      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	4a6c      	ldr	r2, [pc, #432]	; (8007fa0 <HAL_TIM_Base_Init+0x22c>)
 8007df0:	4293      	cmp	r3, r2
 8007df2:	d013      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	4a6a      	ldr	r2, [pc, #424]	; (8007fa4 <HAL_TIM_Base_Init+0x230>)
 8007dfa:	4293      	cmp	r3, r2
 8007dfc:	d00e      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4a69      	ldr	r2, [pc, #420]	; (8007fa8 <HAL_TIM_Base_Init+0x234>)
 8007e04:	4293      	cmp	r3, r2
 8007e06:	d009      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a67      	ldr	r2, [pc, #412]	; (8007fac <HAL_TIM_Base_Init+0x238>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d004      	beq.n	8007e1c <HAL_TIM_Base_Init+0xa8>
 8007e12:	f44f 718b 	mov.w	r1, #278	; 0x116
 8007e16:	4866      	ldr	r0, [pc, #408]	; (8007fb0 <HAL_TIM_Base_Init+0x23c>)
 8007e18:	f7fb f839 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	689b      	ldr	r3, [r3, #8]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d014      	beq.n	8007e4e <HAL_TIM_Base_Init+0xda>
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	689b      	ldr	r3, [r3, #8]
 8007e28:	2b10      	cmp	r3, #16
 8007e2a:	d010      	beq.n	8007e4e <HAL_TIM_Base_Init+0xda>
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	2b20      	cmp	r3, #32
 8007e32:	d00c      	beq.n	8007e4e <HAL_TIM_Base_Init+0xda>
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	689b      	ldr	r3, [r3, #8]
 8007e38:	2b40      	cmp	r3, #64	; 0x40
 8007e3a:	d008      	beq.n	8007e4e <HAL_TIM_Base_Init+0xda>
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	2b60      	cmp	r3, #96	; 0x60
 8007e42:	d004      	beq.n	8007e4e <HAL_TIM_Base_Init+0xda>
 8007e44:	f240 1117 	movw	r1, #279	; 0x117
 8007e48:	4859      	ldr	r0, [pc, #356]	; (8007fb0 <HAL_TIM_Base_Init+0x23c>)
 8007e4a:	f7fb f820 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	691b      	ldr	r3, [r3, #16]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00e      	beq.n	8007e74 <HAL_TIM_Base_Init+0x100>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e5e:	d009      	beq.n	8007e74 <HAL_TIM_Base_Init+0x100>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	691b      	ldr	r3, [r3, #16]
 8007e64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007e68:	d004      	beq.n	8007e74 <HAL_TIM_Base_Init+0x100>
 8007e6a:	f44f 718c 	mov.w	r1, #280	; 0x118
 8007e6e:	4850      	ldr	r0, [pc, #320]	; (8007fb0 <HAL_TIM_Base_Init+0x23c>)
 8007e70:	f7fb f80d 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e7c:	d004      	beq.n	8007e88 <HAL_TIM_Base_Init+0x114>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a41      	ldr	r2, [pc, #260]	; (8007f88 <HAL_TIM_Base_Init+0x214>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d107      	bne.n	8007e98 <HAL_TIM_Base_Init+0x124>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	68db      	ldr	r3, [r3, #12]
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	bf14      	ite	ne
 8007e90:	2301      	movne	r3, #1
 8007e92:	2300      	moveq	r3, #0
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	e00e      	b.n	8007eb6 <HAL_TIM_Base_Init+0x142>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d006      	beq.n	8007eae <HAL_TIM_Base_Init+0x13a>
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	68db      	ldr	r3, [r3, #12]
 8007ea4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007ea8:	d201      	bcs.n	8007eae <HAL_TIM_Base_Init+0x13a>
 8007eaa:	2301      	movs	r3, #1
 8007eac:	e000      	b.n	8007eb0 <HAL_TIM_Base_Init+0x13c>
 8007eae:	2300      	movs	r3, #0
 8007eb0:	f003 0301 	and.w	r3, r3, #1
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d104      	bne.n	8007ec4 <HAL_TIM_Base_Init+0x150>
 8007eba:	f240 1119 	movw	r1, #281	; 0x119
 8007ebe:	483c      	ldr	r0, [pc, #240]	; (8007fb0 <HAL_TIM_Base_Init+0x23c>)
 8007ec0:	f7fa ffe5 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	699b      	ldr	r3, [r3, #24]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d008      	beq.n	8007ede <HAL_TIM_Base_Init+0x16a>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	699b      	ldr	r3, [r3, #24]
 8007ed0:	2b80      	cmp	r3, #128	; 0x80
 8007ed2:	d004      	beq.n	8007ede <HAL_TIM_Base_Init+0x16a>
 8007ed4:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8007ed8:	4835      	ldr	r0, [pc, #212]	; (8007fb0 <HAL_TIM_Base_Init+0x23c>)
 8007eda:	f7fa ffd8 	bl	8002e8e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d106      	bne.n	8007ef8 <HAL_TIM_Base_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2200      	movs	r2, #0
 8007eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f7fb faa0 	bl	8003438 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2202      	movs	r2, #2
 8007efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681a      	ldr	r2, [r3, #0]
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	3304      	adds	r3, #4
 8007f08:	4619      	mov	r1, r3
 8007f0a:	4610      	mov	r0, r2
 8007f0c:	f001 fa52 	bl	80093b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2201      	movs	r2, #1
 8007f1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	2201      	movs	r2, #1
 8007f2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2201      	movs	r2, #1
 8007f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2201      	movs	r2, #1
 8007f44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	2201      	movs	r2, #1
 8007f4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	2201      	movs	r2, #1
 8007f54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2201      	movs	r2, #1
 8007f64:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2201      	movs	r2, #1
 8007f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3708      	adds	r7, #8
 8007f76:	46bd      	mov	sp, r7
 8007f78:	bd80      	pop	{r7, pc}
 8007f7a:	bf00      	nop
 8007f7c:	40010000 	.word	0x40010000
 8007f80:	40000400 	.word	0x40000400
 8007f84:	40000800 	.word	0x40000800
 8007f88:	40000c00 	.word	0x40000c00
 8007f8c:	40001000 	.word	0x40001000
 8007f90:	40001400 	.word	0x40001400
 8007f94:	40010400 	.word	0x40010400
 8007f98:	40014000 	.word	0x40014000
 8007f9c:	40014400 	.word	0x40014400
 8007fa0:	40014800 	.word	0x40014800
 8007fa4:	40001800 	.word	0x40001800
 8007fa8:	40001c00 	.word	0x40001c00
 8007fac:	40002000 	.word	0x40002000
 8007fb0:	0801783c 	.word	0x0801783c

08007fb4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b082      	sub	sp, #8
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d101      	bne.n	8007fc6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e0f5      	b.n	80081b2 <HAL_TIM_PWM_Init+0x1fe>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a7c      	ldr	r2, [pc, #496]	; (80081bc <HAL_TIM_PWM_Init+0x208>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d045      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007fd8:	d040      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	4a78      	ldr	r2, [pc, #480]	; (80081c0 <HAL_TIM_PWM_Init+0x20c>)
 8007fe0:	4293      	cmp	r3, r2
 8007fe2:	d03b      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	4a76      	ldr	r2, [pc, #472]	; (80081c4 <HAL_TIM_PWM_Init+0x210>)
 8007fea:	4293      	cmp	r3, r2
 8007fec:	d036      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a75      	ldr	r2, [pc, #468]	; (80081c8 <HAL_TIM_PWM_Init+0x214>)
 8007ff4:	4293      	cmp	r3, r2
 8007ff6:	d031      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a73      	ldr	r2, [pc, #460]	; (80081cc <HAL_TIM_PWM_Init+0x218>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d02c      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	4a72      	ldr	r2, [pc, #456]	; (80081d0 <HAL_TIM_PWM_Init+0x21c>)
 8008008:	4293      	cmp	r3, r2
 800800a:	d027      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a70      	ldr	r2, [pc, #448]	; (80081d4 <HAL_TIM_PWM_Init+0x220>)
 8008012:	4293      	cmp	r3, r2
 8008014:	d022      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	4a6f      	ldr	r2, [pc, #444]	; (80081d8 <HAL_TIM_PWM_Init+0x224>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d01d      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	4a6d      	ldr	r2, [pc, #436]	; (80081dc <HAL_TIM_PWM_Init+0x228>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d018      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	4a6c      	ldr	r2, [pc, #432]	; (80081e0 <HAL_TIM_PWM_Init+0x22c>)
 8008030:	4293      	cmp	r3, r2
 8008032:	d013      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	4a6a      	ldr	r2, [pc, #424]	; (80081e4 <HAL_TIM_PWM_Init+0x230>)
 800803a:	4293      	cmp	r3, r2
 800803c:	d00e      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4a69      	ldr	r2, [pc, #420]	; (80081e8 <HAL_TIM_PWM_Init+0x234>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d009      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4a67      	ldr	r2, [pc, #412]	; (80081ec <HAL_TIM_PWM_Init+0x238>)
 800804e:	4293      	cmp	r3, r2
 8008050:	d004      	beq.n	800805c <HAL_TIM_PWM_Init+0xa8>
 8008052:	f240 5133 	movw	r1, #1331	; 0x533
 8008056:	4866      	ldr	r0, [pc, #408]	; (80081f0 <HAL_TIM_PWM_Init+0x23c>)
 8008058:	f7fa ff19 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	689b      	ldr	r3, [r3, #8]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d014      	beq.n	800808e <HAL_TIM_PWM_Init+0xda>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	689b      	ldr	r3, [r3, #8]
 8008068:	2b10      	cmp	r3, #16
 800806a:	d010      	beq.n	800808e <HAL_TIM_PWM_Init+0xda>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	689b      	ldr	r3, [r3, #8]
 8008070:	2b20      	cmp	r3, #32
 8008072:	d00c      	beq.n	800808e <HAL_TIM_PWM_Init+0xda>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	689b      	ldr	r3, [r3, #8]
 8008078:	2b40      	cmp	r3, #64	; 0x40
 800807a:	d008      	beq.n	800808e <HAL_TIM_PWM_Init+0xda>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	689b      	ldr	r3, [r3, #8]
 8008080:	2b60      	cmp	r3, #96	; 0x60
 8008082:	d004      	beq.n	800808e <HAL_TIM_PWM_Init+0xda>
 8008084:	f240 5134 	movw	r1, #1332	; 0x534
 8008088:	4859      	ldr	r0, [pc, #356]	; (80081f0 <HAL_TIM_PWM_Init+0x23c>)
 800808a:	f7fa ff00 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	691b      	ldr	r3, [r3, #16]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00e      	beq.n	80080b4 <HAL_TIM_PWM_Init+0x100>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	691b      	ldr	r3, [r3, #16]
 800809a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800809e:	d009      	beq.n	80080b4 <HAL_TIM_PWM_Init+0x100>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	691b      	ldr	r3, [r3, #16]
 80080a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80080a8:	d004      	beq.n	80080b4 <HAL_TIM_PWM_Init+0x100>
 80080aa:	f240 5135 	movw	r1, #1333	; 0x535
 80080ae:	4850      	ldr	r0, [pc, #320]	; (80081f0 <HAL_TIM_PWM_Init+0x23c>)
 80080b0:	f7fa feed 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080bc:	d004      	beq.n	80080c8 <HAL_TIM_PWM_Init+0x114>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a41      	ldr	r2, [pc, #260]	; (80081c8 <HAL_TIM_PWM_Init+0x214>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d107      	bne.n	80080d8 <HAL_TIM_PWM_Init+0x124>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	68db      	ldr	r3, [r3, #12]
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	bf14      	ite	ne
 80080d0:	2301      	movne	r3, #1
 80080d2:	2300      	moveq	r3, #0
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	e00e      	b.n	80080f6 <HAL_TIM_PWM_Init+0x142>
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	68db      	ldr	r3, [r3, #12]
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d006      	beq.n	80080ee <HAL_TIM_PWM_Init+0x13a>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080e8:	d201      	bcs.n	80080ee <HAL_TIM_PWM_Init+0x13a>
 80080ea:	2301      	movs	r3, #1
 80080ec:	e000      	b.n	80080f0 <HAL_TIM_PWM_Init+0x13c>
 80080ee:	2300      	movs	r3, #0
 80080f0:	f003 0301 	and.w	r3, r3, #1
 80080f4:	b2db      	uxtb	r3, r3
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d104      	bne.n	8008104 <HAL_TIM_PWM_Init+0x150>
 80080fa:	f240 5136 	movw	r1, #1334	; 0x536
 80080fe:	483c      	ldr	r0, [pc, #240]	; (80081f0 <HAL_TIM_PWM_Init+0x23c>)
 8008100:	f7fa fec5 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	699b      	ldr	r3, [r3, #24]
 8008108:	2b00      	cmp	r3, #0
 800810a:	d008      	beq.n	800811e <HAL_TIM_PWM_Init+0x16a>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	699b      	ldr	r3, [r3, #24]
 8008110:	2b80      	cmp	r3, #128	; 0x80
 8008112:	d004      	beq.n	800811e <HAL_TIM_PWM_Init+0x16a>
 8008114:	f240 5137 	movw	r1, #1335	; 0x537
 8008118:	4835      	ldr	r0, [pc, #212]	; (80081f0 <HAL_TIM_PWM_Init+0x23c>)
 800811a:	f7fa feb8 	bl	8002e8e <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008124:	b2db      	uxtb	r3, r3
 8008126:	2b00      	cmp	r3, #0
 8008128:	d106      	bne.n	8008138 <HAL_TIM_PWM_Init+0x184>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2200      	movs	r2, #0
 800812e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 f85e 	bl	80081f4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2202      	movs	r2, #2
 800813c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	3304      	adds	r3, #4
 8008148:	4619      	mov	r1, r3
 800814a:	4610      	mov	r0, r2
 800814c:	f001 f932 	bl	80093b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2201      	movs	r2, #1
 8008154:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2201      	movs	r2, #1
 8008164:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2201      	movs	r2, #1
 800816c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	2201      	movs	r2, #1
 8008174:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2201      	movs	r2, #1
 800817c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2201      	movs	r2, #1
 8008184:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	2201      	movs	r2, #1
 800818c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	2201      	movs	r2, #1
 8008194:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2201      	movs	r2, #1
 80081a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2201      	movs	r2, #1
 80081ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80081b0:	2300      	movs	r3, #0
}
 80081b2:	4618      	mov	r0, r3
 80081b4:	3708      	adds	r7, #8
 80081b6:	46bd      	mov	sp, r7
 80081b8:	bd80      	pop	{r7, pc}
 80081ba:	bf00      	nop
 80081bc:	40010000 	.word	0x40010000
 80081c0:	40000400 	.word	0x40000400
 80081c4:	40000800 	.word	0x40000800
 80081c8:	40000c00 	.word	0x40000c00
 80081cc:	40001000 	.word	0x40001000
 80081d0:	40001400 	.word	0x40001400
 80081d4:	40010400 	.word	0x40010400
 80081d8:	40014000 	.word	0x40014000
 80081dc:	40014400 	.word	0x40014400
 80081e0:	40014800 	.word	0x40014800
 80081e4:	40001800 	.word	0x40001800
 80081e8:	40001c00 	.word	0x40001c00
 80081ec:	40002000 	.word	0x40002000
 80081f0:	0801783c 	.word	0x0801783c

080081f4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80081f4:	b480      	push	{r7}
 80081f6:	b083      	sub	sp, #12
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80081fc:	bf00      	nop
 80081fe:	370c      	adds	r7, #12
 8008200:	46bd      	mov	sp, r7
 8008202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008206:	4770      	bx	lr

08008208 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
 8008210:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	4a89      	ldr	r2, [pc, #548]	; (800843c <HAL_TIM_PWM_Start+0x234>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d117      	bne.n	800824c <HAL_TIM_PWM_Start+0x44>
 800821c:	683b      	ldr	r3, [r7, #0]
 800821e:	2b00      	cmp	r3, #0
 8008220:	f000 80ae 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	2b04      	cmp	r3, #4
 8008228:	f000 80aa 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 800822c:	683b      	ldr	r3, [r7, #0]
 800822e:	2b08      	cmp	r3, #8
 8008230:	f000 80a6 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 8008234:	683b      	ldr	r3, [r7, #0]
 8008236:	2b0c      	cmp	r3, #12
 8008238:	f000 80a2 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	2b10      	cmp	r3, #16
 8008240:	f000 809e 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	2b14      	cmp	r3, #20
 8008248:	f000 809a 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008254:	d10f      	bne.n	8008276 <HAL_TIM_PWM_Start+0x6e>
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	2b00      	cmp	r3, #0
 800825a:	f000 8091 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 800825e:	683b      	ldr	r3, [r7, #0]
 8008260:	2b04      	cmp	r3, #4
 8008262:	f000 808d 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	2b08      	cmp	r3, #8
 800826a:	f000 8089 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	2b0c      	cmp	r3, #12
 8008272:	f000 8085 	beq.w	8008380 <HAL_TIM_PWM_Start+0x178>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	4a71      	ldr	r2, [pc, #452]	; (8008440 <HAL_TIM_PWM_Start+0x238>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d10b      	bne.n	8008298 <HAL_TIM_PWM_Start+0x90>
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d07c      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008286:	683b      	ldr	r3, [r7, #0]
 8008288:	2b04      	cmp	r3, #4
 800828a:	d079      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	2b08      	cmp	r3, #8
 8008290:	d076      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	2b0c      	cmp	r3, #12
 8008296:	d073      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	4a69      	ldr	r2, [pc, #420]	; (8008444 <HAL_TIM_PWM_Start+0x23c>)
 800829e:	4293      	cmp	r3, r2
 80082a0:	d10b      	bne.n	80082ba <HAL_TIM_PWM_Start+0xb2>
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d06b      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082a8:	683b      	ldr	r3, [r7, #0]
 80082aa:	2b04      	cmp	r3, #4
 80082ac:	d068      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	2b08      	cmp	r3, #8
 80082b2:	d065      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082b4:	683b      	ldr	r3, [r7, #0]
 80082b6:	2b0c      	cmp	r3, #12
 80082b8:	d062      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	4a62      	ldr	r2, [pc, #392]	; (8008448 <HAL_TIM_PWM_Start+0x240>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d10b      	bne.n	80082dc <HAL_TIM_PWM_Start+0xd4>
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d05a      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	2b04      	cmp	r3, #4
 80082ce:	d057      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	2b08      	cmp	r3, #8
 80082d4:	d054      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082d6:	683b      	ldr	r3, [r7, #0]
 80082d8:	2b0c      	cmp	r3, #12
 80082da:	d051      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a5a      	ldr	r2, [pc, #360]	; (800844c <HAL_TIM_PWM_Start+0x244>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d111      	bne.n	800830a <HAL_TIM_PWM_Start+0x102>
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d049      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	2b04      	cmp	r3, #4
 80082f0:	d046      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	2b08      	cmp	r3, #8
 80082f6:	d043      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082f8:	683b      	ldr	r3, [r7, #0]
 80082fa:	2b0c      	cmp	r3, #12
 80082fc:	d040      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	2b10      	cmp	r3, #16
 8008302:	d03d      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	2b14      	cmp	r3, #20
 8008308:	d03a      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a50      	ldr	r2, [pc, #320]	; (8008450 <HAL_TIM_PWM_Start+0x248>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d105      	bne.n	8008320 <HAL_TIM_PWM_Start+0x118>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	2b00      	cmp	r3, #0
 8008318:	d032      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	2b04      	cmp	r3, #4
 800831e:	d02f      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a4b      	ldr	r2, [pc, #300]	; (8008454 <HAL_TIM_PWM_Start+0x24c>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d102      	bne.n	8008330 <HAL_TIM_PWM_Start+0x128>
 800832a:	683b      	ldr	r3, [r7, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d027      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	4a48      	ldr	r2, [pc, #288]	; (8008458 <HAL_TIM_PWM_Start+0x250>)
 8008336:	4293      	cmp	r3, r2
 8008338:	d102      	bne.n	8008340 <HAL_TIM_PWM_Start+0x138>
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d01f      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	4a45      	ldr	r2, [pc, #276]	; (800845c <HAL_TIM_PWM_Start+0x254>)
 8008346:	4293      	cmp	r3, r2
 8008348:	d105      	bne.n	8008356 <HAL_TIM_PWM_Start+0x14e>
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d017      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	2b04      	cmp	r3, #4
 8008354:	d014      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a41      	ldr	r2, [pc, #260]	; (8008460 <HAL_TIM_PWM_Start+0x258>)
 800835c:	4293      	cmp	r3, r2
 800835e:	d102      	bne.n	8008366 <HAL_TIM_PWM_Start+0x15e>
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d00c      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a3e      	ldr	r2, [pc, #248]	; (8008464 <HAL_TIM_PWM_Start+0x25c>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d102      	bne.n	8008376 <HAL_TIM_PWM_Start+0x16e>
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d004      	beq.n	8008380 <HAL_TIM_PWM_Start+0x178>
 8008376:	f240 51bc 	movw	r1, #1468	; 0x5bc
 800837a:	483b      	ldr	r0, [pc, #236]	; (8008468 <HAL_TIM_PWM_Start+0x260>)
 800837c:	f7fa fd87 	bl	8002e8e <assert_failed>

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	2b00      	cmp	r3, #0
 8008384:	d109      	bne.n	800839a <HAL_TIM_PWM_Start+0x192>
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800838c:	b2db      	uxtb	r3, r3
 800838e:	2b01      	cmp	r3, #1
 8008390:	bf14      	ite	ne
 8008392:	2301      	movne	r3, #1
 8008394:	2300      	moveq	r3, #0
 8008396:	b2db      	uxtb	r3, r3
 8008398:	e03c      	b.n	8008414 <HAL_TIM_PWM_Start+0x20c>
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2b04      	cmp	r3, #4
 800839e:	d109      	bne.n	80083b4 <HAL_TIM_PWM_Start+0x1ac>
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	bf14      	ite	ne
 80083ac:	2301      	movne	r3, #1
 80083ae:	2300      	moveq	r3, #0
 80083b0:	b2db      	uxtb	r3, r3
 80083b2:	e02f      	b.n	8008414 <HAL_TIM_PWM_Start+0x20c>
 80083b4:	683b      	ldr	r3, [r7, #0]
 80083b6:	2b08      	cmp	r3, #8
 80083b8:	d109      	bne.n	80083ce <HAL_TIM_PWM_Start+0x1c6>
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b01      	cmp	r3, #1
 80083c4:	bf14      	ite	ne
 80083c6:	2301      	movne	r3, #1
 80083c8:	2300      	moveq	r3, #0
 80083ca:	b2db      	uxtb	r3, r3
 80083cc:	e022      	b.n	8008414 <HAL_TIM_PWM_Start+0x20c>
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b0c      	cmp	r3, #12
 80083d2:	d109      	bne.n	80083e8 <HAL_TIM_PWM_Start+0x1e0>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	2b01      	cmp	r3, #1
 80083de:	bf14      	ite	ne
 80083e0:	2301      	movne	r3, #1
 80083e2:	2300      	moveq	r3, #0
 80083e4:	b2db      	uxtb	r3, r3
 80083e6:	e015      	b.n	8008414 <HAL_TIM_PWM_Start+0x20c>
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	2b10      	cmp	r3, #16
 80083ec:	d109      	bne.n	8008402 <HAL_TIM_PWM_Start+0x1fa>
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	2b01      	cmp	r3, #1
 80083f8:	bf14      	ite	ne
 80083fa:	2301      	movne	r3, #1
 80083fc:	2300      	moveq	r3, #0
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	e008      	b.n	8008414 <HAL_TIM_PWM_Start+0x20c>
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008408:	b2db      	uxtb	r3, r3
 800840a:	2b01      	cmp	r3, #1
 800840c:	bf14      	ite	ne
 800840e:	2301      	movne	r3, #1
 8008410:	2300      	moveq	r3, #0
 8008412:	b2db      	uxtb	r3, r3
 8008414:	2b00      	cmp	r3, #0
 8008416:	d001      	beq.n	800841c <HAL_TIM_PWM_Start+0x214>
  {
    return HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	e0aa      	b.n	8008572 <HAL_TIM_PWM_Start+0x36a>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d104      	bne.n	800842c <HAL_TIM_PWM_Start+0x224>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2202      	movs	r2, #2
 8008426:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800842a:	e03b      	b.n	80084a4 <HAL_TIM_PWM_Start+0x29c>
 800842c:	683b      	ldr	r3, [r7, #0]
 800842e:	2b04      	cmp	r3, #4
 8008430:	d11c      	bne.n	800846c <HAL_TIM_PWM_Start+0x264>
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2202      	movs	r2, #2
 8008436:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800843a:	e033      	b.n	80084a4 <HAL_TIM_PWM_Start+0x29c>
 800843c:	40010000 	.word	0x40010000
 8008440:	40000400 	.word	0x40000400
 8008444:	40000800 	.word	0x40000800
 8008448:	40000c00 	.word	0x40000c00
 800844c:	40010400 	.word	0x40010400
 8008450:	40014000 	.word	0x40014000
 8008454:	40014400 	.word	0x40014400
 8008458:	40014800 	.word	0x40014800
 800845c:	40001800 	.word	0x40001800
 8008460:	40001c00 	.word	0x40001c00
 8008464:	40002000 	.word	0x40002000
 8008468:	0801783c 	.word	0x0801783c
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	2b08      	cmp	r3, #8
 8008470:	d104      	bne.n	800847c <HAL_TIM_PWM_Start+0x274>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2202      	movs	r2, #2
 8008476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800847a:	e013      	b.n	80084a4 <HAL_TIM_PWM_Start+0x29c>
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	2b0c      	cmp	r3, #12
 8008480:	d104      	bne.n	800848c <HAL_TIM_PWM_Start+0x284>
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	2202      	movs	r2, #2
 8008486:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800848a:	e00b      	b.n	80084a4 <HAL_TIM_PWM_Start+0x29c>
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	2b10      	cmp	r3, #16
 8008490:	d104      	bne.n	800849c <HAL_TIM_PWM_Start+0x294>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2202      	movs	r2, #2
 8008496:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800849a:	e003      	b.n	80084a4 <HAL_TIM_PWM_Start+0x29c>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2202      	movs	r2, #2
 80084a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	681b      	ldr	r3, [r3, #0]
 80084a8:	2201      	movs	r2, #1
 80084aa:	6839      	ldr	r1, [r7, #0]
 80084ac:	4618      	mov	r0, r3
 80084ae:	f001 fba3 	bl	8009bf8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	4a31      	ldr	r2, [pc, #196]	; (800857c <HAL_TIM_PWM_Start+0x374>)
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d004      	beq.n	80084c6 <HAL_TIM_PWM_Start+0x2be>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4a2f      	ldr	r2, [pc, #188]	; (8008580 <HAL_TIM_PWM_Start+0x378>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d101      	bne.n	80084ca <HAL_TIM_PWM_Start+0x2c2>
 80084c6:	2301      	movs	r3, #1
 80084c8:	e000      	b.n	80084cc <HAL_TIM_PWM_Start+0x2c4>
 80084ca:	2300      	movs	r3, #0
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d007      	beq.n	80084e0 <HAL_TIM_PWM_Start+0x2d8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80084de:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	4a25      	ldr	r2, [pc, #148]	; (800857c <HAL_TIM_PWM_Start+0x374>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d022      	beq.n	8008530 <HAL_TIM_PWM_Start+0x328>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084f2:	d01d      	beq.n	8008530 <HAL_TIM_PWM_Start+0x328>
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	4a22      	ldr	r2, [pc, #136]	; (8008584 <HAL_TIM_PWM_Start+0x37c>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d018      	beq.n	8008530 <HAL_TIM_PWM_Start+0x328>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	4a21      	ldr	r2, [pc, #132]	; (8008588 <HAL_TIM_PWM_Start+0x380>)
 8008504:	4293      	cmp	r3, r2
 8008506:	d013      	beq.n	8008530 <HAL_TIM_PWM_Start+0x328>
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a1f      	ldr	r2, [pc, #124]	; (800858c <HAL_TIM_PWM_Start+0x384>)
 800850e:	4293      	cmp	r3, r2
 8008510:	d00e      	beq.n	8008530 <HAL_TIM_PWM_Start+0x328>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	4a1a      	ldr	r2, [pc, #104]	; (8008580 <HAL_TIM_PWM_Start+0x378>)
 8008518:	4293      	cmp	r3, r2
 800851a:	d009      	beq.n	8008530 <HAL_TIM_PWM_Start+0x328>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	4a1b      	ldr	r2, [pc, #108]	; (8008590 <HAL_TIM_PWM_Start+0x388>)
 8008522:	4293      	cmp	r3, r2
 8008524:	d004      	beq.n	8008530 <HAL_TIM_PWM_Start+0x328>
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	4a1a      	ldr	r2, [pc, #104]	; (8008594 <HAL_TIM_PWM_Start+0x38c>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d115      	bne.n	800855c <HAL_TIM_PWM_Start+0x354>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	689a      	ldr	r2, [r3, #8]
 8008536:	4b18      	ldr	r3, [pc, #96]	; (8008598 <HAL_TIM_PWM_Start+0x390>)
 8008538:	4013      	ands	r3, r2
 800853a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	2b06      	cmp	r3, #6
 8008540:	d015      	beq.n	800856e <HAL_TIM_PWM_Start+0x366>
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008548:	d011      	beq.n	800856e <HAL_TIM_PWM_Start+0x366>
    {
      __HAL_TIM_ENABLE(htim);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f042 0201 	orr.w	r2, r2, #1
 8008558:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800855a:	e008      	b.n	800856e <HAL_TIM_PWM_Start+0x366>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	681a      	ldr	r2, [r3, #0]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f042 0201 	orr.w	r2, r2, #1
 800856a:	601a      	str	r2, [r3, #0]
 800856c:	e000      	b.n	8008570 <HAL_TIM_PWM_Start+0x368>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800856e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008570:	2300      	movs	r3, #0
}
 8008572:	4618      	mov	r0, r3
 8008574:	3710      	adds	r7, #16
 8008576:	46bd      	mov	sp, r7
 8008578:	bd80      	pop	{r7, pc}
 800857a:	bf00      	nop
 800857c:	40010000 	.word	0x40010000
 8008580:	40010400 	.word	0x40010400
 8008584:	40000400 	.word	0x40000400
 8008588:	40000800 	.word	0x40000800
 800858c:	40000c00 	.word	0x40000c00
 8008590:	40014000 	.word	0x40014000
 8008594:	40001800 	.word	0x40001800
 8008598:	00010007 	.word	0x00010007

0800859c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b082      	sub	sp, #8
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	691b      	ldr	r3, [r3, #16]
 80085aa:	f003 0302 	and.w	r3, r3, #2
 80085ae:	2b02      	cmp	r3, #2
 80085b0:	d122      	bne.n	80085f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	f003 0302 	and.w	r3, r3, #2
 80085bc:	2b02      	cmp	r3, #2
 80085be:	d11b      	bne.n	80085f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f06f 0202 	mvn.w	r2, #2
 80085c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	2201      	movs	r2, #1
 80085ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	699b      	ldr	r3, [r3, #24]
 80085d6:	f003 0303 	and.w	r3, r3, #3
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d003      	beq.n	80085e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 feca 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 80085e4:	e005      	b.n	80085f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80085e6:	6878      	ldr	r0, [r7, #4]
 80085e8:	f000 febc 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80085ec:	6878      	ldr	r0, [r7, #4]
 80085ee:	f000 fecd 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2200      	movs	r2, #0
 80085f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	691b      	ldr	r3, [r3, #16]
 80085fe:	f003 0304 	and.w	r3, r3, #4
 8008602:	2b04      	cmp	r3, #4
 8008604:	d122      	bne.n	800864c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	68db      	ldr	r3, [r3, #12]
 800860c:	f003 0304 	and.w	r3, r3, #4
 8008610:	2b04      	cmp	r3, #4
 8008612:	d11b      	bne.n	800864c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f06f 0204 	mvn.w	r2, #4
 800861c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	2202      	movs	r2, #2
 8008622:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	699b      	ldr	r3, [r3, #24]
 800862a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800862e:	2b00      	cmp	r3, #0
 8008630:	d003      	beq.n	800863a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f000 fea0 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 8008638:	e005      	b.n	8008646 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f000 fe92 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 fea3 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	f003 0308 	and.w	r3, r3, #8
 8008656:	2b08      	cmp	r3, #8
 8008658:	d122      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	68db      	ldr	r3, [r3, #12]
 8008660:	f003 0308 	and.w	r3, r3, #8
 8008664:	2b08      	cmp	r3, #8
 8008666:	d11b      	bne.n	80086a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	f06f 0208 	mvn.w	r2, #8
 8008670:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2204      	movs	r2, #4
 8008676:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	69db      	ldr	r3, [r3, #28]
 800867e:	f003 0303 	and.w	r3, r3, #3
 8008682:	2b00      	cmp	r3, #0
 8008684:	d003      	beq.n	800868e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008686:	6878      	ldr	r0, [r7, #4]
 8008688:	f000 fe76 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 800868c:	e005      	b.n	800869a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800868e:	6878      	ldr	r0, [r7, #4]
 8008690:	f000 fe68 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008694:	6878      	ldr	r0, [r7, #4]
 8008696:	f000 fe79 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2200      	movs	r2, #0
 800869e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	691b      	ldr	r3, [r3, #16]
 80086a6:	f003 0310 	and.w	r3, r3, #16
 80086aa:	2b10      	cmp	r3, #16
 80086ac:	d122      	bne.n	80086f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	68db      	ldr	r3, [r3, #12]
 80086b4:	f003 0310 	and.w	r3, r3, #16
 80086b8:	2b10      	cmp	r3, #16
 80086ba:	d11b      	bne.n	80086f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f06f 0210 	mvn.w	r2, #16
 80086c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2208      	movs	r2, #8
 80086ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	69db      	ldr	r3, [r3, #28]
 80086d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d003      	beq.n	80086e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 fe4c 	bl	8009378 <HAL_TIM_IC_CaptureCallback>
 80086e0:	e005      	b.n	80086ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80086e2:	6878      	ldr	r0, [r7, #4]
 80086e4:	f000 fe3e 	bl	8009364 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086e8:	6878      	ldr	r0, [r7, #4]
 80086ea:	f000 fe4f 	bl	800938c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2200      	movs	r2, #0
 80086f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	691b      	ldr	r3, [r3, #16]
 80086fa:	f003 0301 	and.w	r3, r3, #1
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d10e      	bne.n	8008720 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	f003 0301 	and.w	r3, r3, #1
 800870c:	2b01      	cmp	r3, #1
 800870e:	d107      	bne.n	8008720 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	f06f 0201 	mvn.w	r2, #1
 8008718:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800871a:	6878      	ldr	r0, [r7, #4]
 800871c:	f000 fe18 	bl	8009350 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	691b      	ldr	r3, [r3, #16]
 8008726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800872a:	2b80      	cmp	r3, #128	; 0x80
 800872c:	d10e      	bne.n	800874c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	68db      	ldr	r3, [r3, #12]
 8008734:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008738:	2b80      	cmp	r3, #128	; 0x80
 800873a:	d107      	bne.n	800874c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008744:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008746:	6878      	ldr	r0, [r7, #4]
 8008748:	f001 fc42 	bl	8009fd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	691b      	ldr	r3, [r3, #16]
 8008752:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008756:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800875a:	d10e      	bne.n	800877a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68db      	ldr	r3, [r3, #12]
 8008762:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008766:	2b80      	cmp	r3, #128	; 0x80
 8008768:	d107      	bne.n	800877a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008772:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008774:	6878      	ldr	r0, [r7, #4]
 8008776:	f001 fc35 	bl	8009fe4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	691b      	ldr	r3, [r3, #16]
 8008780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008784:	2b40      	cmp	r3, #64	; 0x40
 8008786:	d10e      	bne.n	80087a6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68db      	ldr	r3, [r3, #12]
 800878e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008792:	2b40      	cmp	r3, #64	; 0x40
 8008794:	d107      	bne.n	80087a6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800879e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80087a0:	6878      	ldr	r0, [r7, #4]
 80087a2:	f000 fdfd 	bl	80093a0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	f003 0320 	and.w	r3, r3, #32
 80087b0:	2b20      	cmp	r3, #32
 80087b2:	d10e      	bne.n	80087d2 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	68db      	ldr	r3, [r3, #12]
 80087ba:	f003 0320 	and.w	r3, r3, #32
 80087be:	2b20      	cmp	r3, #32
 80087c0:	d107      	bne.n	80087d2 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f06f 0220 	mvn.w	r2, #32
 80087ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80087cc:	6878      	ldr	r0, [r7, #4]
 80087ce:	f001 fbf5 	bl	8009fbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80087d2:	bf00      	nop
 80087d4:	3708      	adds	r7, #8
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bd80      	pop	{r7, pc}
	...

080087dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80087dc:	b580      	push	{r7, lr}
 80087de:	b086      	sub	sp, #24
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	60f8      	str	r0, [r7, #12]
 80087e4:	60b9      	str	r1, [r7, #8]
 80087e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80087e8:	2300      	movs	r3, #0
 80087ea:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d016      	beq.n	8008820 <HAL_TIM_PWM_ConfigChannel+0x44>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	2b04      	cmp	r3, #4
 80087f6:	d013      	beq.n	8008820 <HAL_TIM_PWM_ConfigChannel+0x44>
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2b08      	cmp	r3, #8
 80087fc:	d010      	beq.n	8008820 <HAL_TIM_PWM_ConfigChannel+0x44>
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2b0c      	cmp	r3, #12
 8008802:	d00d      	beq.n	8008820 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b10      	cmp	r3, #16
 8008808:	d00a      	beq.n	8008820 <HAL_TIM_PWM_ConfigChannel+0x44>
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2b14      	cmp	r3, #20
 800880e:	d007      	beq.n	8008820 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2b3c      	cmp	r3, #60	; 0x3c
 8008814:	d004      	beq.n	8008820 <HAL_TIM_PWM_ConfigChannel+0x44>
 8008816:	f241 01af 	movw	r1, #4271	; 0x10af
 800881a:	4895      	ldr	r0, [pc, #596]	; (8008a70 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800881c:	f7fa fb37 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	2b60      	cmp	r3, #96	; 0x60
 8008826:	d01c      	beq.n	8008862 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2b70      	cmp	r3, #112	; 0x70
 800882e:	d018      	beq.n	8008862 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008830:	68bb      	ldr	r3, [r7, #8]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	4a8f      	ldr	r2, [pc, #572]	; (8008a74 <HAL_TIM_PWM_ConfigChannel+0x298>)
 8008836:	4293      	cmp	r3, r2
 8008838:	d013      	beq.n	8008862 <HAL_TIM_PWM_ConfigChannel+0x86>
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	4a8e      	ldr	r2, [pc, #568]	; (8008a78 <HAL_TIM_PWM_ConfigChannel+0x29c>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d00e      	beq.n	8008862 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	4a8c      	ldr	r2, [pc, #560]	; (8008a7c <HAL_TIM_PWM_ConfigChannel+0x2a0>)
 800884a:	4293      	cmp	r3, r2
 800884c:	d009      	beq.n	8008862 <HAL_TIM_PWM_ConfigChannel+0x86>
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	4a8b      	ldr	r2, [pc, #556]	; (8008a80 <HAL_TIM_PWM_ConfigChannel+0x2a4>)
 8008854:	4293      	cmp	r3, r2
 8008856:	d004      	beq.n	8008862 <HAL_TIM_PWM_ConfigChannel+0x86>
 8008858:	f241 01b0 	movw	r1, #4272	; 0x10b0
 800885c:	4884      	ldr	r0, [pc, #528]	; (8008a70 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800885e:	f7fa fb16 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 8008862:	68bb      	ldr	r3, [r7, #8]
 8008864:	689b      	ldr	r3, [r3, #8]
 8008866:	2b00      	cmp	r3, #0
 8008868:	d008      	beq.n	800887c <HAL_TIM_PWM_ConfigChannel+0xa0>
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	2b02      	cmp	r3, #2
 8008870:	d004      	beq.n	800887c <HAL_TIM_PWM_ConfigChannel+0xa0>
 8008872:	f241 01b1 	movw	r1, #4273	; 0x10b1
 8008876:	487e      	ldr	r0, [pc, #504]	; (8008a70 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008878:	f7fa fb09 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800887c:	68bb      	ldr	r3, [r7, #8]
 800887e:	691b      	ldr	r3, [r3, #16]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d008      	beq.n	8008896 <HAL_TIM_PWM_ConfigChannel+0xba>
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	2b04      	cmp	r3, #4
 800888a:	d004      	beq.n	8008896 <HAL_TIM_PWM_ConfigChannel+0xba>
 800888c:	f241 01b2 	movw	r1, #4274	; 0x10b2
 8008890:	4877      	ldr	r0, [pc, #476]	; (8008a70 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008892:	f7fa fafc 	bl	8002e8e <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800889c:	2b01      	cmp	r3, #1
 800889e:	d101      	bne.n	80088a4 <HAL_TIM_PWM_ConfigChannel+0xc8>
 80088a0:	2302      	movs	r3, #2
 80088a2:	e1f3      	b.n	8008c8c <HAL_TIM_PWM_ConfigChannel+0x4b0>
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2201      	movs	r2, #1
 80088a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	2b14      	cmp	r3, #20
 80088b0:	f200 81e4 	bhi.w	8008c7c <HAL_TIM_PWM_ConfigChannel+0x4a0>
 80088b4:	a201      	add	r2, pc, #4	; (adr r2, 80088bc <HAL_TIM_PWM_ConfigChannel+0xe0>)
 80088b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ba:	bf00      	nop
 80088bc:	08008911 	.word	0x08008911
 80088c0:	08008c7d 	.word	0x08008c7d
 80088c4:	08008c7d 	.word	0x08008c7d
 80088c8:	08008c7d 	.word	0x08008c7d
 80088cc:	080089d3 	.word	0x080089d3
 80088d0:	08008c7d 	.word	0x08008c7d
 80088d4:	08008c7d 	.word	0x08008c7d
 80088d8:	08008c7d 	.word	0x08008c7d
 80088dc:	08008ab1 	.word	0x08008ab1
 80088e0:	08008c7d 	.word	0x08008c7d
 80088e4:	08008c7d 	.word	0x08008c7d
 80088e8:	08008c7d 	.word	0x08008c7d
 80088ec:	08008b37 	.word	0x08008b37
 80088f0:	08008c7d 	.word	0x08008c7d
 80088f4:	08008c7d 	.word	0x08008c7d
 80088f8:	08008c7d 	.word	0x08008c7d
 80088fc:	08008bbf 	.word	0x08008bbf
 8008900:	08008c7d 	.word	0x08008c7d
 8008904:	08008c7d 	.word	0x08008c7d
 8008908:	08008c7d 	.word	0x08008c7d
 800890c:	08008c1d 	.word	0x08008c1d
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	4a5b      	ldr	r2, [pc, #364]	; (8008a84 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 8008916:	4293      	cmp	r3, r2
 8008918:	d03b      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008922:	d036      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	4a57      	ldr	r2, [pc, #348]	; (8008a88 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 800892a:	4293      	cmp	r3, r2
 800892c:	d031      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	4a56      	ldr	r2, [pc, #344]	; (8008a8c <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8008934:	4293      	cmp	r3, r2
 8008936:	d02c      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a54      	ldr	r2, [pc, #336]	; (8008a90 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 800893e:	4293      	cmp	r3, r2
 8008940:	d027      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	4a53      	ldr	r2, [pc, #332]	; (8008a94 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8008948:	4293      	cmp	r3, r2
 800894a:	d022      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a51      	ldr	r2, [pc, #324]	; (8008a98 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d01d      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	4a50      	ldr	r2, [pc, #320]	; (8008a9c <HAL_TIM_PWM_ConfigChannel+0x2c0>)
 800895c:	4293      	cmp	r3, r2
 800895e:	d018      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4a4e      	ldr	r2, [pc, #312]	; (8008aa0 <HAL_TIM_PWM_ConfigChannel+0x2c4>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d013      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4a4d      	ldr	r2, [pc, #308]	; (8008aa4 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d00e      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a4b      	ldr	r2, [pc, #300]	; (8008aa8 <HAL_TIM_PWM_ConfigChannel+0x2cc>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d009      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	4a4a      	ldr	r2, [pc, #296]	; (8008aac <HAL_TIM_PWM_ConfigChannel+0x2d0>)
 8008984:	4293      	cmp	r3, r2
 8008986:	d004      	beq.n	8008992 <HAL_TIM_PWM_ConfigChannel+0x1b6>
 8008988:	f241 01bc 	movw	r1, #4284	; 0x10bc
 800898c:	4838      	ldr	r0, [pc, #224]	; (8008a70 <HAL_TIM_PWM_ConfigChannel+0x294>)
 800898e:	f7fa fa7e 	bl	8002e8e <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	68b9      	ldr	r1, [r7, #8]
 8008998:	4618      	mov	r0, r3
 800899a:	f000 fdab 	bl	80094f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	699a      	ldr	r2, [r3, #24]
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	f042 0208 	orr.w	r2, r2, #8
 80089ac:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	699a      	ldr	r2, [r3, #24]
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	f022 0204 	bic.w	r2, r2, #4
 80089bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	6999      	ldr	r1, [r3, #24]
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	691a      	ldr	r2, [r3, #16]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	430a      	orrs	r2, r1
 80089ce:	619a      	str	r2, [r3, #24]
      break;
 80089d0:	e157      	b.n	8008c82 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	4a2b      	ldr	r2, [pc, #172]	; (8008a84 <HAL_TIM_PWM_ConfigChannel+0x2a8>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d027      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089e4:	d022      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4a27      	ldr	r2, [pc, #156]	; (8008a88 <HAL_TIM_PWM_ConfigChannel+0x2ac>)
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d01d      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	4a25      	ldr	r2, [pc, #148]	; (8008a8c <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d018      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a24      	ldr	r2, [pc, #144]	; (8008a90 <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d013      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	4a22      	ldr	r2, [pc, #136]	; (8008a94 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d00e      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	4a21      	ldr	r2, [pc, #132]	; (8008a98 <HAL_TIM_PWM_ConfigChannel+0x2bc>)
 8008a14:	4293      	cmp	r3, r2
 8008a16:	d009      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a21      	ldr	r2, [pc, #132]	; (8008aa4 <HAL_TIM_PWM_ConfigChannel+0x2c8>)
 8008a1e:	4293      	cmp	r3, r2
 8008a20:	d004      	beq.n	8008a2c <HAL_TIM_PWM_ConfigChannel+0x250>
 8008a22:	f241 01cd 	movw	r1, #4301	; 0x10cd
 8008a26:	4812      	ldr	r0, [pc, #72]	; (8008a70 <HAL_TIM_PWM_ConfigChannel+0x294>)
 8008a28:	f7fa fa31 	bl	8002e8e <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008a2c:	68fb      	ldr	r3, [r7, #12]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	68b9      	ldr	r1, [r7, #8]
 8008a32:	4618      	mov	r0, r3
 8008a34:	f000 fdfa 	bl	800962c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	699a      	ldr	r2, [r3, #24]
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	699a      	ldr	r2, [r3, #24]
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6999      	ldr	r1, [r3, #24]
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	691b      	ldr	r3, [r3, #16]
 8008a62:	021a      	lsls	r2, r3, #8
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	430a      	orrs	r2, r1
 8008a6a:	619a      	str	r2, [r3, #24]
      break;
 8008a6c:	e109      	b.n	8008c82 <HAL_TIM_PWM_ConfigChannel+0x4a6>
 8008a6e:	bf00      	nop
 8008a70:	0801783c 	.word	0x0801783c
 8008a74:	00010040 	.word	0x00010040
 8008a78:	00010050 	.word	0x00010050
 8008a7c:	00010060 	.word	0x00010060
 8008a80:	00010070 	.word	0x00010070
 8008a84:	40010000 	.word	0x40010000
 8008a88:	40000400 	.word	0x40000400
 8008a8c:	40000800 	.word	0x40000800
 8008a90:	40000c00 	.word	0x40000c00
 8008a94:	40010400 	.word	0x40010400
 8008a98:	40014000 	.word	0x40014000
 8008a9c:	40014400 	.word	0x40014400
 8008aa0:	40014800 	.word	0x40014800
 8008aa4:	40001800 	.word	0x40001800
 8008aa8:	40001c00 	.word	0x40001c00
 8008aac:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	4a77      	ldr	r2, [pc, #476]	; (8008c94 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	d01d      	beq.n	8008af6 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ac2:	d018      	beq.n	8008af6 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	4a73      	ldr	r2, [pc, #460]	; (8008c98 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8008aca:	4293      	cmp	r3, r2
 8008acc:	d013      	beq.n	8008af6 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	4a72      	ldr	r2, [pc, #456]	; (8008c9c <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8008ad4:	4293      	cmp	r3, r2
 8008ad6:	d00e      	beq.n	8008af6 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	4a70      	ldr	r2, [pc, #448]	; (8008ca0 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8008ade:	4293      	cmp	r3, r2
 8008ae0:	d009      	beq.n	8008af6 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008ae2:	68fb      	ldr	r3, [r7, #12]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4a6f      	ldr	r2, [pc, #444]	; (8008ca4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8008ae8:	4293      	cmp	r3, r2
 8008aea:	d004      	beq.n	8008af6 <HAL_TIM_PWM_ConfigChannel+0x31a>
 8008aec:	f241 01de 	movw	r1, #4318	; 0x10de
 8008af0:	486d      	ldr	r0, [pc, #436]	; (8008ca8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8008af2:	f7fa f9cc 	bl	8002e8e <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	68b9      	ldr	r1, [r7, #8]
 8008afc:	4618      	mov	r0, r3
 8008afe:	f000 fe35 	bl	800976c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	69da      	ldr	r2, [r3, #28]
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f042 0208 	orr.w	r2, r2, #8
 8008b10:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	69da      	ldr	r2, [r3, #28]
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f022 0204 	bic.w	r2, r2, #4
 8008b20:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	69d9      	ldr	r1, [r3, #28]
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	691a      	ldr	r2, [r3, #16]
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	430a      	orrs	r2, r1
 8008b32:	61da      	str	r2, [r3, #28]
      break;
 8008b34:	e0a5      	b.n	8008c82 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	4a56      	ldr	r2, [pc, #344]	; (8008c94 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8008b3c:	4293      	cmp	r3, r2
 8008b3e:	d01d      	beq.n	8008b7c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b48:	d018      	beq.n	8008b7c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008b4a:	68fb      	ldr	r3, [r7, #12]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a52      	ldr	r2, [pc, #328]	; (8008c98 <HAL_TIM_PWM_ConfigChannel+0x4bc>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d013      	beq.n	8008b7c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	4a50      	ldr	r2, [pc, #320]	; (8008c9c <HAL_TIM_PWM_ConfigChannel+0x4c0>)
 8008b5a:	4293      	cmp	r3, r2
 8008b5c:	d00e      	beq.n	8008b7c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a4f      	ldr	r2, [pc, #316]	; (8008ca0 <HAL_TIM_PWM_ConfigChannel+0x4c4>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d009      	beq.n	8008b7c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008b68:	68fb      	ldr	r3, [r7, #12]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a4d      	ldr	r2, [pc, #308]	; (8008ca4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d004      	beq.n	8008b7c <HAL_TIM_PWM_ConfigChannel+0x3a0>
 8008b72:	f241 01ef 	movw	r1, #4335	; 0x10ef
 8008b76:	484c      	ldr	r0, [pc, #304]	; (8008ca8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8008b78:	f7fa f989 	bl	8002e8e <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	68b9      	ldr	r1, [r7, #8]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f000 fe92 	bl	80098ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	69da      	ldr	r2, [r3, #28]
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008b96:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	69da      	ldr	r2, [r3, #28]
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ba6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	69d9      	ldr	r1, [r3, #28]
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	691b      	ldr	r3, [r3, #16]
 8008bb2:	021a      	lsls	r2, r3, #8
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	430a      	orrs	r2, r1
 8008bba:	61da      	str	r2, [r3, #28]
      break;
 8008bbc:	e061      	b.n	8008c82 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_5:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	4a34      	ldr	r2, [pc, #208]	; (8008c94 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d009      	beq.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x400>
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	4a35      	ldr	r2, [pc, #212]	; (8008ca4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8008bce:	4293      	cmp	r3, r2
 8008bd0:	d004      	beq.n	8008bdc <HAL_TIM_PWM_ConfigChannel+0x400>
 8008bd2:	f44f 5188 	mov.w	r1, #4352	; 0x1100
 8008bd6:	4834      	ldr	r0, [pc, #208]	; (8008ca8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8008bd8:	f7fa f959 	bl	8002e8e <assert_failed>

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	68b9      	ldr	r1, [r7, #8]
 8008be2:	4618      	mov	r0, r3
 8008be4:	f000 fec8 	bl	8009978 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f042 0208 	orr.w	r2, r2, #8
 8008bf6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f022 0204 	bic.w	r2, r2, #4
 8008c06:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	691a      	ldr	r2, [r3, #16]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	430a      	orrs	r2, r1
 8008c18:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008c1a:	e032      	b.n	8008c82 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    case TIM_CHANNEL_6:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a1c      	ldr	r2, [pc, #112]	; (8008c94 <HAL_TIM_PWM_ConfigChannel+0x4b8>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d009      	beq.n	8008c3a <HAL_TIM_PWM_ConfigChannel+0x45e>
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a1e      	ldr	r2, [pc, #120]	; (8008ca4 <HAL_TIM_PWM_ConfigChannel+0x4c8>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d004      	beq.n	8008c3a <HAL_TIM_PWM_ConfigChannel+0x45e>
 8008c30:	f241 1111 	movw	r1, #4369	; 0x1111
 8008c34:	481c      	ldr	r0, [pc, #112]	; (8008ca8 <HAL_TIM_PWM_ConfigChannel+0x4cc>)
 8008c36:	f7fa f92a 	bl	8002e8e <assert_failed>

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	68b9      	ldr	r1, [r7, #8]
 8008c40:	4618      	mov	r0, r3
 8008c42:	f000 feeb 	bl	8009a1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c54:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008c64:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008c6c:	68bb      	ldr	r3, [r7, #8]
 8008c6e:	691b      	ldr	r3, [r3, #16]
 8008c70:	021a      	lsls	r2, r3, #8
 8008c72:	68fb      	ldr	r3, [r7, #12]
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	430a      	orrs	r2, r1
 8008c78:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008c7a:	e002      	b.n	8008c82 <HAL_TIM_PWM_ConfigChannel+0x4a6>
    }

    default:
      status = HAL_ERROR;
 8008c7c:	2301      	movs	r3, #1
 8008c7e:	75fb      	strb	r3, [r7, #23]
      break;
 8008c80:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	2200      	movs	r2, #0
 8008c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008c8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	3718      	adds	r7, #24
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}
 8008c94:	40010000 	.word	0x40010000
 8008c98:	40000400 	.word	0x40000400
 8008c9c:	40000800 	.word	0x40000800
 8008ca0:	40000c00 	.word	0x40000c00
 8008ca4:	40010400 	.word	0x40010400
 8008ca8:	0801783c 	.word	0x0801783c

08008cac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cc0:	2b01      	cmp	r3, #1
 8008cc2:	d101      	bne.n	8008cc8 <HAL_TIM_ConfigClockSource+0x1c>
 8008cc4:	2302      	movs	r3, #2
 8008cc6:	e332      	b.n	800932e <HAL_TIM_ConfigClockSource+0x682>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2201      	movs	r2, #1
 8008ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	2202      	movs	r2, #2
 8008cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ce0:	d029      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008ce2:	683b      	ldr	r3, [r7, #0]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	2b70      	cmp	r3, #112	; 0x70
 8008ce8:	d025      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	681b      	ldr	r3, [r3, #0]
 8008cee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008cf2:	d020      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008cf4:	683b      	ldr	r3, [r7, #0]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	2b40      	cmp	r3, #64	; 0x40
 8008cfa:	d01c      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	2b50      	cmp	r3, #80	; 0x50
 8008d02:	d018      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	2b60      	cmp	r3, #96	; 0x60
 8008d0a:	d014      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d010      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	2b10      	cmp	r3, #16
 8008d1a:	d00c      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	2b20      	cmp	r3, #32
 8008d22:	d008      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	2b30      	cmp	r3, #48	; 0x30
 8008d2a:	d004      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x8a>
 8008d2c:	f241 514c 	movw	r1, #5452	; 0x154c
 8008d30:	4893      	ldr	r0, [pc, #588]	; (8008f80 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008d32:	f7fa f8ac 	bl	8002e8e <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d3e:	68ba      	ldr	r2, [r7, #8]
 8008d40:	4b90      	ldr	r3, [pc, #576]	; (8008f84 <HAL_TIM_ConfigClockSource+0x2d8>)
 8008d42:	4013      	ands	r3, r2
 8008d44:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d46:	68bb      	ldr	r3, [r7, #8]
 8008d48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008d4c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	68ba      	ldr	r2, [r7, #8]
 8008d54:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d5e:	f000 812d 	beq.w	8008fbc <HAL_TIM_ConfigClockSource+0x310>
 8008d62:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008d66:	f200 82d5 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d6e:	d02e      	beq.n	8008dce <HAL_TIM_ConfigClockSource+0x122>
 8008d70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008d74:	f200 82ce 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008d78:	2b70      	cmp	r3, #112	; 0x70
 8008d7a:	f000 8082 	beq.w	8008e82 <HAL_TIM_ConfigClockSource+0x1d6>
 8008d7e:	2b70      	cmp	r3, #112	; 0x70
 8008d80:	f200 82c8 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008d84:	2b60      	cmp	r3, #96	; 0x60
 8008d86:	f000 81e0 	beq.w	800914a <HAL_TIM_ConfigClockSource+0x49e>
 8008d8a:	2b60      	cmp	r3, #96	; 0x60
 8008d8c:	f200 82c2 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008d90:	2b50      	cmp	r3, #80	; 0x50
 8008d92:	f000 8184 	beq.w	800909e <HAL_TIM_ConfigClockSource+0x3f2>
 8008d96:	2b50      	cmp	r3, #80	; 0x50
 8008d98:	f200 82bc 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008d9c:	2b40      	cmp	r3, #64	; 0x40
 8008d9e:	f000 8237 	beq.w	8009210 <HAL_TIM_ConfigClockSource+0x564>
 8008da2:	2b40      	cmp	r3, #64	; 0x40
 8008da4:	f200 82b6 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008da8:	2b30      	cmp	r3, #48	; 0x30
 8008daa:	f000 8287 	beq.w	80092bc <HAL_TIM_ConfigClockSource+0x610>
 8008dae:	2b30      	cmp	r3, #48	; 0x30
 8008db0:	f200 82b0 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008db4:	2b20      	cmp	r3, #32
 8008db6:	f000 8281 	beq.w	80092bc <HAL_TIM_ConfigClockSource+0x610>
 8008dba:	2b20      	cmp	r3, #32
 8008dbc:	f200 82aa 	bhi.w	8009314 <HAL_TIM_ConfigClockSource+0x668>
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	f000 827b 	beq.w	80092bc <HAL_TIM_ConfigClockSource+0x610>
 8008dc6:	2b10      	cmp	r3, #16
 8008dc8:	f000 8278 	beq.w	80092bc <HAL_TIM_ConfigClockSource+0x610>
 8008dcc:	e2a2      	b.n	8009314 <HAL_TIM_ConfigClockSource+0x668>
  {
    case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	4a6d      	ldr	r2, [pc, #436]	; (8008f88 <HAL_TIM_ConfigClockSource+0x2dc>)
 8008dd4:	4293      	cmp	r3, r2
 8008dd6:	f000 82a0 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008de2:	f000 829a 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	4a68      	ldr	r2, [pc, #416]	; (8008f8c <HAL_TIM_ConfigClockSource+0x2e0>)
 8008dec:	4293      	cmp	r3, r2
 8008dee:	f000 8294 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	4a66      	ldr	r2, [pc, #408]	; (8008f90 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008df8:	4293      	cmp	r3, r2
 8008dfa:	f000 828e 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	4a64      	ldr	r2, [pc, #400]	; (8008f94 <HAL_TIM_ConfigClockSource+0x2e8>)
 8008e04:	4293      	cmp	r3, r2
 8008e06:	f000 8288 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	4a62      	ldr	r2, [pc, #392]	; (8008f98 <HAL_TIM_ConfigClockSource+0x2ec>)
 8008e10:	4293      	cmp	r3, r2
 8008e12:	f000 8282 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	4a60      	ldr	r2, [pc, #384]	; (8008f9c <HAL_TIM_ConfigClockSource+0x2f0>)
 8008e1c:	4293      	cmp	r3, r2
 8008e1e:	f000 827c 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	4a5e      	ldr	r2, [pc, #376]	; (8008fa0 <HAL_TIM_ConfigClockSource+0x2f4>)
 8008e28:	4293      	cmp	r3, r2
 8008e2a:	f000 8276 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	4a5c      	ldr	r2, [pc, #368]	; (8008fa4 <HAL_TIM_ConfigClockSource+0x2f8>)
 8008e34:	4293      	cmp	r3, r2
 8008e36:	f000 8270 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	4a5a      	ldr	r2, [pc, #360]	; (8008fa8 <HAL_TIM_ConfigClockSource+0x2fc>)
 8008e40:	4293      	cmp	r3, r2
 8008e42:	f000 826a 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	4a58      	ldr	r2, [pc, #352]	; (8008fac <HAL_TIM_ConfigClockSource+0x300>)
 8008e4c:	4293      	cmp	r3, r2
 8008e4e:	f000 8264 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	4a56      	ldr	r2, [pc, #344]	; (8008fb0 <HAL_TIM_ConfigClockSource+0x304>)
 8008e58:	4293      	cmp	r3, r2
 8008e5a:	f000 825e 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	4a54      	ldr	r2, [pc, #336]	; (8008fb4 <HAL_TIM_ConfigClockSource+0x308>)
 8008e64:	4293      	cmp	r3, r2
 8008e66:	f000 8258 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	4a52      	ldr	r2, [pc, #328]	; (8008fb8 <HAL_TIM_ConfigClockSource+0x30c>)
 8008e70:	4293      	cmp	r3, r2
 8008e72:	f000 8252 	beq.w	800931a <HAL_TIM_ConfigClockSource+0x66e>
 8008e76:	f241 5158 	movw	r1, #5464	; 0x1558
 8008e7a:	4841      	ldr	r0, [pc, #260]	; (8008f80 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008e7c:	f7fa f807 	bl	8002e8e <assert_failed>
      break;
 8008e80:	e24b      	b.n	800931a <HAL_TIM_ConfigClockSource+0x66e>
    }

    case TIM_CLOCKSOURCE_ETRMODE1:
    {
      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a40      	ldr	r2, [pc, #256]	; (8008f88 <HAL_TIM_ConfigClockSource+0x2dc>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d027      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e94:	d022      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a3c      	ldr	r2, [pc, #240]	; (8008f8c <HAL_TIM_ConfigClockSource+0x2e0>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d01d      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a3a      	ldr	r2, [pc, #232]	; (8008f90 <HAL_TIM_ConfigClockSource+0x2e4>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d018      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a39      	ldr	r2, [pc, #228]	; (8008f94 <HAL_TIM_ConfigClockSource+0x2e8>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d013      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a39      	ldr	r2, [pc, #228]	; (8008fa0 <HAL_TIM_ConfigClockSource+0x2f4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d00e      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a38      	ldr	r2, [pc, #224]	; (8008fa4 <HAL_TIM_ConfigClockSource+0x2f8>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d009      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a38      	ldr	r2, [pc, #224]	; (8008fb0 <HAL_TIM_ConfigClockSource+0x304>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d004      	beq.n	8008edc <HAL_TIM_ConfigClockSource+0x230>
 8008ed2:	f241 515f 	movw	r1, #5471	; 0x155f
 8008ed6:	482a      	ldr	r0, [pc, #168]	; (8008f80 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008ed8:	f7f9 ffd9 	bl	8002e8e <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	689b      	ldr	r3, [r3, #8]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d013      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x260>
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	689b      	ldr	r3, [r3, #8]
 8008ee8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008eec:	d00e      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x260>
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	689b      	ldr	r3, [r3, #8]
 8008ef2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ef6:	d009      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x260>
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008f00:	d004      	beq.n	8008f0c <HAL_TIM_ConfigClockSource+0x260>
 8008f02:	f241 5162 	movw	r1, #5474	; 0x1562
 8008f06:	481e      	ldr	r0, [pc, #120]	; (8008f80 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008f08:	f7f9 ffc1 	bl	8002e8e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	685b      	ldr	r3, [r3, #4]
 8008f10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f14:	d014      	beq.n	8008f40 <HAL_TIM_ConfigClockSource+0x294>
 8008f16:	683b      	ldr	r3, [r7, #0]
 8008f18:	685b      	ldr	r3, [r3, #4]
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d010      	beq.n	8008f40 <HAL_TIM_ConfigClockSource+0x294>
 8008f1e:	683b      	ldr	r3, [r7, #0]
 8008f20:	685b      	ldr	r3, [r3, #4]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d00c      	beq.n	8008f40 <HAL_TIM_ConfigClockSource+0x294>
 8008f26:	683b      	ldr	r3, [r7, #0]
 8008f28:	685b      	ldr	r3, [r3, #4]
 8008f2a:	2b02      	cmp	r3, #2
 8008f2c:	d008      	beq.n	8008f40 <HAL_TIM_ConfigClockSource+0x294>
 8008f2e:	683b      	ldr	r3, [r7, #0]
 8008f30:	685b      	ldr	r3, [r3, #4]
 8008f32:	2b0a      	cmp	r3, #10
 8008f34:	d004      	beq.n	8008f40 <HAL_TIM_ConfigClockSource+0x294>
 8008f36:	f241 5163 	movw	r1, #5475	; 0x1563
 8008f3a:	4811      	ldr	r0, [pc, #68]	; (8008f80 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008f3c:	f7f9 ffa7 	bl	8002e8e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8008f40:	683b      	ldr	r3, [r7, #0]
 8008f42:	68db      	ldr	r3, [r3, #12]
 8008f44:	2b0f      	cmp	r3, #15
 8008f46:	d904      	bls.n	8008f52 <HAL_TIM_ConfigClockSource+0x2a6>
 8008f48:	f241 5164 	movw	r1, #5476	; 0x1564
 8008f4c:	480c      	ldr	r0, [pc, #48]	; (8008f80 <HAL_TIM_ConfigClockSource+0x2d4>)
 8008f4e:	f7f9 ff9e 	bl	8002e8e <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6818      	ldr	r0, [r3, #0]
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	6899      	ldr	r1, [r3, #8]
 8008f5a:	683b      	ldr	r3, [r7, #0]
 8008f5c:	685a      	ldr	r2, [r3, #4]
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	68db      	ldr	r3, [r3, #12]
 8008f62:	f000 fe29 	bl	8009bb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	689b      	ldr	r3, [r3, #8]
 8008f6c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008f74:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	68ba      	ldr	r2, [r7, #8]
 8008f7c:	609a      	str	r2, [r3, #8]
      break;
 8008f7e:	e1cd      	b.n	800931c <HAL_TIM_ConfigClockSource+0x670>
 8008f80:	0801783c 	.word	0x0801783c
 8008f84:	fffeff88 	.word	0xfffeff88
 8008f88:	40010000 	.word	0x40010000
 8008f8c:	40000400 	.word	0x40000400
 8008f90:	40000800 	.word	0x40000800
 8008f94:	40000c00 	.word	0x40000c00
 8008f98:	40001000 	.word	0x40001000
 8008f9c:	40001400 	.word	0x40001400
 8008fa0:	40010400 	.word	0x40010400
 8008fa4:	40014000 	.word	0x40014000
 8008fa8:	40014400 	.word	0x40014400
 8008fac:	40014800 	.word	0x40014800
 8008fb0:	40001800 	.word	0x40001800
 8008fb4:	40001c00 	.word	0x40001c00
 8008fb8:	40002000 	.word	0x40002000
    }

    case TIM_CLOCKSOURCE_ETRMODE2:
    {
      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	4a8d      	ldr	r2, [pc, #564]	; (80091f8 <HAL_TIM_ConfigClockSource+0x54c>)
 8008fc2:	4293      	cmp	r3, r2
 8008fc4:	d01d      	beq.n	8009002 <HAL_TIM_ConfigClockSource+0x356>
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fce:	d018      	beq.n	8009002 <HAL_TIM_ConfigClockSource+0x356>
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a89      	ldr	r2, [pc, #548]	; (80091fc <HAL_TIM_ConfigClockSource+0x550>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d013      	beq.n	8009002 <HAL_TIM_ConfigClockSource+0x356>
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	4a88      	ldr	r2, [pc, #544]	; (8009200 <HAL_TIM_ConfigClockSource+0x554>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d00e      	beq.n	8009002 <HAL_TIM_ConfigClockSource+0x356>
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a86      	ldr	r2, [pc, #536]	; (8009204 <HAL_TIM_ConfigClockSource+0x558>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d009      	beq.n	8009002 <HAL_TIM_ConfigClockSource+0x356>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a85      	ldr	r2, [pc, #532]	; (8009208 <HAL_TIM_ConfigClockSource+0x55c>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d004      	beq.n	8009002 <HAL_TIM_ConfigClockSource+0x356>
 8008ff8:	f241 5177 	movw	r1, #5495	; 0x1577
 8008ffc:	4883      	ldr	r0, [pc, #524]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 8008ffe:	f7f9 ff46 	bl	8002e8e <assert_failed>

      /* Check ETR input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	689b      	ldr	r3, [r3, #8]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d013      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x386>
 800900a:	683b      	ldr	r3, [r7, #0]
 800900c:	689b      	ldr	r3, [r3, #8]
 800900e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009012:	d00e      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x386>
 8009014:	683b      	ldr	r3, [r7, #0]
 8009016:	689b      	ldr	r3, [r3, #8]
 8009018:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800901c:	d009      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x386>
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	689b      	ldr	r3, [r3, #8]
 8009022:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009026:	d004      	beq.n	8009032 <HAL_TIM_ConfigClockSource+0x386>
 8009028:	f241 517a 	movw	r1, #5498	; 0x157a
 800902c:	4877      	ldr	r0, [pc, #476]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 800902e:	f7f9 ff2e 	bl	8002e8e <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	685b      	ldr	r3, [r3, #4]
 8009036:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800903a:	d014      	beq.n	8009066 <HAL_TIM_ConfigClockSource+0x3ba>
 800903c:	683b      	ldr	r3, [r7, #0]
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	2b00      	cmp	r3, #0
 8009042:	d010      	beq.n	8009066 <HAL_TIM_ConfigClockSource+0x3ba>
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	685b      	ldr	r3, [r3, #4]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d00c      	beq.n	8009066 <HAL_TIM_ConfigClockSource+0x3ba>
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	2b02      	cmp	r3, #2
 8009052:	d008      	beq.n	8009066 <HAL_TIM_ConfigClockSource+0x3ba>
 8009054:	683b      	ldr	r3, [r7, #0]
 8009056:	685b      	ldr	r3, [r3, #4]
 8009058:	2b0a      	cmp	r3, #10
 800905a:	d004      	beq.n	8009066 <HAL_TIM_ConfigClockSource+0x3ba>
 800905c:	f241 517b 	movw	r1, #5499	; 0x157b
 8009060:	486a      	ldr	r0, [pc, #424]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 8009062:	f7f9 ff14 	bl	8002e8e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	2b0f      	cmp	r3, #15
 800906c:	d904      	bls.n	8009078 <HAL_TIM_ConfigClockSource+0x3cc>
 800906e:	f241 517c 	movw	r1, #5500	; 0x157c
 8009072:	4866      	ldr	r0, [pc, #408]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 8009074:	f7f9 ff0b 	bl	8002e8e <assert_failed>

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	6818      	ldr	r0, [r3, #0]
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	6899      	ldr	r1, [r3, #8]
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	685a      	ldr	r2, [r3, #4]
 8009084:	683b      	ldr	r3, [r7, #0]
 8009086:	68db      	ldr	r3, [r3, #12]
 8009088:	f000 fd96 	bl	8009bb8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	689a      	ldr	r2, [r3, #8]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800909a:	609a      	str	r2, [r3, #8]
      break;
 800909c:	e13e      	b.n	800931c <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI1:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	4a55      	ldr	r2, [pc, #340]	; (80091f8 <HAL_TIM_ConfigClockSource+0x54c>)
 80090a4:	4293      	cmp	r3, r2
 80090a6:	d01d      	beq.n	80090e4 <HAL_TIM_ConfigClockSource+0x438>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80090b0:	d018      	beq.n	80090e4 <HAL_TIM_ConfigClockSource+0x438>
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	4a51      	ldr	r2, [pc, #324]	; (80091fc <HAL_TIM_ConfigClockSource+0x550>)
 80090b8:	4293      	cmp	r3, r2
 80090ba:	d013      	beq.n	80090e4 <HAL_TIM_ConfigClockSource+0x438>
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a4f      	ldr	r2, [pc, #316]	; (8009200 <HAL_TIM_ConfigClockSource+0x554>)
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d00e      	beq.n	80090e4 <HAL_TIM_ConfigClockSource+0x438>
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a4e      	ldr	r2, [pc, #312]	; (8009204 <HAL_TIM_ConfigClockSource+0x558>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d009      	beq.n	80090e4 <HAL_TIM_ConfigClockSource+0x438>
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	4a4c      	ldr	r2, [pc, #304]	; (8009208 <HAL_TIM_ConfigClockSource+0x55c>)
 80090d6:	4293      	cmp	r3, r2
 80090d8:	d004      	beq.n	80090e4 <HAL_TIM_ConfigClockSource+0x438>
 80090da:	f241 518b 	movw	r1, #5515	; 0x158b
 80090de:	484b      	ldr	r0, [pc, #300]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 80090e0:	f7f9 fed5 	bl	8002e8e <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 80090e4:	683b      	ldr	r3, [r7, #0]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80090ec:	d014      	beq.n	8009118 <HAL_TIM_ConfigClockSource+0x46c>
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	685b      	ldr	r3, [r3, #4]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d010      	beq.n	8009118 <HAL_TIM_ConfigClockSource+0x46c>
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	685b      	ldr	r3, [r3, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d00c      	beq.n	8009118 <HAL_TIM_ConfigClockSource+0x46c>
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	685b      	ldr	r3, [r3, #4]
 8009102:	2b02      	cmp	r3, #2
 8009104:	d008      	beq.n	8009118 <HAL_TIM_ConfigClockSource+0x46c>
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	2b0a      	cmp	r3, #10
 800910c:	d004      	beq.n	8009118 <HAL_TIM_ConfigClockSource+0x46c>
 800910e:	f241 518e 	movw	r1, #5518	; 0x158e
 8009112:	483e      	ldr	r0, [pc, #248]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 8009114:	f7f9 febb 	bl	8002e8e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8009118:	683b      	ldr	r3, [r7, #0]
 800911a:	68db      	ldr	r3, [r3, #12]
 800911c:	2b0f      	cmp	r3, #15
 800911e:	d904      	bls.n	800912a <HAL_TIM_ConfigClockSource+0x47e>
 8009120:	f241 518f 	movw	r1, #5519	; 0x158f
 8009124:	4839      	ldr	r0, [pc, #228]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 8009126:	f7f9 feb2 	bl	8002e8e <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	6818      	ldr	r0, [r3, #0]
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	6859      	ldr	r1, [r3, #4]
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	68db      	ldr	r3, [r3, #12]
 8009136:	461a      	mov	r2, r3
 8009138:	f000 fcc4 	bl	8009ac4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	2150      	movs	r1, #80	; 0x50
 8009142:	4618      	mov	r0, r3
 8009144:	f000 fd1d 	bl	8009b82 <TIM_ITRx_SetConfig>
      break;
 8009148:	e0e8      	b.n	800931c <HAL_TIM_ConfigClockSource+0x670>
    }

    case TIM_CLOCKSOURCE_TI2:
    {
      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a2a      	ldr	r2, [pc, #168]	; (80091f8 <HAL_TIM_ConfigClockSource+0x54c>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d01d      	beq.n	8009190 <HAL_TIM_ConfigClockSource+0x4e4>
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800915c:	d018      	beq.n	8009190 <HAL_TIM_ConfigClockSource+0x4e4>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	4a26      	ldr	r2, [pc, #152]	; (80091fc <HAL_TIM_ConfigClockSource+0x550>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d013      	beq.n	8009190 <HAL_TIM_ConfigClockSource+0x4e4>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	4a24      	ldr	r2, [pc, #144]	; (8009200 <HAL_TIM_ConfigClockSource+0x554>)
 800916e:	4293      	cmp	r3, r2
 8009170:	d00e      	beq.n	8009190 <HAL_TIM_ConfigClockSource+0x4e4>
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	4a23      	ldr	r2, [pc, #140]	; (8009204 <HAL_TIM_ConfigClockSource+0x558>)
 8009178:	4293      	cmp	r3, r2
 800917a:	d009      	beq.n	8009190 <HAL_TIM_ConfigClockSource+0x4e4>
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	4a21      	ldr	r2, [pc, #132]	; (8009208 <HAL_TIM_ConfigClockSource+0x55c>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d004      	beq.n	8009190 <HAL_TIM_ConfigClockSource+0x4e4>
 8009186:	f241 519b 	movw	r1, #5531	; 0x159b
 800918a:	4820      	ldr	r0, [pc, #128]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 800918c:	f7f9 fe7f 	bl	8002e8e <assert_failed>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	685b      	ldr	r3, [r3, #4]
 8009194:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009198:	d014      	beq.n	80091c4 <HAL_TIM_ConfigClockSource+0x518>
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d010      	beq.n	80091c4 <HAL_TIM_ConfigClockSource+0x518>
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d00c      	beq.n	80091c4 <HAL_TIM_ConfigClockSource+0x518>
 80091aa:	683b      	ldr	r3, [r7, #0]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	2b02      	cmp	r3, #2
 80091b0:	d008      	beq.n	80091c4 <HAL_TIM_ConfigClockSource+0x518>
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	685b      	ldr	r3, [r3, #4]
 80091b6:	2b0a      	cmp	r3, #10
 80091b8:	d004      	beq.n	80091c4 <HAL_TIM_ConfigClockSource+0x518>
 80091ba:	f241 519e 	movw	r1, #5534	; 0x159e
 80091be:	4813      	ldr	r0, [pc, #76]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 80091c0:	f7f9 fe65 	bl	8002e8e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 80091c4:	683b      	ldr	r3, [r7, #0]
 80091c6:	68db      	ldr	r3, [r3, #12]
 80091c8:	2b0f      	cmp	r3, #15
 80091ca:	d904      	bls.n	80091d6 <HAL_TIM_ConfigClockSource+0x52a>
 80091cc:	f241 519f 	movw	r1, #5535	; 0x159f
 80091d0:	480e      	ldr	r0, [pc, #56]	; (800920c <HAL_TIM_ConfigClockSource+0x560>)
 80091d2:	f7f9 fe5c 	bl	8002e8e <assert_failed>

      TIM_TI2_ConfigInputStage(htim->Instance,
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	6818      	ldr	r0, [r3, #0]
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	6859      	ldr	r1, [r3, #4]
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	68db      	ldr	r3, [r3, #12]
 80091e2:	461a      	mov	r2, r3
 80091e4:	f000 fc9d 	bl	8009b22 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	2160      	movs	r1, #96	; 0x60
 80091ee:	4618      	mov	r0, r3
 80091f0:	f000 fcc7 	bl	8009b82 <TIM_ITRx_SetConfig>
      break;
 80091f4:	e092      	b.n	800931c <HAL_TIM_ConfigClockSource+0x670>
 80091f6:	bf00      	nop
 80091f8:	40010000 	.word	0x40010000
 80091fc:	40000400 	.word	0x40000400
 8009200:	40000800 	.word	0x40000800
 8009204:	40000c00 	.word	0x40000c00
 8009208:	40010400 	.word	0x40010400
 800920c:	0801783c 	.word	0x0801783c
    }

    case TIM_CLOCKSOURCE_TI1ED:
    {
      /* Check whether or not the timer instance supports external clock mode 1 */
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a48      	ldr	r2, [pc, #288]	; (8009338 <HAL_TIM_ConfigClockSource+0x68c>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d01d      	beq.n	8009256 <HAL_TIM_ConfigClockSource+0x5aa>
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009222:	d018      	beq.n	8009256 <HAL_TIM_ConfigClockSource+0x5aa>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a44      	ldr	r2, [pc, #272]	; (800933c <HAL_TIM_ConfigClockSource+0x690>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d013      	beq.n	8009256 <HAL_TIM_ConfigClockSource+0x5aa>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a43      	ldr	r2, [pc, #268]	; (8009340 <HAL_TIM_ConfigClockSource+0x694>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d00e      	beq.n	8009256 <HAL_TIM_ConfigClockSource+0x5aa>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4a41      	ldr	r2, [pc, #260]	; (8009344 <HAL_TIM_ConfigClockSource+0x698>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d009      	beq.n	8009256 <HAL_TIM_ConfigClockSource+0x5aa>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a40      	ldr	r2, [pc, #256]	; (8009348 <HAL_TIM_ConfigClockSource+0x69c>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d004      	beq.n	8009256 <HAL_TIM_ConfigClockSource+0x5aa>
 800924c:	f241 51ab 	movw	r1, #5547	; 0x15ab
 8009250:	483e      	ldr	r0, [pc, #248]	; (800934c <HAL_TIM_ConfigClockSource+0x6a0>)
 8009252:	f7f9 fe1c 	bl	8002e8e <assert_failed>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	685b      	ldr	r3, [r3, #4]
 800925a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800925e:	d014      	beq.n	800928a <HAL_TIM_ConfigClockSource+0x5de>
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d010      	beq.n	800928a <HAL_TIM_ConfigClockSource+0x5de>
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d00c      	beq.n	800928a <HAL_TIM_ConfigClockSource+0x5de>
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	2b02      	cmp	r3, #2
 8009276:	d008      	beq.n	800928a <HAL_TIM_ConfigClockSource+0x5de>
 8009278:	683b      	ldr	r3, [r7, #0]
 800927a:	685b      	ldr	r3, [r3, #4]
 800927c:	2b0a      	cmp	r3, #10
 800927e:	d004      	beq.n	800928a <HAL_TIM_ConfigClockSource+0x5de>
 8009280:	f241 51ae 	movw	r1, #5550	; 0x15ae
 8009284:	4831      	ldr	r0, [pc, #196]	; (800934c <HAL_TIM_ConfigClockSource+0x6a0>)
 8009286:	f7f9 fe02 	bl	8002e8e <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	68db      	ldr	r3, [r3, #12]
 800928e:	2b0f      	cmp	r3, #15
 8009290:	d904      	bls.n	800929c <HAL_TIM_ConfigClockSource+0x5f0>
 8009292:	f241 51af 	movw	r1, #5551	; 0x15af
 8009296:	482d      	ldr	r0, [pc, #180]	; (800934c <HAL_TIM_ConfigClockSource+0x6a0>)
 8009298:	f7f9 fdf9 	bl	8002e8e <assert_failed>

      TIM_TI1_ConfigInputStage(htim->Instance,
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6818      	ldr	r0, [r3, #0]
 80092a0:	683b      	ldr	r3, [r7, #0]
 80092a2:	6859      	ldr	r1, [r3, #4]
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	461a      	mov	r2, r3
 80092aa:	f000 fc0b 	bl	8009ac4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	2140      	movs	r1, #64	; 0x40
 80092b4:	4618      	mov	r0, r3
 80092b6:	f000 fc64 	bl	8009b82 <TIM_ITRx_SetConfig>
      break;
 80092ba:	e02f      	b.n	800931c <HAL_TIM_ConfigClockSource+0x670>
    case TIM_CLOCKSOURCE_ITR1:
    case TIM_CLOCKSOURCE_ITR2:
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	4a1d      	ldr	r2, [pc, #116]	; (8009338 <HAL_TIM_ConfigClockSource+0x68c>)
 80092c2:	4293      	cmp	r3, r2
 80092c4:	d01d      	beq.n	8009302 <HAL_TIM_ConfigClockSource+0x656>
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80092ce:	d018      	beq.n	8009302 <HAL_TIM_ConfigClockSource+0x656>
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a19      	ldr	r2, [pc, #100]	; (800933c <HAL_TIM_ConfigClockSource+0x690>)
 80092d6:	4293      	cmp	r3, r2
 80092d8:	d013      	beq.n	8009302 <HAL_TIM_ConfigClockSource+0x656>
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	4a18      	ldr	r2, [pc, #96]	; (8009340 <HAL_TIM_ConfigClockSource+0x694>)
 80092e0:	4293      	cmp	r3, r2
 80092e2:	d00e      	beq.n	8009302 <HAL_TIM_ConfigClockSource+0x656>
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	4a16      	ldr	r2, [pc, #88]	; (8009344 <HAL_TIM_ConfigClockSource+0x698>)
 80092ea:	4293      	cmp	r3, r2
 80092ec:	d009      	beq.n	8009302 <HAL_TIM_ConfigClockSource+0x656>
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	4a15      	ldr	r2, [pc, #84]	; (8009348 <HAL_TIM_ConfigClockSource+0x69c>)
 80092f4:	4293      	cmp	r3, r2
 80092f6:	d004      	beq.n	8009302 <HAL_TIM_ConfigClockSource+0x656>
 80092f8:	f241 51be 	movw	r1, #5566	; 0x15be
 80092fc:	4813      	ldr	r0, [pc, #76]	; (800934c <HAL_TIM_ConfigClockSource+0x6a0>)
 80092fe:	f7f9 fdc6 	bl	8002e8e <assert_failed>

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681a      	ldr	r2, [r3, #0]
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	4619      	mov	r1, r3
 800930c:	4610      	mov	r0, r2
 800930e:	f000 fc38 	bl	8009b82 <TIM_ITRx_SetConfig>
      break;
 8009312:	e003      	b.n	800931c <HAL_TIM_ConfigClockSource+0x670>
    }

    default:
      status = HAL_ERROR;
 8009314:	2301      	movs	r3, #1
 8009316:	73fb      	strb	r3, [r7, #15]
      break;
 8009318:	e000      	b.n	800931c <HAL_TIM_ConfigClockSource+0x670>
      break;
 800931a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800932c:	7bfb      	ldrb	r3, [r7, #15]
}
 800932e:	4618      	mov	r0, r3
 8009330:	3710      	adds	r7, #16
 8009332:	46bd      	mov	sp, r7
 8009334:	bd80      	pop	{r7, pc}
 8009336:	bf00      	nop
 8009338:	40010000 	.word	0x40010000
 800933c:	40000400 	.word	0x40000400
 8009340:	40000800 	.word	0x40000800
 8009344:	40000c00 	.word	0x40000c00
 8009348:	40010400 	.word	0x40010400
 800934c:	0801783c 	.word	0x0801783c

08009350 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009350:	b480      	push	{r7}
 8009352:	b083      	sub	sp, #12
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009358:	bf00      	nop
 800935a:	370c      	adds	r7, #12
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009364:	b480      	push	{r7}
 8009366:	b083      	sub	sp, #12
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800936c:	bf00      	nop
 800936e:	370c      	adds	r7, #12
 8009370:	46bd      	mov	sp, r7
 8009372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009376:	4770      	bx	lr

08009378 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009378:	b480      	push	{r7}
 800937a:	b083      	sub	sp, #12
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009380:	bf00      	nop
 8009382:	370c      	adds	r7, #12
 8009384:	46bd      	mov	sp, r7
 8009386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800938a:	4770      	bx	lr

0800938c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800938c:	b480      	push	{r7}
 800938e:	b083      	sub	sp, #12
 8009390:	af00      	add	r7, sp, #0
 8009392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009394:	bf00      	nop
 8009396:	370c      	adds	r7, #12
 8009398:	46bd      	mov	sp, r7
 800939a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939e:	4770      	bx	lr

080093a0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80093a8:	bf00      	nop
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b085      	sub	sp, #20
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a40      	ldr	r2, [pc, #256]	; (80094c8 <TIM_Base_SetConfig+0x114>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d013      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80093d2:	d00f      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a3d      	ldr	r2, [pc, #244]	; (80094cc <TIM_Base_SetConfig+0x118>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d00b      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	4a3c      	ldr	r2, [pc, #240]	; (80094d0 <TIM_Base_SetConfig+0x11c>)
 80093e0:	4293      	cmp	r3, r2
 80093e2:	d007      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	4a3b      	ldr	r2, [pc, #236]	; (80094d4 <TIM_Base_SetConfig+0x120>)
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d003      	beq.n	80093f4 <TIM_Base_SetConfig+0x40>
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	4a3a      	ldr	r2, [pc, #232]	; (80094d8 <TIM_Base_SetConfig+0x124>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	d108      	bne.n	8009406 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093fa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	685b      	ldr	r3, [r3, #4]
 8009400:	68fa      	ldr	r2, [r7, #12]
 8009402:	4313      	orrs	r3, r2
 8009404:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a2f      	ldr	r2, [pc, #188]	; (80094c8 <TIM_Base_SetConfig+0x114>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d02b      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009414:	d027      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a2c      	ldr	r2, [pc, #176]	; (80094cc <TIM_Base_SetConfig+0x118>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d023      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a2b      	ldr	r2, [pc, #172]	; (80094d0 <TIM_Base_SetConfig+0x11c>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d01f      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a2a      	ldr	r2, [pc, #168]	; (80094d4 <TIM_Base_SetConfig+0x120>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d01b      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a29      	ldr	r2, [pc, #164]	; (80094d8 <TIM_Base_SetConfig+0x124>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d017      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a28      	ldr	r2, [pc, #160]	; (80094dc <TIM_Base_SetConfig+0x128>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d013      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a27      	ldr	r2, [pc, #156]	; (80094e0 <TIM_Base_SetConfig+0x12c>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d00f      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a26      	ldr	r2, [pc, #152]	; (80094e4 <TIM_Base_SetConfig+0x130>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d00b      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	4a25      	ldr	r2, [pc, #148]	; (80094e8 <TIM_Base_SetConfig+0x134>)
 8009452:	4293      	cmp	r3, r2
 8009454:	d007      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	4a24      	ldr	r2, [pc, #144]	; (80094ec <TIM_Base_SetConfig+0x138>)
 800945a:	4293      	cmp	r3, r2
 800945c:	d003      	beq.n	8009466 <TIM_Base_SetConfig+0xb2>
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	4a23      	ldr	r2, [pc, #140]	; (80094f0 <TIM_Base_SetConfig+0x13c>)
 8009462:	4293      	cmp	r3, r2
 8009464:	d108      	bne.n	8009478 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800946c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800946e:	683b      	ldr	r3, [r7, #0]
 8009470:	68db      	ldr	r3, [r3, #12]
 8009472:	68fa      	ldr	r2, [r7, #12]
 8009474:	4313      	orrs	r3, r2
 8009476:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800947e:	683b      	ldr	r3, [r7, #0]
 8009480:	695b      	ldr	r3, [r3, #20]
 8009482:	4313      	orrs	r3, r2
 8009484:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	68fa      	ldr	r2, [r7, #12]
 800948a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	689a      	ldr	r2, [r3, #8]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	681a      	ldr	r2, [r3, #0]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	4a0a      	ldr	r2, [pc, #40]	; (80094c8 <TIM_Base_SetConfig+0x114>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d003      	beq.n	80094ac <TIM_Base_SetConfig+0xf8>
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	4a0c      	ldr	r2, [pc, #48]	; (80094d8 <TIM_Base_SetConfig+0x124>)
 80094a8:	4293      	cmp	r3, r2
 80094aa:	d103      	bne.n	80094b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80094ac:	683b      	ldr	r3, [r7, #0]
 80094ae:	691a      	ldr	r2, [r3, #16]
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	2201      	movs	r2, #1
 80094b8:	615a      	str	r2, [r3, #20]
}
 80094ba:	bf00      	nop
 80094bc:	3714      	adds	r7, #20
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr
 80094c6:	bf00      	nop
 80094c8:	40010000 	.word	0x40010000
 80094cc:	40000400 	.word	0x40000400
 80094d0:	40000800 	.word	0x40000800
 80094d4:	40000c00 	.word	0x40000c00
 80094d8:	40010400 	.word	0x40010400
 80094dc:	40014000 	.word	0x40014000
 80094e0:	40014400 	.word	0x40014400
 80094e4:	40014800 	.word	0x40014800
 80094e8:	40001800 	.word	0x40001800
 80094ec:	40001c00 	.word	0x40001c00
 80094f0:	40002000 	.word	0x40002000

080094f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b086      	sub	sp, #24
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	f023 0201 	bic.w	r2, r3, #1
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	6a1b      	ldr	r3, [r3, #32]
 800950e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800951c:	68fa      	ldr	r2, [r7, #12]
 800951e:	4b3f      	ldr	r3, [pc, #252]	; (800961c <TIM_OC1_SetConfig+0x128>)
 8009520:	4013      	ands	r3, r2
 8009522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f023 0303 	bic.w	r3, r3, #3
 800952a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68fa      	ldr	r2, [r7, #12]
 8009532:	4313      	orrs	r3, r2
 8009534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	f023 0302 	bic.w	r3, r3, #2
 800953c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	4313      	orrs	r3, r2
 8009546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a35      	ldr	r2, [pc, #212]	; (8009620 <TIM_OC1_SetConfig+0x12c>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d003      	beq.n	8009558 <TIM_OC1_SetConfig+0x64>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a34      	ldr	r2, [pc, #208]	; (8009624 <TIM_OC1_SetConfig+0x130>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d119      	bne.n	800958c <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	68db      	ldr	r3, [r3, #12]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d008      	beq.n	8009572 <TIM_OC1_SetConfig+0x7e>
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	2b08      	cmp	r3, #8
 8009566:	d004      	beq.n	8009572 <TIM_OC1_SetConfig+0x7e>
 8009568:	f641 3167 	movw	r1, #7015	; 0x1b67
 800956c:	482e      	ldr	r0, [pc, #184]	; (8009628 <TIM_OC1_SetConfig+0x134>)
 800956e:	f7f9 fc8e 	bl	8002e8e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009572:	697b      	ldr	r3, [r7, #20]
 8009574:	f023 0308 	bic.w	r3, r3, #8
 8009578:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800957a:	683b      	ldr	r3, [r7, #0]
 800957c:	68db      	ldr	r3, [r3, #12]
 800957e:	697a      	ldr	r2, [r7, #20]
 8009580:	4313      	orrs	r3, r2
 8009582:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	f023 0304 	bic.w	r3, r3, #4
 800958a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	4a24      	ldr	r2, [pc, #144]	; (8009620 <TIM_OC1_SetConfig+0x12c>)
 8009590:	4293      	cmp	r3, r2
 8009592:	d003      	beq.n	800959c <TIM_OC1_SetConfig+0xa8>
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	4a23      	ldr	r2, [pc, #140]	; (8009624 <TIM_OC1_SetConfig+0x130>)
 8009598:	4293      	cmp	r3, r2
 800959a:	d12d      	bne.n	80095f8 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	699b      	ldr	r3, [r3, #24]
 80095a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80095a4:	d008      	beq.n	80095b8 <TIM_OC1_SetConfig+0xc4>
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	699b      	ldr	r3, [r3, #24]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d004      	beq.n	80095b8 <TIM_OC1_SetConfig+0xc4>
 80095ae:	f641 3174 	movw	r1, #7028	; 0x1b74
 80095b2:	481d      	ldr	r0, [pc, #116]	; (8009628 <TIM_OC1_SetConfig+0x134>)
 80095b4:	f7f9 fc6b 	bl	8002e8e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80095b8:	683b      	ldr	r3, [r7, #0]
 80095ba:	695b      	ldr	r3, [r3, #20]
 80095bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80095c0:	d008      	beq.n	80095d4 <TIM_OC1_SetConfig+0xe0>
 80095c2:	683b      	ldr	r3, [r7, #0]
 80095c4:	695b      	ldr	r3, [r3, #20]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d004      	beq.n	80095d4 <TIM_OC1_SetConfig+0xe0>
 80095ca:	f641 3175 	movw	r1, #7029	; 0x1b75
 80095ce:	4816      	ldr	r0, [pc, #88]	; (8009628 <TIM_OC1_SetConfig+0x134>)
 80095d0:	f7f9 fc5d 	bl	8002e8e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80095da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80095e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80095e4:	683b      	ldr	r3, [r7, #0]
 80095e6:	695b      	ldr	r3, [r3, #20]
 80095e8:	693a      	ldr	r2, [r7, #16]
 80095ea:	4313      	orrs	r3, r2
 80095ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80095ee:	683b      	ldr	r3, [r7, #0]
 80095f0:	699b      	ldr	r3, [r3, #24]
 80095f2:	693a      	ldr	r2, [r7, #16]
 80095f4:	4313      	orrs	r3, r2
 80095f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	693a      	ldr	r2, [r7, #16]
 80095fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	68fa      	ldr	r2, [r7, #12]
 8009602:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009604:	683b      	ldr	r3, [r7, #0]
 8009606:	685a      	ldr	r2, [r3, #4]
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	697a      	ldr	r2, [r7, #20]
 8009610:	621a      	str	r2, [r3, #32]
}
 8009612:	bf00      	nop
 8009614:	3718      	adds	r7, #24
 8009616:	46bd      	mov	sp, r7
 8009618:	bd80      	pop	{r7, pc}
 800961a:	bf00      	nop
 800961c:	fffeff8f 	.word	0xfffeff8f
 8009620:	40010000 	.word	0x40010000
 8009624:	40010400 	.word	0x40010400
 8009628:	0801783c 	.word	0x0801783c

0800962c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	6078      	str	r0, [r7, #4]
 8009634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6a1b      	ldr	r3, [r3, #32]
 800963a:	f023 0210 	bic.w	r2, r3, #16
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6a1b      	ldr	r3, [r3, #32]
 8009646:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	685b      	ldr	r3, [r3, #4]
 800964c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009654:	68fa      	ldr	r2, [r7, #12]
 8009656:	4b41      	ldr	r3, [pc, #260]	; (800975c <TIM_OC2_SetConfig+0x130>)
 8009658:	4013      	ands	r3, r2
 800965a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	021b      	lsls	r3, r3, #8
 800966a:	68fa      	ldr	r2, [r7, #12]
 800966c:	4313      	orrs	r3, r2
 800966e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009670:	697b      	ldr	r3, [r7, #20]
 8009672:	f023 0320 	bic.w	r3, r3, #32
 8009676:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	689b      	ldr	r3, [r3, #8]
 800967c:	011b      	lsls	r3, r3, #4
 800967e:	697a      	ldr	r2, [r7, #20]
 8009680:	4313      	orrs	r3, r2
 8009682:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	4a36      	ldr	r2, [pc, #216]	; (8009760 <TIM_OC2_SetConfig+0x134>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d003      	beq.n	8009694 <TIM_OC2_SetConfig+0x68>
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	4a35      	ldr	r2, [pc, #212]	; (8009764 <TIM_OC2_SetConfig+0x138>)
 8009690:	4293      	cmp	r3, r2
 8009692:	d11a      	bne.n	80096ca <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8009694:	683b      	ldr	r3, [r7, #0]
 8009696:	68db      	ldr	r3, [r3, #12]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d008      	beq.n	80096ae <TIM_OC2_SetConfig+0x82>
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	2b08      	cmp	r3, #8
 80096a2:	d004      	beq.n	80096ae <TIM_OC2_SetConfig+0x82>
 80096a4:	f641 31b2 	movw	r1, #7090	; 0x1bb2
 80096a8:	482f      	ldr	r0, [pc, #188]	; (8009768 <TIM_OC2_SetConfig+0x13c>)
 80096aa:	f7f9 fbf0 	bl	8002e8e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096ae:	697b      	ldr	r3, [r7, #20]
 80096b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	68db      	ldr	r3, [r3, #12]
 80096ba:	011b      	lsls	r3, r3, #4
 80096bc:	697a      	ldr	r2, [r7, #20]
 80096be:	4313      	orrs	r3, r2
 80096c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096c2:	697b      	ldr	r3, [r7, #20]
 80096c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80096c8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	4a24      	ldr	r2, [pc, #144]	; (8009760 <TIM_OC2_SetConfig+0x134>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d003      	beq.n	80096da <TIM_OC2_SetConfig+0xae>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	4a23      	ldr	r2, [pc, #140]	; (8009764 <TIM_OC2_SetConfig+0x138>)
 80096d6:	4293      	cmp	r3, r2
 80096d8:	d12f      	bne.n	800973a <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80096da:	683b      	ldr	r3, [r7, #0]
 80096dc:	699b      	ldr	r3, [r3, #24]
 80096de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096e2:	d008      	beq.n	80096f6 <TIM_OC2_SetConfig+0xca>
 80096e4:	683b      	ldr	r3, [r7, #0]
 80096e6:	699b      	ldr	r3, [r3, #24]
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d004      	beq.n	80096f6 <TIM_OC2_SetConfig+0xca>
 80096ec:	f44f 51de 	mov.w	r1, #7104	; 0x1bc0
 80096f0:	481d      	ldr	r0, [pc, #116]	; (8009768 <TIM_OC2_SetConfig+0x13c>)
 80096f2:	f7f9 fbcc 	bl	8002e8e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	695b      	ldr	r3, [r3, #20]
 80096fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096fe:	d008      	beq.n	8009712 <TIM_OC2_SetConfig+0xe6>
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	695b      	ldr	r3, [r3, #20]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d004      	beq.n	8009712 <TIM_OC2_SetConfig+0xe6>
 8009708:	f641 31c1 	movw	r1, #7105	; 0x1bc1
 800970c:	4816      	ldr	r0, [pc, #88]	; (8009768 <TIM_OC2_SetConfig+0x13c>)
 800970e:	f7f9 fbbe 	bl	8002e8e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009712:	693b      	ldr	r3, [r7, #16]
 8009714:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009718:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800971a:	693b      	ldr	r3, [r7, #16]
 800971c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009720:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	695b      	ldr	r3, [r3, #20]
 8009726:	009b      	lsls	r3, r3, #2
 8009728:	693a      	ldr	r2, [r7, #16]
 800972a:	4313      	orrs	r3, r2
 800972c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	699b      	ldr	r3, [r3, #24]
 8009732:	009b      	lsls	r3, r3, #2
 8009734:	693a      	ldr	r2, [r7, #16]
 8009736:	4313      	orrs	r3, r2
 8009738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	693a      	ldr	r2, [r7, #16]
 800973e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	68fa      	ldr	r2, [r7, #12]
 8009744:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	685a      	ldr	r2, [r3, #4]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	697a      	ldr	r2, [r7, #20]
 8009752:	621a      	str	r2, [r3, #32]
}
 8009754:	bf00      	nop
 8009756:	3718      	adds	r7, #24
 8009758:	46bd      	mov	sp, r7
 800975a:	bd80      	pop	{r7, pc}
 800975c:	feff8fff 	.word	0xfeff8fff
 8009760:	40010000 	.word	0x40010000
 8009764:	40010400 	.word	0x40010400
 8009768:	0801783c 	.word	0x0801783c

0800976c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b086      	sub	sp, #24
 8009770:	af00      	add	r7, sp, #0
 8009772:	6078      	str	r0, [r7, #4]
 8009774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	6a1b      	ldr	r3, [r3, #32]
 800977a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	6a1b      	ldr	r3, [r3, #32]
 8009786:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	69db      	ldr	r3, [r3, #28]
 8009792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009794:	68fa      	ldr	r2, [r7, #12]
 8009796:	4b41      	ldr	r3, [pc, #260]	; (800989c <TIM_OC3_SetConfig+0x130>)
 8009798:	4013      	ands	r3, r2
 800979a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	f023 0303 	bic.w	r3, r3, #3
 80097a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	68fa      	ldr	r2, [r7, #12]
 80097aa:	4313      	orrs	r3, r2
 80097ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80097b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	689b      	ldr	r3, [r3, #8]
 80097ba:	021b      	lsls	r3, r3, #8
 80097bc:	697a      	ldr	r2, [r7, #20]
 80097be:	4313      	orrs	r3, r2
 80097c0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	4a36      	ldr	r2, [pc, #216]	; (80098a0 <TIM_OC3_SetConfig+0x134>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d003      	beq.n	80097d2 <TIM_OC3_SetConfig+0x66>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a35      	ldr	r2, [pc, #212]	; (80098a4 <TIM_OC3_SetConfig+0x138>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d11a      	bne.n	8009808 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	68db      	ldr	r3, [r3, #12]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d008      	beq.n	80097ec <TIM_OC3_SetConfig+0x80>
 80097da:	683b      	ldr	r3, [r7, #0]
 80097dc:	68db      	ldr	r3, [r3, #12]
 80097de:	2b08      	cmp	r3, #8
 80097e0:	d004      	beq.n	80097ec <TIM_OC3_SetConfig+0x80>
 80097e2:	f641 31fd 	movw	r1, #7165	; 0x1bfd
 80097e6:	4830      	ldr	r0, [pc, #192]	; (80098a8 <TIM_OC3_SetConfig+0x13c>)
 80097e8:	f7f9 fb51 	bl	8002e8e <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80097f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	68db      	ldr	r3, [r3, #12]
 80097f8:	021b      	lsls	r3, r3, #8
 80097fa:	697a      	ldr	r2, [r7, #20]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009800:	697b      	ldr	r3, [r7, #20]
 8009802:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009806:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a25      	ldr	r2, [pc, #148]	; (80098a0 <TIM_OC3_SetConfig+0x134>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d003      	beq.n	8009818 <TIM_OC3_SetConfig+0xac>
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	4a24      	ldr	r2, [pc, #144]	; (80098a4 <TIM_OC3_SetConfig+0x138>)
 8009814:	4293      	cmp	r3, r2
 8009816:	d12f      	bne.n	8009878 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	699b      	ldr	r3, [r3, #24]
 800981c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009820:	d008      	beq.n	8009834 <TIM_OC3_SetConfig+0xc8>
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	699b      	ldr	r3, [r3, #24]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d004      	beq.n	8009834 <TIM_OC3_SetConfig+0xc8>
 800982a:	f641 410a 	movw	r1, #7178	; 0x1c0a
 800982e:	481e      	ldr	r0, [pc, #120]	; (80098a8 <TIM_OC3_SetConfig+0x13c>)
 8009830:	f7f9 fb2d 	bl	8002e8e <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	695b      	ldr	r3, [r3, #20]
 8009838:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800983c:	d008      	beq.n	8009850 <TIM_OC3_SetConfig+0xe4>
 800983e:	683b      	ldr	r3, [r7, #0]
 8009840:	695b      	ldr	r3, [r3, #20]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d004      	beq.n	8009850 <TIM_OC3_SetConfig+0xe4>
 8009846:	f641 410b 	movw	r1, #7179	; 0x1c0b
 800984a:	4817      	ldr	r0, [pc, #92]	; (80098a8 <TIM_OC3_SetConfig+0x13c>)
 800984c:	f7f9 fb1f 	bl	8002e8e <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009850:	693b      	ldr	r3, [r7, #16]
 8009852:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009856:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800985e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	695b      	ldr	r3, [r3, #20]
 8009864:	011b      	lsls	r3, r3, #4
 8009866:	693a      	ldr	r2, [r7, #16]
 8009868:	4313      	orrs	r3, r2
 800986a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	011b      	lsls	r3, r3, #4
 8009872:	693a      	ldr	r2, [r7, #16]
 8009874:	4313      	orrs	r3, r2
 8009876:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	693a      	ldr	r2, [r7, #16]
 800987c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	68fa      	ldr	r2, [r7, #12]
 8009882:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009884:	683b      	ldr	r3, [r7, #0]
 8009886:	685a      	ldr	r2, [r3, #4]
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	697a      	ldr	r2, [r7, #20]
 8009890:	621a      	str	r2, [r3, #32]
}
 8009892:	bf00      	nop
 8009894:	3718      	adds	r7, #24
 8009896:	46bd      	mov	sp, r7
 8009898:	bd80      	pop	{r7, pc}
 800989a:	bf00      	nop
 800989c:	fffeff8f 	.word	0xfffeff8f
 80098a0:	40010000 	.word	0x40010000
 80098a4:	40010400 	.word	0x40010400
 80098a8:	0801783c 	.word	0x0801783c

080098ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b086      	sub	sp, #24
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
 80098b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	6a1b      	ldr	r3, [r3, #32]
 80098ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	6a1b      	ldr	r3, [r3, #32]
 80098c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	685b      	ldr	r3, [r3, #4]
 80098cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	69db      	ldr	r3, [r3, #28]
 80098d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	4b24      	ldr	r3, [pc, #144]	; (8009968 <TIM_OC4_SetConfig+0xbc>)
 80098d8:	4013      	ands	r3, r2
 80098da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80098e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80098e4:	683b      	ldr	r3, [r7, #0]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	021b      	lsls	r3, r3, #8
 80098ea:	68fa      	ldr	r2, [r7, #12]
 80098ec:	4313      	orrs	r3, r2
 80098ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80098f0:	693b      	ldr	r3, [r7, #16]
 80098f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80098f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	689b      	ldr	r3, [r3, #8]
 80098fc:	031b      	lsls	r3, r3, #12
 80098fe:	693a      	ldr	r2, [r7, #16]
 8009900:	4313      	orrs	r3, r2
 8009902:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	4a19      	ldr	r2, [pc, #100]	; (800996c <TIM_OC4_SetConfig+0xc0>)
 8009908:	4293      	cmp	r3, r2
 800990a:	d003      	beq.n	8009914 <TIM_OC4_SetConfig+0x68>
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	4a18      	ldr	r2, [pc, #96]	; (8009970 <TIM_OC4_SetConfig+0xc4>)
 8009910:	4293      	cmp	r3, r2
 8009912:	d117      	bne.n	8009944 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	695b      	ldr	r3, [r3, #20]
 8009918:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800991c:	d008      	beq.n	8009930 <TIM_OC4_SetConfig+0x84>
 800991e:	683b      	ldr	r3, [r7, #0]
 8009920:	695b      	ldr	r3, [r3, #20]
 8009922:	2b00      	cmp	r3, #0
 8009924:	d004      	beq.n	8009930 <TIM_OC4_SetConfig+0x84>
 8009926:	f641 4149 	movw	r1, #7241	; 0x1c49
 800992a:	4812      	ldr	r0, [pc, #72]	; (8009974 <TIM_OC4_SetConfig+0xc8>)
 800992c:	f7f9 faaf 	bl	8002e8e <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009930:	697b      	ldr	r3, [r7, #20]
 8009932:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009936:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	695b      	ldr	r3, [r3, #20]
 800993c:	019b      	lsls	r3, r3, #6
 800993e:	697a      	ldr	r2, [r7, #20]
 8009940:	4313      	orrs	r3, r2
 8009942:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	697a      	ldr	r2, [r7, #20]
 8009948:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	685a      	ldr	r2, [r3, #4]
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	693a      	ldr	r2, [r7, #16]
 800995c:	621a      	str	r2, [r3, #32]
}
 800995e:	bf00      	nop
 8009960:	3718      	adds	r7, #24
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop
 8009968:	feff8fff 	.word	0xfeff8fff
 800996c:	40010000 	.word	0x40010000
 8009970:	40010400 	.word	0x40010400
 8009974:	0801783c 	.word	0x0801783c

08009978 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009978:	b480      	push	{r7}
 800997a:	b087      	sub	sp, #28
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6a1b      	ldr	r3, [r3, #32]
 8009986:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	6a1b      	ldr	r3, [r3, #32]
 8009992:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800999e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80099a0:	68fa      	ldr	r2, [r7, #12]
 80099a2:	4b1b      	ldr	r3, [pc, #108]	; (8009a10 <TIM_OC5_SetConfig+0x98>)
 80099a4:	4013      	ands	r3, r2
 80099a6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	68fa      	ldr	r2, [r7, #12]
 80099ae:	4313      	orrs	r3, r2
 80099b0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80099b2:	693b      	ldr	r3, [r7, #16]
 80099b4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80099b8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80099ba:	683b      	ldr	r3, [r7, #0]
 80099bc:	689b      	ldr	r3, [r3, #8]
 80099be:	041b      	lsls	r3, r3, #16
 80099c0:	693a      	ldr	r2, [r7, #16]
 80099c2:	4313      	orrs	r3, r2
 80099c4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	4a12      	ldr	r2, [pc, #72]	; (8009a14 <TIM_OC5_SetConfig+0x9c>)
 80099ca:	4293      	cmp	r3, r2
 80099cc:	d003      	beq.n	80099d6 <TIM_OC5_SetConfig+0x5e>
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	4a11      	ldr	r2, [pc, #68]	; (8009a18 <TIM_OC5_SetConfig+0xa0>)
 80099d2:	4293      	cmp	r3, r2
 80099d4:	d109      	bne.n	80099ea <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80099d6:	697b      	ldr	r3, [r7, #20]
 80099d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099dc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80099de:	683b      	ldr	r3, [r7, #0]
 80099e0:	695b      	ldr	r3, [r3, #20]
 80099e2:	021b      	lsls	r3, r3, #8
 80099e4:	697a      	ldr	r2, [r7, #20]
 80099e6:	4313      	orrs	r3, r2
 80099e8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	697a      	ldr	r2, [r7, #20]
 80099ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	68fa      	ldr	r2, [r7, #12]
 80099f4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	685a      	ldr	r2, [r3, #4]
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	693a      	ldr	r2, [r7, #16]
 8009a02:	621a      	str	r2, [r3, #32]
}
 8009a04:	bf00      	nop
 8009a06:	371c      	adds	r7, #28
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr
 8009a10:	fffeff8f 	.word	0xfffeff8f
 8009a14:	40010000 	.word	0x40010000
 8009a18:	40010400 	.word	0x40010400

08009a1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b087      	sub	sp, #28
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
 8009a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	6a1b      	ldr	r3, [r3, #32]
 8009a2a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	6a1b      	ldr	r3, [r3, #32]
 8009a36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	685b      	ldr	r3, [r3, #4]
 8009a3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009a44:	68fa      	ldr	r2, [r7, #12]
 8009a46:	4b1c      	ldr	r3, [pc, #112]	; (8009ab8 <TIM_OC6_SetConfig+0x9c>)
 8009a48:	4013      	ands	r3, r2
 8009a4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	021b      	lsls	r3, r3, #8
 8009a52:	68fa      	ldr	r2, [r7, #12]
 8009a54:	4313      	orrs	r3, r2
 8009a56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009a58:	693b      	ldr	r3, [r7, #16]
 8009a5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009a5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009a60:	683b      	ldr	r3, [r7, #0]
 8009a62:	689b      	ldr	r3, [r3, #8]
 8009a64:	051b      	lsls	r3, r3, #20
 8009a66:	693a      	ldr	r2, [r7, #16]
 8009a68:	4313      	orrs	r3, r2
 8009a6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	4a13      	ldr	r2, [pc, #76]	; (8009abc <TIM_OC6_SetConfig+0xa0>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d003      	beq.n	8009a7c <TIM_OC6_SetConfig+0x60>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	4a12      	ldr	r2, [pc, #72]	; (8009ac0 <TIM_OC6_SetConfig+0xa4>)
 8009a78:	4293      	cmp	r3, r2
 8009a7a:	d109      	bne.n	8009a90 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009a82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009a84:	683b      	ldr	r3, [r7, #0]
 8009a86:	695b      	ldr	r3, [r3, #20]
 8009a88:	029b      	lsls	r3, r3, #10
 8009a8a:	697a      	ldr	r2, [r7, #20]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	697a      	ldr	r2, [r7, #20]
 8009a94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	68fa      	ldr	r2, [r7, #12]
 8009a9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009a9c:	683b      	ldr	r3, [r7, #0]
 8009a9e:	685a      	ldr	r2, [r3, #4]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	693a      	ldr	r2, [r7, #16]
 8009aa8:	621a      	str	r2, [r3, #32]
}
 8009aaa:	bf00      	nop
 8009aac:	371c      	adds	r7, #28
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ab4:	4770      	bx	lr
 8009ab6:	bf00      	nop
 8009ab8:	feff8fff 	.word	0xfeff8fff
 8009abc:	40010000 	.word	0x40010000
 8009ac0:	40010400 	.word	0x40010400

08009ac4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b087      	sub	sp, #28
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	6a1b      	ldr	r3, [r3, #32]
 8009ad4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	6a1b      	ldr	r3, [r3, #32]
 8009ada:	f023 0201 	bic.w	r2, r3, #1
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	699b      	ldr	r3, [r3, #24]
 8009ae6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009aee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	011b      	lsls	r3, r3, #4
 8009af4:	693a      	ldr	r2, [r7, #16]
 8009af6:	4313      	orrs	r3, r2
 8009af8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	f023 030a 	bic.w	r3, r3, #10
 8009b00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009b02:	697a      	ldr	r2, [r7, #20]
 8009b04:	68bb      	ldr	r3, [r7, #8]
 8009b06:	4313      	orrs	r3, r2
 8009b08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	693a      	ldr	r2, [r7, #16]
 8009b0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	697a      	ldr	r2, [r7, #20]
 8009b14:	621a      	str	r2, [r3, #32]
}
 8009b16:	bf00      	nop
 8009b18:	371c      	adds	r7, #28
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b20:	4770      	bx	lr

08009b22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009b22:	b480      	push	{r7}
 8009b24:	b087      	sub	sp, #28
 8009b26:	af00      	add	r7, sp, #0
 8009b28:	60f8      	str	r0, [r7, #12]
 8009b2a:	60b9      	str	r1, [r7, #8]
 8009b2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	6a1b      	ldr	r3, [r3, #32]
 8009b32:	f023 0210 	bic.w	r2, r3, #16
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	699b      	ldr	r3, [r3, #24]
 8009b3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	6a1b      	ldr	r3, [r3, #32]
 8009b44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009b46:	697b      	ldr	r3, [r7, #20]
 8009b48:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009b4c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	031b      	lsls	r3, r3, #12
 8009b52:	697a      	ldr	r2, [r7, #20]
 8009b54:	4313      	orrs	r3, r2
 8009b56:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009b58:	693b      	ldr	r3, [r7, #16]
 8009b5a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009b5e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	011b      	lsls	r3, r3, #4
 8009b64:	693a      	ldr	r2, [r7, #16]
 8009b66:	4313      	orrs	r3, r2
 8009b68:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	697a      	ldr	r2, [r7, #20]
 8009b6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	693a      	ldr	r2, [r7, #16]
 8009b74:	621a      	str	r2, [r3, #32]
}
 8009b76:	bf00      	nop
 8009b78:	371c      	adds	r7, #28
 8009b7a:	46bd      	mov	sp, r7
 8009b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b80:	4770      	bx	lr

08009b82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009b82:	b480      	push	{r7}
 8009b84:	b085      	sub	sp, #20
 8009b86:	af00      	add	r7, sp, #0
 8009b88:	6078      	str	r0, [r7, #4]
 8009b8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	689b      	ldr	r3, [r3, #8]
 8009b90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009b98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009b9a:	683a      	ldr	r2, [r7, #0]
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	4313      	orrs	r3, r2
 8009ba0:	f043 0307 	orr.w	r3, r3, #7
 8009ba4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	68fa      	ldr	r2, [r7, #12]
 8009baa:	609a      	str	r2, [r3, #8]
}
 8009bac:	bf00      	nop
 8009bae:	3714      	adds	r7, #20
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb6:	4770      	bx	lr

08009bb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009bb8:	b480      	push	{r7}
 8009bba:	b087      	sub	sp, #28
 8009bbc:	af00      	add	r7, sp, #0
 8009bbe:	60f8      	str	r0, [r7, #12]
 8009bc0:	60b9      	str	r1, [r7, #8]
 8009bc2:	607a      	str	r2, [r7, #4]
 8009bc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	689b      	ldr	r3, [r3, #8]
 8009bca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009bcc:	697b      	ldr	r3, [r7, #20]
 8009bce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009bd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	021a      	lsls	r2, r3, #8
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	431a      	orrs	r2, r3
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	4313      	orrs	r3, r2
 8009be0:	697a      	ldr	r2, [r7, #20]
 8009be2:	4313      	orrs	r3, r2
 8009be4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	697a      	ldr	r2, [r7, #20]
 8009bea:	609a      	str	r2, [r3, #8]
}
 8009bec:	bf00      	nop
 8009bee:	371c      	adds	r7, #28
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bf6:	4770      	bx	lr

08009bf8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b086      	sub	sp, #24
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	4a35      	ldr	r2, [pc, #212]	; (8009cdc <TIM_CCxChannelCmd+0xe4>)
 8009c08:	4293      	cmp	r3, r2
 8009c0a:	d030      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009c12:	d02c      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	4a32      	ldr	r2, [pc, #200]	; (8009ce0 <TIM_CCxChannelCmd+0xe8>)
 8009c18:	4293      	cmp	r3, r2
 8009c1a:	d028      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	4a31      	ldr	r2, [pc, #196]	; (8009ce4 <TIM_CCxChannelCmd+0xec>)
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d024      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	4a30      	ldr	r2, [pc, #192]	; (8009ce8 <TIM_CCxChannelCmd+0xf0>)
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d020      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	4a2f      	ldr	r2, [pc, #188]	; (8009cec <TIM_CCxChannelCmd+0xf4>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d01c      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	4a2e      	ldr	r2, [pc, #184]	; (8009cf0 <TIM_CCxChannelCmd+0xf8>)
 8009c38:	4293      	cmp	r3, r2
 8009c3a:	d018      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	4a2d      	ldr	r2, [pc, #180]	; (8009cf4 <TIM_CCxChannelCmd+0xfc>)
 8009c40:	4293      	cmp	r3, r2
 8009c42:	d014      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	4a2c      	ldr	r2, [pc, #176]	; (8009cf8 <TIM_CCxChannelCmd+0x100>)
 8009c48:	4293      	cmp	r3, r2
 8009c4a:	d010      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	4a2b      	ldr	r2, [pc, #172]	; (8009cfc <TIM_CCxChannelCmd+0x104>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d00c      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	4a2a      	ldr	r2, [pc, #168]	; (8009d00 <TIM_CCxChannelCmd+0x108>)
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d008      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4a29      	ldr	r2, [pc, #164]	; (8009d04 <TIM_CCxChannelCmd+0x10c>)
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d004      	beq.n	8009c6e <TIM_CCxChannelCmd+0x76>
 8009c64:	f641 61a1 	movw	r1, #7841	; 0x1ea1
 8009c68:	4827      	ldr	r0, [pc, #156]	; (8009d08 <TIM_CCxChannelCmd+0x110>)
 8009c6a:	f7f9 f910 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 8009c6e:	68bb      	ldr	r3, [r7, #8]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d016      	beq.n	8009ca2 <TIM_CCxChannelCmd+0xaa>
 8009c74:	68bb      	ldr	r3, [r7, #8]
 8009c76:	2b04      	cmp	r3, #4
 8009c78:	d013      	beq.n	8009ca2 <TIM_CCxChannelCmd+0xaa>
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	2b08      	cmp	r3, #8
 8009c7e:	d010      	beq.n	8009ca2 <TIM_CCxChannelCmd+0xaa>
 8009c80:	68bb      	ldr	r3, [r7, #8]
 8009c82:	2b0c      	cmp	r3, #12
 8009c84:	d00d      	beq.n	8009ca2 <TIM_CCxChannelCmd+0xaa>
 8009c86:	68bb      	ldr	r3, [r7, #8]
 8009c88:	2b10      	cmp	r3, #16
 8009c8a:	d00a      	beq.n	8009ca2 <TIM_CCxChannelCmd+0xaa>
 8009c8c:	68bb      	ldr	r3, [r7, #8]
 8009c8e:	2b14      	cmp	r3, #20
 8009c90:	d007      	beq.n	8009ca2 <TIM_CCxChannelCmd+0xaa>
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	2b3c      	cmp	r3, #60	; 0x3c
 8009c96:	d004      	beq.n	8009ca2 <TIM_CCxChannelCmd+0xaa>
 8009c98:	f641 61a2 	movw	r1, #7842	; 0x1ea2
 8009c9c:	481a      	ldr	r0, [pc, #104]	; (8009d08 <TIM_CCxChannelCmd+0x110>)
 8009c9e:	f7f9 f8f6 	bl	8002e8e <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	f003 031f 	and.w	r3, r3, #31
 8009ca8:	2201      	movs	r2, #1
 8009caa:	fa02 f303 	lsl.w	r3, r2, r3
 8009cae:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	6a1a      	ldr	r2, [r3, #32]
 8009cb4:	697b      	ldr	r3, [r7, #20]
 8009cb6:	43db      	mvns	r3, r3
 8009cb8:	401a      	ands	r2, r3
 8009cba:	68fb      	ldr	r3, [r7, #12]
 8009cbc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	6a1a      	ldr	r2, [r3, #32]
 8009cc2:	68bb      	ldr	r3, [r7, #8]
 8009cc4:	f003 031f 	and.w	r3, r3, #31
 8009cc8:	6879      	ldr	r1, [r7, #4]
 8009cca:	fa01 f303 	lsl.w	r3, r1, r3
 8009cce:	431a      	orrs	r2, r3
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	621a      	str	r2, [r3, #32]
}
 8009cd4:	bf00      	nop
 8009cd6:	3718      	adds	r7, #24
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	40010000 	.word	0x40010000
 8009ce0:	40000400 	.word	0x40000400
 8009ce4:	40000800 	.word	0x40000800
 8009ce8:	40000c00 	.word	0x40000c00
 8009cec:	40010400 	.word	0x40010400
 8009cf0:	40014000 	.word	0x40014000
 8009cf4:	40014400 	.word	0x40014400
 8009cf8:	40014800 	.word	0x40014800
 8009cfc:	40001800 	.word	0x40001800
 8009d00:	40001c00 	.word	0x40001c00
 8009d04:	40002000 	.word	0x40002000
 8009d08:	0801783c 	.word	0x0801783c

08009d0c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009d0c:	b580      	push	{r7, lr}
 8009d0e:	b084      	sub	sp, #16
 8009d10:	af00      	add	r7, sp, #0
 8009d12:	6078      	str	r0, [r7, #4]
 8009d14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	4a32      	ldr	r2, [pc, #200]	; (8009de4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d027      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d28:	d022      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a2e      	ldr	r2, [pc, #184]	; (8009de8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d01d      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	4a2c      	ldr	r2, [pc, #176]	; (8009dec <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009d3a:	4293      	cmp	r3, r2
 8009d3c:	d018      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a2b      	ldr	r2, [pc, #172]	; (8009df0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d013      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4a29      	ldr	r2, [pc, #164]	; (8009df4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d00e      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a28      	ldr	r2, [pc, #160]	; (8009df8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d009      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a26      	ldr	r2, [pc, #152]	; (8009dfc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d004      	beq.n	8009d70 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 8009d66:	f240 71b6 	movw	r1, #1974	; 0x7b6
 8009d6a:	4825      	ldr	r0, [pc, #148]	; (8009e00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009d6c:	f7f9 f88f 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 8009d70:	683b      	ldr	r3, [r7, #0]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d020      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009d78:	683b      	ldr	r3, [r7, #0]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	2b10      	cmp	r3, #16
 8009d7e:	d01c      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009d80:	683b      	ldr	r3, [r7, #0]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	2b20      	cmp	r3, #32
 8009d86:	d018      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2b30      	cmp	r3, #48	; 0x30
 8009d8e:	d014      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009d90:	683b      	ldr	r3, [r7, #0]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	2b40      	cmp	r3, #64	; 0x40
 8009d96:	d010      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	2b50      	cmp	r3, #80	; 0x50
 8009d9e:	d00c      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b60      	cmp	r3, #96	; 0x60
 8009da6:	d008      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	2b70      	cmp	r3, #112	; 0x70
 8009dae:	d004      	beq.n	8009dba <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8009db0:	f240 71b7 	movw	r1, #1975	; 0x7b7
 8009db4:	4812      	ldr	r0, [pc, #72]	; (8009e00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009db6:	f7f9 f86a 	bl	8002e8e <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	689b      	ldr	r3, [r3, #8]
 8009dbe:	2b80      	cmp	r3, #128	; 0x80
 8009dc0:	d008      	beq.n	8009dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dc2:	683b      	ldr	r3, [r7, #0]
 8009dc4:	689b      	ldr	r3, [r3, #8]
 8009dc6:	2b00      	cmp	r3, #0
 8009dc8:	d004      	beq.n	8009dd4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009dca:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 8009dce:	480c      	ldr	r0, [pc, #48]	; (8009e00 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009dd0:	f7f9 f85d 	bl	8002e8e <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dda:	2b01      	cmp	r3, #1
 8009ddc:	d112      	bne.n	8009e04 <HAL_TIMEx_MasterConfigSynchronization+0xf8>
 8009dde:	2302      	movs	r3, #2
 8009de0:	e0d7      	b.n	8009f92 <HAL_TIMEx_MasterConfigSynchronization+0x286>
 8009de2:	bf00      	nop
 8009de4:	40010000 	.word	0x40010000
 8009de8:	40000400 	.word	0x40000400
 8009dec:	40000800 	.word	0x40000800
 8009df0:	40000c00 	.word	0x40000c00
 8009df4:	40001000 	.word	0x40001000
 8009df8:	40001400 	.word	0x40001400
 8009dfc:	40010400 	.word	0x40010400
 8009e00:	08017874 	.word	0x08017874
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	2202      	movs	r2, #2
 8009e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	689b      	ldr	r3, [r3, #8]
 8009e22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	4a5c      	ldr	r2, [pc, #368]	; (8009f9c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8009e2a:	4293      	cmp	r3, r2
 8009e2c:	d004      	beq.n	8009e38 <HAL_TIMEx_MasterConfigSynchronization+0x12c>
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	4a5b      	ldr	r2, [pc, #364]	; (8009fa0 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8009e34:	4293      	cmp	r3, r2
 8009e36:	d161      	bne.n	8009efc <HAL_TIMEx_MasterConfigSynchronization+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
 8009e38:	683b      	ldr	r3, [r7, #0]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d054      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e40:	683b      	ldr	r3, [r7, #0]
 8009e42:	685b      	ldr	r3, [r3, #4]
 8009e44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e48:	d04f      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e4a:	683b      	ldr	r3, [r7, #0]
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e52:	d04a      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009e5c:	d045      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	685b      	ldr	r3, [r3, #4]
 8009e62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e66:	d040      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	685b      	ldr	r3, [r3, #4]
 8009e6c:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8009e70:	d03b      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009e7a:	d036      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e7c:	683b      	ldr	r3, [r7, #0]
 8009e7e:	685b      	ldr	r3, [r3, #4]
 8009e80:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8009e84:	d031      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e86:	683b      	ldr	r3, [r7, #0]
 8009e88:	685b      	ldr	r3, [r3, #4]
 8009e8a:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8009e8e:	d02c      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009e98:	d027      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	685b      	ldr	r3, [r3, #4]
 8009e9e:	f5b3 0f10 	cmp.w	r3, #9437184	; 0x900000
 8009ea2:	d022      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009ea4:	683b      	ldr	r3, [r7, #0]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	f5b3 0f20 	cmp.w	r3, #10485760	; 0xa00000
 8009eac:	d01d      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009eae:	683b      	ldr	r3, [r7, #0]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	f5b3 0f30 	cmp.w	r3, #11534336	; 0xb00000
 8009eb6:	d018      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	685b      	ldr	r3, [r3, #4]
 8009ebc:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009ec0:	d013      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009ec2:	683b      	ldr	r3, [r7, #0]
 8009ec4:	685b      	ldr	r3, [r3, #4]
 8009ec6:	f5b3 0f50 	cmp.w	r3, #13631488	; 0xd00000
 8009eca:	d00e      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009ecc:	683b      	ldr	r3, [r7, #0]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	f5b3 0f60 	cmp.w	r3, #14680064	; 0xe00000
 8009ed4:	d009      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009ed6:	683b      	ldr	r3, [r7, #0]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	f5b3 0f70 	cmp.w	r3, #15728640	; 0xf00000
 8009ede:	d004      	beq.n	8009eea <HAL_TIMEx_MasterConfigSynchronization+0x1de>
 8009ee0:	f240 71ca 	movw	r1, #1994	; 0x7ca
 8009ee4:	482f      	ldr	r0, [pc, #188]	; (8009fa4 <HAL_TIMEx_MasterConfigSynchronization+0x298>)
 8009ee6:	f7f8 ffd2 	bl	8002e8e <assert_failed>

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009ef0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	68fa      	ldr	r2, [r7, #12]
 8009ef8:	4313      	orrs	r3, r2
 8009efa:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009efc:	68fb      	ldr	r3, [r7, #12]
 8009efe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	68fa      	ldr	r2, [r7, #12]
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	68fa      	ldr	r2, [r7, #12]
 8009f14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a20      	ldr	r2, [pc, #128]	; (8009f9c <HAL_TIMEx_MasterConfigSynchronization+0x290>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d022      	beq.n	8009f66 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f28:	d01d      	beq.n	8009f66 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a1e      	ldr	r2, [pc, #120]	; (8009fa8 <HAL_TIMEx_MasterConfigSynchronization+0x29c>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d018      	beq.n	8009f66 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a1c      	ldr	r2, [pc, #112]	; (8009fac <HAL_TIMEx_MasterConfigSynchronization+0x2a0>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d013      	beq.n	8009f66 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a1b      	ldr	r2, [pc, #108]	; (8009fb0 <HAL_TIMEx_MasterConfigSynchronization+0x2a4>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d00e      	beq.n	8009f66 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a14      	ldr	r2, [pc, #80]	; (8009fa0 <HAL_TIMEx_MasterConfigSynchronization+0x294>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d009      	beq.n	8009f66 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	4a17      	ldr	r2, [pc, #92]	; (8009fb4 <HAL_TIMEx_MasterConfigSynchronization+0x2a8>)
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d004      	beq.n	8009f66 <HAL_TIMEx_MasterConfigSynchronization+0x25a>
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	4a15      	ldr	r2, [pc, #84]	; (8009fb8 <HAL_TIMEx_MasterConfigSynchronization+0x2ac>)
 8009f62:	4293      	cmp	r3, r2
 8009f64:	d10c      	bne.n	8009f80 <HAL_TIMEx_MasterConfigSynchronization+0x274>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009f66:	68bb      	ldr	r3, [r7, #8]
 8009f68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	689b      	ldr	r3, [r3, #8]
 8009f72:	68ba      	ldr	r2, [r7, #8]
 8009f74:	4313      	orrs	r3, r2
 8009f76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68ba      	ldr	r2, [r7, #8]
 8009f7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2201      	movs	r2, #1
 8009f84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009f90:	2300      	movs	r3, #0
}
 8009f92:	4618      	mov	r0, r3
 8009f94:	3710      	adds	r7, #16
 8009f96:	46bd      	mov	sp, r7
 8009f98:	bd80      	pop	{r7, pc}
 8009f9a:	bf00      	nop
 8009f9c:	40010000 	.word	0x40010000
 8009fa0:	40010400 	.word	0x40010400
 8009fa4:	08017874 	.word	0x08017874
 8009fa8:	40000400 	.word	0x40000400
 8009fac:	40000800 	.word	0x40000800
 8009fb0:	40000c00 	.word	0x40000c00
 8009fb4:	40014000 	.word	0x40014000
 8009fb8:	40001800 	.word	0x40001800

08009fbc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009fc4:	bf00      	nop
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009fd8:	bf00      	nop
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009fec:	bf00      	nop
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b082      	sub	sp, #8
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	2b00      	cmp	r3, #0
 800a004:	d101      	bne.n	800a00a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a006:	2301      	movs	r3, #1
 800a008:	e09f      	b.n	800a14a <HAL_UART_Init+0x152>
  }

  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	699b      	ldr	r3, [r3, #24]
 800a00e:	2b00      	cmp	r3, #0
 800a010:	d02d      	beq.n	800a06e <HAL_UART_Init+0x76>
  {
    /* Check the parameters */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	4a4f      	ldr	r2, [pc, #316]	; (800a154 <HAL_UART_Init+0x15c>)
 800a018:	4293      	cmp	r3, r2
 800a01a:	d055      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	681b      	ldr	r3, [r3, #0]
 800a020:	4a4d      	ldr	r2, [pc, #308]	; (800a158 <HAL_UART_Init+0x160>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d050      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4a4c      	ldr	r2, [pc, #304]	; (800a15c <HAL_UART_Init+0x164>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d04b      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a4a      	ldr	r2, [pc, #296]	; (800a160 <HAL_UART_Init+0x168>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d046      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	4a49      	ldr	r2, [pc, #292]	; (800a164 <HAL_UART_Init+0x16c>)
 800a040:	4293      	cmp	r3, r2
 800a042:	d041      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a47      	ldr	r2, [pc, #284]	; (800a168 <HAL_UART_Init+0x170>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d03c      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4a46      	ldr	r2, [pc, #280]	; (800a16c <HAL_UART_Init+0x174>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d037      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a44      	ldr	r2, [pc, #272]	; (800a170 <HAL_UART_Init+0x178>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d032      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a062:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800a066:	4843      	ldr	r0, [pc, #268]	; (800a174 <HAL_UART_Init+0x17c>)
 800a068:	f7f8 ff11 	bl	8002e8e <assert_failed>
 800a06c:	e02c      	b.n	800a0c8 <HAL_UART_Init+0xd0>
  }
  else
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	4a38      	ldr	r2, [pc, #224]	; (800a154 <HAL_UART_Init+0x15c>)
 800a074:	4293      	cmp	r3, r2
 800a076:	d027      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	4a36      	ldr	r2, [pc, #216]	; (800a158 <HAL_UART_Init+0x160>)
 800a07e:	4293      	cmp	r3, r2
 800a080:	d022      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	4a35      	ldr	r2, [pc, #212]	; (800a15c <HAL_UART_Init+0x164>)
 800a088:	4293      	cmp	r3, r2
 800a08a:	d01d      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	681b      	ldr	r3, [r3, #0]
 800a090:	4a33      	ldr	r2, [pc, #204]	; (800a160 <HAL_UART_Init+0x168>)
 800a092:	4293      	cmp	r3, r2
 800a094:	d018      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a32      	ldr	r2, [pc, #200]	; (800a164 <HAL_UART_Init+0x16c>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d013      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	4a30      	ldr	r2, [pc, #192]	; (800a168 <HAL_UART_Init+0x170>)
 800a0a6:	4293      	cmp	r3, r2
 800a0a8:	d00e      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	4a2f      	ldr	r2, [pc, #188]	; (800a16c <HAL_UART_Init+0x174>)
 800a0b0:	4293      	cmp	r3, r2
 800a0b2:	d009      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	4a2d      	ldr	r2, [pc, #180]	; (800a170 <HAL_UART_Init+0x178>)
 800a0ba:	4293      	cmp	r3, r2
 800a0bc:	d004      	beq.n	800a0c8 <HAL_UART_Init+0xd0>
 800a0be:	f240 1131 	movw	r1, #305	; 0x131
 800a0c2:	482c      	ldr	r0, [pc, #176]	; (800a174 <HAL_UART_Init+0x17c>)
 800a0c4:	f7f8 fee3 	bl	8002e8e <assert_failed>
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d106      	bne.n	800a0de <HAL_UART_Init+0xe6>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2200      	movs	r2, #0
 800a0d4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f7f9 fa45 	bl	8003568 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2224      	movs	r2, #36	; 0x24
 800a0e2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	681a      	ldr	r2, [r3, #0]
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f022 0201 	bic.w	r2, r2, #1
 800a0f2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800a0f4:	6878      	ldr	r0, [r7, #4]
 800a0f6:	f000 fc79 	bl	800a9ec <UART_SetConfig>
 800a0fa:	4603      	mov	r3, r0
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d101      	bne.n	800a104 <HAL_UART_Init+0x10c>
  {
    return HAL_ERROR;
 800a100:	2301      	movs	r3, #1
 800a102:	e022      	b.n	800a14a <HAL_UART_Init+0x152>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d002      	beq.n	800a112 <HAL_UART_Init+0x11a>
  {
    UART_AdvFeatureConfig(huart);
 800a10c:	6878      	ldr	r0, [r7, #4]
 800a10e:	f000 ff63 	bl	800afd8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	685a      	ldr	r2, [r3, #4]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a120:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	689a      	ldr	r2, [r3, #8]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a130:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	681a      	ldr	r2, [r3, #0]
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f042 0201 	orr.w	r2, r2, #1
 800a140:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f001 f8a0 	bl	800b288 <UART_CheckIdleState>
 800a148:	4603      	mov	r3, r0
}
 800a14a:	4618      	mov	r0, r3
 800a14c:	3708      	adds	r7, #8
 800a14e:	46bd      	mov	sp, r7
 800a150:	bd80      	pop	{r7, pc}
 800a152:	bf00      	nop
 800a154:	40011000 	.word	0x40011000
 800a158:	40004400 	.word	0x40004400
 800a15c:	40004800 	.word	0x40004800
 800a160:	40004c00 	.word	0x40004c00
 800a164:	40005000 	.word	0x40005000
 800a168:	40011400 	.word	0x40011400
 800a16c:	40007800 	.word	0x40007800
 800a170:	40007c00 	.word	0x40007c00
 800a174:	080178b0 	.word	0x080178b0

0800a178 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a178:	b580      	push	{r7, lr}
 800a17a:	b08a      	sub	sp, #40	; 0x28
 800a17c:	af02      	add	r7, sp, #8
 800a17e:	60f8      	str	r0, [r7, #12]
 800a180:	60b9      	str	r1, [r7, #8]
 800a182:	603b      	str	r3, [r7, #0]
 800a184:	4613      	mov	r3, r2
 800a186:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a18c:	2b20      	cmp	r3, #32
 800a18e:	d171      	bne.n	800a274 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	2b00      	cmp	r3, #0
 800a194:	d002      	beq.n	800a19c <HAL_UART_Transmit+0x24>
 800a196:	88fb      	ldrh	r3, [r7, #6]
 800a198:	2b00      	cmp	r3, #0
 800a19a:	d101      	bne.n	800a1a0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800a19c:	2301      	movs	r3, #1
 800a19e:	e06a      	b.n	800a276 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	2221      	movs	r2, #33	; 0x21
 800a1ac:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a1ae:	f7f9 fc11 	bl	80039d4 <HAL_GetTick>
 800a1b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	88fa      	ldrh	r2, [r7, #6]
 800a1b8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	88fa      	ldrh	r2, [r7, #6]
 800a1c0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	689b      	ldr	r3, [r3, #8]
 800a1c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a1cc:	d108      	bne.n	800a1e0 <HAL_UART_Transmit+0x68>
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	691b      	ldr	r3, [r3, #16]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d104      	bne.n	800a1e0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	61bb      	str	r3, [r7, #24]
 800a1de:	e003      	b.n	800a1e8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 800a1e0:	68bb      	ldr	r3, [r7, #8]
 800a1e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800a1e8:	e02c      	b.n	800a244 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	9300      	str	r3, [sp, #0]
 800a1ee:	697b      	ldr	r3, [r7, #20]
 800a1f0:	2200      	movs	r2, #0
 800a1f2:	2180      	movs	r1, #128	; 0x80
 800a1f4:	68f8      	ldr	r0, [r7, #12]
 800a1f6:	f001 f87e 	bl	800b2f6 <UART_WaitOnFlagUntilTimeout>
 800a1fa:	4603      	mov	r3, r0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d001      	beq.n	800a204 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 800a200:	2303      	movs	r3, #3
 800a202:	e038      	b.n	800a276 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800a204:	69fb      	ldr	r3, [r7, #28]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d10b      	bne.n	800a222 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800a20a:	69bb      	ldr	r3, [r7, #24]
 800a20c:	881b      	ldrh	r3, [r3, #0]
 800a20e:	461a      	mov	r2, r3
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a218:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800a21a:	69bb      	ldr	r3, [r7, #24]
 800a21c:	3302      	adds	r3, #2
 800a21e:	61bb      	str	r3, [r7, #24]
 800a220:	e007      	b.n	800a232 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	781a      	ldrb	r2, [r3, #0]
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681b      	ldr	r3, [r3, #0]
 800a22a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	3301      	adds	r3, #1
 800a230:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a238:	b29b      	uxth	r3, r3
 800a23a:	3b01      	subs	r3, #1
 800a23c:	b29a      	uxth	r2, r3
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800a24a:	b29b      	uxth	r3, r3
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d1cc      	bne.n	800a1ea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a250:	683b      	ldr	r3, [r7, #0]
 800a252:	9300      	str	r3, [sp, #0]
 800a254:	697b      	ldr	r3, [r7, #20]
 800a256:	2200      	movs	r2, #0
 800a258:	2140      	movs	r1, #64	; 0x40
 800a25a:	68f8      	ldr	r0, [r7, #12]
 800a25c:	f001 f84b 	bl	800b2f6 <UART_WaitOnFlagUntilTimeout>
 800a260:	4603      	mov	r3, r0
 800a262:	2b00      	cmp	r3, #0
 800a264:	d001      	beq.n	800a26a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 800a266:	2303      	movs	r3, #3
 800a268:	e005      	b.n	800a276 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2220      	movs	r2, #32
 800a26e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800a270:	2300      	movs	r3, #0
 800a272:	e000      	b.n	800a276 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 800a274:	2302      	movs	r3, #2
  }
}
 800a276:	4618      	mov	r0, r3
 800a278:	3720      	adds	r7, #32
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}

0800a27e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a27e:	b580      	push	{r7, lr}
 800a280:	b08a      	sub	sp, #40	; 0x28
 800a282:	af02      	add	r7, sp, #8
 800a284:	60f8      	str	r0, [r7, #12]
 800a286:	60b9      	str	r1, [r7, #8]
 800a288:	603b      	str	r3, [r7, #0]
 800a28a:	4613      	mov	r3, r2
 800a28c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a294:	2b20      	cmp	r3, #32
 800a296:	f040 80b1 	bne.w	800a3fc <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 800a29a:	68bb      	ldr	r3, [r7, #8]
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d002      	beq.n	800a2a6 <HAL_UART_Receive+0x28>
 800a2a0:	88fb      	ldrh	r3, [r7, #6]
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d101      	bne.n	800a2aa <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800a2a6:	2301      	movs	r3, #1
 800a2a8:	e0a9      	b.n	800a3fe <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2222      	movs	r2, #34	; 0x22
 800a2b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800a2c0:	f7f9 fb88 	bl	80039d4 <HAL_GetTick>
 800a2c4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	88fa      	ldrh	r2, [r7, #6]
 800a2ca:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	88fa      	ldrh	r2, [r7, #6]
 800a2d2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	689b      	ldr	r3, [r3, #8]
 800a2da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a2de:	d10e      	bne.n	800a2fe <HAL_UART_Receive+0x80>
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	691b      	ldr	r3, [r3, #16]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d105      	bne.n	800a2f4 <HAL_UART_Receive+0x76>
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a2ee:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a2f2:	e02d      	b.n	800a350 <HAL_UART_Receive+0xd2>
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	22ff      	movs	r2, #255	; 0xff
 800a2f8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a2fc:	e028      	b.n	800a350 <HAL_UART_Receive+0xd2>
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d10d      	bne.n	800a322 <HAL_UART_Receive+0xa4>
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	691b      	ldr	r3, [r3, #16]
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d104      	bne.n	800a318 <HAL_UART_Receive+0x9a>
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	22ff      	movs	r2, #255	; 0xff
 800a312:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a316:	e01b      	b.n	800a350 <HAL_UART_Receive+0xd2>
 800a318:	68fb      	ldr	r3, [r7, #12]
 800a31a:	227f      	movs	r2, #127	; 0x7f
 800a31c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a320:	e016      	b.n	800a350 <HAL_UART_Receive+0xd2>
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	689b      	ldr	r3, [r3, #8]
 800a326:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a32a:	d10d      	bne.n	800a348 <HAL_UART_Receive+0xca>
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	691b      	ldr	r3, [r3, #16]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d104      	bne.n	800a33e <HAL_UART_Receive+0xc0>
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	227f      	movs	r2, #127	; 0x7f
 800a338:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a33c:	e008      	b.n	800a350 <HAL_UART_Receive+0xd2>
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	223f      	movs	r2, #63	; 0x3f
 800a342:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a346:	e003      	b.n	800a350 <HAL_UART_Receive+0xd2>
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	2200      	movs	r2, #0
 800a34c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a356:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a360:	d108      	bne.n	800a374 <HAL_UART_Receive+0xf6>
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	691b      	ldr	r3, [r3, #16]
 800a366:	2b00      	cmp	r3, #0
 800a368:	d104      	bne.n	800a374 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800a36a:	2300      	movs	r3, #0
 800a36c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800a36e:	68bb      	ldr	r3, [r7, #8]
 800a370:	61bb      	str	r3, [r7, #24]
 800a372:	e003      	b.n	800a37c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800a378:	2300      	movs	r3, #0
 800a37a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800a37c:	e032      	b.n	800a3e4 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	9300      	str	r3, [sp, #0]
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	2200      	movs	r2, #0
 800a386:	2120      	movs	r1, #32
 800a388:	68f8      	ldr	r0, [r7, #12]
 800a38a:	f000 ffb4 	bl	800b2f6 <UART_WaitOnFlagUntilTimeout>
 800a38e:	4603      	mov	r3, r0
 800a390:	2b00      	cmp	r3, #0
 800a392:	d001      	beq.n	800a398 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800a394:	2303      	movs	r3, #3
 800a396:	e032      	b.n	800a3fe <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 800a398:	69fb      	ldr	r3, [r7, #28]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d10c      	bne.n	800a3b8 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3a4:	b29a      	uxth	r2, r3
 800a3a6:	8a7b      	ldrh	r3, [r7, #18]
 800a3a8:	4013      	ands	r3, r2
 800a3aa:	b29a      	uxth	r2, r3
 800a3ac:	69bb      	ldr	r3, [r7, #24]
 800a3ae:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800a3b0:	69bb      	ldr	r3, [r7, #24]
 800a3b2:	3302      	adds	r3, #2
 800a3b4:	61bb      	str	r3, [r7, #24]
 800a3b6:	e00c      	b.n	800a3d2 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3be:	b2da      	uxtb	r2, r3
 800a3c0:	8a7b      	ldrh	r3, [r7, #18]
 800a3c2:	b2db      	uxtb	r3, r3
 800a3c4:	4013      	ands	r3, r2
 800a3c6:	b2da      	uxtb	r2, r3
 800a3c8:	69fb      	ldr	r3, [r7, #28]
 800a3ca:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800a3cc:	69fb      	ldr	r3, [r7, #28]
 800a3ce:	3301      	adds	r3, #1
 800a3d0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a3d8:	b29b      	uxth	r3, r3
 800a3da:	3b01      	subs	r3, #1
 800a3dc:	b29a      	uxth	r2, r3
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a3ea:	b29b      	uxth	r3, r3
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d1c6      	bne.n	800a37e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	2220      	movs	r2, #32
 800a3f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	e000      	b.n	800a3fe <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 800a3fc:	2302      	movs	r3, #2
  }
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	3720      	adds	r7, #32
 800a402:	46bd      	mov	sp, r7
 800a404:	bd80      	pop	{r7, pc}
	...

0800a408 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a408:	b580      	push	{r7, lr}
 800a40a:	b0ba      	sub	sp, #232	; 0xe8
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	69db      	ldr	r3, [r3, #28]
 800a416:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	689b      	ldr	r3, [r3, #8]
 800a42a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800a42e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800a432:	f640 030f 	movw	r3, #2063	; 0x80f
 800a436:	4013      	ands	r3, r2
 800a438:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800a43c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a440:	2b00      	cmp	r3, #0
 800a442:	d115      	bne.n	800a470 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800a444:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a448:	f003 0320 	and.w	r3, r3, #32
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00f      	beq.n	800a470 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a450:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a454:	f003 0320 	and.w	r3, r3, #32
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d009      	beq.n	800a470 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a460:	2b00      	cmp	r3, #0
 800a462:	f000 8297 	beq.w	800a994 <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	4798      	blx	r3
      }
      return;
 800a46e:	e291      	b.n	800a994 <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800a470:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a474:	2b00      	cmp	r3, #0
 800a476:	f000 8117 	beq.w	800a6a8 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800a47a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a47e:	f003 0301 	and.w	r3, r3, #1
 800a482:	2b00      	cmp	r3, #0
 800a484:	d106      	bne.n	800a494 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800a486:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800a48a:	4b85      	ldr	r3, [pc, #532]	; (800a6a0 <HAL_UART_IRQHandler+0x298>)
 800a48c:	4013      	ands	r3, r2
 800a48e:	2b00      	cmp	r3, #0
 800a490:	f000 810a 	beq.w	800a6a8 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800a494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a498:	f003 0301 	and.w	r3, r3, #1
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d011      	beq.n	800a4c4 <HAL_UART_IRQHandler+0xbc>
 800a4a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a4a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d00b      	beq.n	800a4c4 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4ba:	f043 0201 	orr.w	r2, r3, #1
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4c8:	f003 0302 	and.w	r3, r3, #2
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d011      	beq.n	800a4f4 <HAL_UART_IRQHandler+0xec>
 800a4d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a4d4:	f003 0301 	and.w	r3, r3, #1
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d00b      	beq.n	800a4f4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	2202      	movs	r2, #2
 800a4e2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a4ea:	f043 0204 	orr.w	r2, r3, #4
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800a4f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a4f8:	f003 0304 	and.w	r3, r3, #4
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d011      	beq.n	800a524 <HAL_UART_IRQHandler+0x11c>
 800a500:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a504:	f003 0301 	and.w	r3, r3, #1
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d00b      	beq.n	800a524 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	2204      	movs	r2, #4
 800a512:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a51a:	f043 0202 	orr.w	r2, r3, #2
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800a524:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a528:	f003 0308 	and.w	r3, r3, #8
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d017      	beq.n	800a560 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a530:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a534:	f003 0320 	and.w	r3, r3, #32
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d105      	bne.n	800a548 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800a53c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a540:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800a544:	2b00      	cmp	r3, #0
 800a546:	d00b      	beq.n	800a560 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	2208      	movs	r2, #8
 800a54e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a556:	f043 0208 	orr.w	r2, r3, #8
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800a560:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a564:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d012      	beq.n	800a592 <HAL_UART_IRQHandler+0x18a>
 800a56c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a570:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a574:	2b00      	cmp	r3, #0
 800a576:	d00c      	beq.n	800a592 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a580:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a588:	f043 0220 	orr.w	r2, r3, #32
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a598:	2b00      	cmp	r3, #0
 800a59a:	f000 81fd 	beq.w	800a998 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800a59e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a5a2:	f003 0320 	and.w	r3, r3, #32
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d00d      	beq.n	800a5c6 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800a5aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a5ae:	f003 0320 	and.w	r3, r3, #32
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d007      	beq.n	800a5c6 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d003      	beq.n	800a5c6 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a5cc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	689b      	ldr	r3, [r3, #8]
 800a5d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5da:	2b40      	cmp	r3, #64	; 0x40
 800a5dc:	d005      	beq.n	800a5ea <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800a5de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800a5e2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	d04f      	beq.n	800a68a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 ff49 	bl	800b482 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5fa:	2b40      	cmp	r3, #64	; 0x40
 800a5fc:	d141      	bne.n	800a682 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	3308      	adds	r3, #8
 800a604:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a608:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a60c:	e853 3f00 	ldrex	r3, [r3]
 800a610:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800a614:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a618:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a61c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	3308      	adds	r3, #8
 800a626:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800a62a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800a62e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a632:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800a636:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800a63a:	e841 2300 	strex	r3, r2, [r1]
 800a63e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800a642:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a646:	2b00      	cmp	r3, #0
 800a648:	d1d9      	bne.n	800a5fe <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d013      	beq.n	800a67a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a656:	4a13      	ldr	r2, [pc, #76]	; (800a6a4 <HAL_UART_IRQHandler+0x29c>)
 800a658:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a65e:	4618      	mov	r0, r3
 800a660:	f7f9 fce8 	bl	8004034 <HAL_DMA_Abort_IT>
 800a664:	4603      	mov	r3, r0
 800a666:	2b00      	cmp	r3, #0
 800a668:	d017      	beq.n	800a69a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a66e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a670:	687a      	ldr	r2, [r7, #4]
 800a672:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800a674:	4610      	mov	r0, r2
 800a676:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a678:	e00f      	b.n	800a69a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a67a:	6878      	ldr	r0, [r7, #4]
 800a67c:	f000 f9a0 	bl	800a9c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a680:	e00b      	b.n	800a69a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a682:	6878      	ldr	r0, [r7, #4]
 800a684:	f000 f99c 	bl	800a9c0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a688:	e007      	b.n	800a69a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f000 f998 	bl	800a9c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2200      	movs	r2, #0
 800a694:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 800a698:	e17e      	b.n	800a998 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a69a:	bf00      	nop
    return;
 800a69c:	e17c      	b.n	800a998 <HAL_UART_IRQHandler+0x590>
 800a69e:	bf00      	nop
 800a6a0:	04000120 	.word	0x04000120
 800a6a4:	0800b54b 	.word	0x0800b54b

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	f040 814c 	bne.w	800a94a <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800a6b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a6b6:	f003 0310 	and.w	r3, r3, #16
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	f000 8145 	beq.w	800a94a <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800a6c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a6c4:	f003 0310 	and.w	r3, r3, #16
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	f000 813e 	beq.w	800a94a <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	2210      	movs	r2, #16
 800a6d4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	689b      	ldr	r3, [r3, #8]
 800a6dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6e0:	2b40      	cmp	r3, #64	; 0x40
 800a6e2:	f040 80b6 	bne.w	800a852 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	685b      	ldr	r3, [r3, #4]
 800a6ee:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800a6f2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	f000 8150 	beq.w	800a99c <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a702:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a706:	429a      	cmp	r2, r3
 800a708:	f080 8148 	bcs.w	800a99c <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800a712:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a71a:	69db      	ldr	r3, [r3, #28]
 800a71c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a720:	f000 8086 	beq.w	800a830 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a72c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a730:	e853 3f00 	ldrex	r3, [r3]
 800a734:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800a738:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a73c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a740:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	461a      	mov	r2, r3
 800a74a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800a74e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800a752:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a756:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800a75a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800a75e:	e841 2300 	strex	r3, r2, [r1]
 800a762:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800a766:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d1da      	bne.n	800a724 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	3308      	adds	r3, #8
 800a774:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a776:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a778:	e853 3f00 	ldrex	r3, [r3]
 800a77c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800a77e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a780:	f023 0301 	bic.w	r3, r3, #1
 800a784:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	3308      	adds	r3, #8
 800a78e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800a792:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800a796:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a798:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800a79a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800a79e:	e841 2300 	strex	r3, r2, [r1]
 800a7a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800a7a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d1e1      	bne.n	800a76e <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	3308      	adds	r3, #8
 800a7b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a7b4:	e853 3f00 	ldrex	r3, [r3]
 800a7b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800a7ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a7bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a7c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	3308      	adds	r3, #8
 800a7ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800a7ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 800a7d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a7d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800a7d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800a7d6:	e841 2300 	strex	r3, r2, [r1]
 800a7da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800a7dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d1e3      	bne.n	800a7aa <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2220      	movs	r2, #32
 800a7e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a7f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7f8:	e853 3f00 	ldrex	r3, [r3]
 800a7fc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a7fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a800:	f023 0310 	bic.w	r3, r3, #16
 800a804:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	461a      	mov	r2, r3
 800a80e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800a812:	65bb      	str	r3, [r7, #88]	; 0x58
 800a814:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a816:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a818:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a81a:	e841 2300 	strex	r3, r2, [r1]
 800a81e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a820:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a822:	2b00      	cmp	r3, #0
 800a824:	d1e4      	bne.n	800a7f0 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a82a:	4618      	mov	r0, r3
 800a82c:	f7f9 fb92 	bl	8003f54 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2202      	movs	r2, #2
 800a834:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a842:	b29b      	uxth	r3, r3
 800a844:	1ad3      	subs	r3, r2, r3
 800a846:	b29b      	uxth	r3, r3
 800a848:	4619      	mov	r1, r3
 800a84a:	6878      	ldr	r0, [r7, #4]
 800a84c:	f000 f8c2 	bl	800a9d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a850:	e0a4      	b.n	800a99c <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a85e:	b29b      	uxth	r3, r3
 800a860:	1ad3      	subs	r3, r2, r3
 800a862:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a86c:	b29b      	uxth	r3, r3
 800a86e:	2b00      	cmp	r3, #0
 800a870:	f000 8096 	beq.w	800a9a0 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 800a874:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f000 8091 	beq.w	800a9a0 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a884:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a886:	e853 3f00 	ldrex	r3, [r3]
 800a88a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a88c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a88e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a892:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	461a      	mov	r2, r3
 800a89c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800a8a0:	647b      	str	r3, [r7, #68]	; 0x44
 800a8a2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8a4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a8a6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a8a8:	e841 2300 	strex	r3, r2, [r1]
 800a8ac:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a8ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d1e4      	bne.n	800a87e <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	3308      	adds	r3, #8
 800a8ba:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8be:	e853 3f00 	ldrex	r3, [r3]
 800a8c2:	623b      	str	r3, [r7, #32]
   return(result);
 800a8c4:	6a3b      	ldr	r3, [r7, #32]
 800a8c6:	f023 0301 	bic.w	r3, r3, #1
 800a8ca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800a8ce:	687b      	ldr	r3, [r7, #4]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	3308      	adds	r3, #8
 800a8d4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800a8d8:	633a      	str	r2, [r7, #48]	; 0x30
 800a8da:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8dc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a8de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a8e0:	e841 2300 	strex	r3, r2, [r1]
 800a8e4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a8e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e8:	2b00      	cmp	r3, #0
 800a8ea:	d1e3      	bne.n	800a8b4 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	2220      	movs	r2, #32
 800a8f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	2200      	movs	r2, #0
 800a8fe:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a906:	693b      	ldr	r3, [r7, #16]
 800a908:	e853 3f00 	ldrex	r3, [r3]
 800a90c:	60fb      	str	r3, [r7, #12]
   return(result);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	f023 0310 	bic.w	r3, r3, #16
 800a914:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	461a      	mov	r2, r3
 800a91e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800a922:	61fb      	str	r3, [r7, #28]
 800a924:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a926:	69b9      	ldr	r1, [r7, #24]
 800a928:	69fa      	ldr	r2, [r7, #28]
 800a92a:	e841 2300 	strex	r3, r2, [r1]
 800a92e:	617b      	str	r3, [r7, #20]
   return(result);
 800a930:	697b      	ldr	r3, [r7, #20]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d1e4      	bne.n	800a900 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2202      	movs	r2, #2
 800a93a:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a93c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800a940:	4619      	mov	r1, r3
 800a942:	6878      	ldr	r0, [r7, #4]
 800a944:	f000 f846 	bl	800a9d4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800a948:	e02a      	b.n	800a9a0 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800a94a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a94e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a952:	2b00      	cmp	r3, #0
 800a954:	d00e      	beq.n	800a974 <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800a956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a95a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d008      	beq.n	800a974 <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a966:	2b00      	cmp	r3, #0
 800a968:	d01c      	beq.n	800a9a4 <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	4798      	blx	r3
    }
    return;
 800a972:	e017      	b.n	800a9a4 <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800a974:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a97c:	2b00      	cmp	r3, #0
 800a97e:	d012      	beq.n	800a9a6 <HAL_UART_IRQHandler+0x59e>
 800a980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d00c      	beq.n	800a9a6 <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 800a98c:	6878      	ldr	r0, [r7, #4]
 800a98e:	f000 fdf2 	bl	800b576 <UART_EndTransmit_IT>
    return;
 800a992:	e008      	b.n	800a9a6 <HAL_UART_IRQHandler+0x59e>
      return;
 800a994:	bf00      	nop
 800a996:	e006      	b.n	800a9a6 <HAL_UART_IRQHandler+0x59e>
    return;
 800a998:	bf00      	nop
 800a99a:	e004      	b.n	800a9a6 <HAL_UART_IRQHandler+0x59e>
      return;
 800a99c:	bf00      	nop
 800a99e:	e002      	b.n	800a9a6 <HAL_UART_IRQHandler+0x59e>
      return;
 800a9a0:	bf00      	nop
 800a9a2:	e000      	b.n	800a9a6 <HAL_UART_IRQHandler+0x59e>
    return;
 800a9a4:	bf00      	nop
  }

}
 800a9a6:	37e8      	adds	r7, #232	; 0xe8
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}

0800a9ac <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a9ac:	b480      	push	{r7}
 800a9ae:	b083      	sub	sp, #12
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800a9b4:	bf00      	nop
 800a9b6:	370c      	adds	r7, #12
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr

0800a9c0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	b083      	sub	sp, #12
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800a9c8:	bf00      	nop
 800a9ca:	370c      	adds	r7, #12
 800a9cc:	46bd      	mov	sp, r7
 800a9ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9d2:	4770      	bx	lr

0800a9d4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b083      	sub	sp, #12
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
 800a9dc:	460b      	mov	r3, r1
 800a9de:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a9e0:	bf00      	nop
 800a9e2:	370c      	adds	r7, #12
 800a9e4:	46bd      	mov	sp, r7
 800a9e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9ea:	4770      	bx	lr

0800a9ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a9ec:	b580      	push	{r7, lr}
 800a9ee:	b088      	sub	sp, #32
 800a9f0:	af00      	add	r7, sp, #0
 800a9f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a9f4:	2300      	movs	r3, #0
 800a9f6:	77bb      	strb	r3, [r7, #30]
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	685b      	ldr	r3, [r3, #4]
 800a9fc:	4aa0      	ldr	r2, [pc, #640]	; (800ac80 <UART_SetConfig+0x294>)
 800a9fe:	4293      	cmp	r3, r2
 800aa00:	d904      	bls.n	800aa0c <UART_SetConfig+0x20>
 800aa02:	f640 315d 	movw	r1, #2909	; 0xb5d
 800aa06:	489f      	ldr	r0, [pc, #636]	; (800ac84 <UART_SetConfig+0x298>)
 800aa08:	f7f8 fa41 	bl	8002e8e <assert_failed>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aa14:	d00d      	beq.n	800aa32 <UART_SetConfig+0x46>
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d009      	beq.n	800aa32 <UART_SetConfig+0x46>
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	689b      	ldr	r3, [r3, #8]
 800aa22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa26:	d004      	beq.n	800aa32 <UART_SetConfig+0x46>
 800aa28:	f640 315e 	movw	r1, #2910	; 0xb5e
 800aa2c:	4895      	ldr	r0, [pc, #596]	; (800ac84 <UART_SetConfig+0x298>)
 800aa2e:	f7f8 fa2e 	bl	8002e8e <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	68db      	ldr	r3, [r3, #12]
 800aa36:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800aa3a:	d012      	beq.n	800aa62 <UART_SetConfig+0x76>
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	68db      	ldr	r3, [r3, #12]
 800aa40:	2b00      	cmp	r3, #0
 800aa42:	d00e      	beq.n	800aa62 <UART_SetConfig+0x76>
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	68db      	ldr	r3, [r3, #12]
 800aa48:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800aa4c:	d009      	beq.n	800aa62 <UART_SetConfig+0x76>
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	68db      	ldr	r3, [r3, #12]
 800aa52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa56:	d004      	beq.n	800aa62 <UART_SetConfig+0x76>
 800aa58:	f640 315f 	movw	r1, #2911	; 0xb5f
 800aa5c:	4889      	ldr	r0, [pc, #548]	; (800ac84 <UART_SetConfig+0x298>)
 800aa5e:	f7f8 fa16 	bl	8002e8e <assert_failed>
  assert_param(IS_UART_ONE_BIT_SAMPLE(huart->Init.OneBitSampling));
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	6a1b      	ldr	r3, [r3, #32]
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d009      	beq.n	800aa7e <UART_SetConfig+0x92>
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	6a1b      	ldr	r3, [r3, #32]
 800aa6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800aa72:	d004      	beq.n	800aa7e <UART_SetConfig+0x92>
 800aa74:	f44f 6136 	mov.w	r1, #2912	; 0xb60
 800aa78:	4882      	ldr	r0, [pc, #520]	; (800ac84 <UART_SetConfig+0x298>)
 800aa7a:	f7f8 fa08 	bl	8002e8e <assert_failed>

  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	691b      	ldr	r3, [r3, #16]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d00e      	beq.n	800aaa4 <UART_SetConfig+0xb8>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	691b      	ldr	r3, [r3, #16]
 800aa8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa8e:	d009      	beq.n	800aaa4 <UART_SetConfig+0xb8>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	691b      	ldr	r3, [r3, #16]
 800aa94:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800aa98:	d004      	beq.n	800aaa4 <UART_SetConfig+0xb8>
 800aa9a:	f640 3162 	movw	r1, #2914	; 0xb62
 800aa9e:	4879      	ldr	r0, [pc, #484]	; (800ac84 <UART_SetConfig+0x298>)
 800aaa0:	f7f8 f9f5 	bl	8002e8e <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	695b      	ldr	r3, [r3, #20]
 800aaa8:	f023 030c 	bic.w	r3, r3, #12
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d103      	bne.n	800aab8 <UART_SetConfig+0xcc>
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	695b      	ldr	r3, [r3, #20]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d104      	bne.n	800aac2 <UART_SetConfig+0xd6>
 800aab8:	f640 3163 	movw	r1, #2915	; 0xb63
 800aabc:	4871      	ldr	r0, [pc, #452]	; (800ac84 <UART_SetConfig+0x298>)
 800aabe:	f7f8 f9e6 	bl	8002e8e <assert_failed>
  assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	699b      	ldr	r3, [r3, #24]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d013      	beq.n	800aaf2 <UART_SetConfig+0x106>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	699b      	ldr	r3, [r3, #24]
 800aace:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aad2:	d00e      	beq.n	800aaf2 <UART_SetConfig+0x106>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	699b      	ldr	r3, [r3, #24]
 800aad8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aadc:	d009      	beq.n	800aaf2 <UART_SetConfig+0x106>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	699b      	ldr	r3, [r3, #24]
 800aae2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800aae6:	d004      	beq.n	800aaf2 <UART_SetConfig+0x106>
 800aae8:	f640 3164 	movw	r1, #2916	; 0xb64
 800aaec:	4865      	ldr	r0, [pc, #404]	; (800ac84 <UART_SetConfig+0x298>)
 800aaee:	f7f8 f9ce 	bl	8002e8e <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	69db      	ldr	r3, [r3, #28]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d009      	beq.n	800ab0e <UART_SetConfig+0x122>
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	69db      	ldr	r3, [r3, #28]
 800aafe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ab02:	d004      	beq.n	800ab0e <UART_SetConfig+0x122>
 800ab04:	f640 3165 	movw	r1, #2917	; 0xb65
 800ab08:	485e      	ldr	r0, [pc, #376]	; (800ac84 <UART_SetConfig+0x298>)
 800ab0a:	f7f8 f9c0 	bl	8002e8e <assert_failed>
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	689a      	ldr	r2, [r3, #8]
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	691b      	ldr	r3, [r3, #16]
 800ab16:	431a      	orrs	r2, r3
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	695b      	ldr	r3, [r3, #20]
 800ab1c:	431a      	orrs	r2, r3
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	69db      	ldr	r3, [r3, #28]
 800ab22:	4313      	orrs	r3, r2
 800ab24:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	681a      	ldr	r2, [r3, #0]
 800ab2c:	4b56      	ldr	r3, [pc, #344]	; (800ac88 <UART_SetConfig+0x29c>)
 800ab2e:	4013      	ands	r3, r2
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	6812      	ldr	r2, [r2, #0]
 800ab34:	6979      	ldr	r1, [r7, #20]
 800ab36:	430b      	orrs	r3, r1
 800ab38:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	685b      	ldr	r3, [r3, #4]
 800ab40:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	68da      	ldr	r2, [r3, #12]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	430a      	orrs	r2, r1
 800ab4e:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	699b      	ldr	r3, [r3, #24]
 800ab54:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	6a1b      	ldr	r3, [r3, #32]
 800ab5a:	697a      	ldr	r2, [r7, #20]
 800ab5c:	4313      	orrs	r3, r2
 800ab5e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	689b      	ldr	r3, [r3, #8]
 800ab66:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	697a      	ldr	r2, [r7, #20]
 800ab70:	430a      	orrs	r2, r1
 800ab72:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	4a44      	ldr	r2, [pc, #272]	; (800ac8c <UART_SetConfig+0x2a0>)
 800ab7a:	4293      	cmp	r3, r2
 800ab7c:	d121      	bne.n	800abc2 <UART_SetConfig+0x1d6>
 800ab7e:	4b44      	ldr	r3, [pc, #272]	; (800ac90 <UART_SetConfig+0x2a4>)
 800ab80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab84:	f003 0303 	and.w	r3, r3, #3
 800ab88:	2b03      	cmp	r3, #3
 800ab8a:	d817      	bhi.n	800abbc <UART_SetConfig+0x1d0>
 800ab8c:	a201      	add	r2, pc, #4	; (adr r2, 800ab94 <UART_SetConfig+0x1a8>)
 800ab8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab92:	bf00      	nop
 800ab94:	0800aba5 	.word	0x0800aba5
 800ab98:	0800abb1 	.word	0x0800abb1
 800ab9c:	0800abab 	.word	0x0800abab
 800aba0:	0800abb7 	.word	0x0800abb7
 800aba4:	2301      	movs	r3, #1
 800aba6:	77fb      	strb	r3, [r7, #31]
 800aba8:	e14c      	b.n	800ae44 <UART_SetConfig+0x458>
 800abaa:	2302      	movs	r3, #2
 800abac:	77fb      	strb	r3, [r7, #31]
 800abae:	e149      	b.n	800ae44 <UART_SetConfig+0x458>
 800abb0:	2304      	movs	r3, #4
 800abb2:	77fb      	strb	r3, [r7, #31]
 800abb4:	e146      	b.n	800ae44 <UART_SetConfig+0x458>
 800abb6:	2308      	movs	r3, #8
 800abb8:	77fb      	strb	r3, [r7, #31]
 800abba:	e143      	b.n	800ae44 <UART_SetConfig+0x458>
 800abbc:	2310      	movs	r3, #16
 800abbe:	77fb      	strb	r3, [r7, #31]
 800abc0:	e140      	b.n	800ae44 <UART_SetConfig+0x458>
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	4a33      	ldr	r2, [pc, #204]	; (800ac94 <UART_SetConfig+0x2a8>)
 800abc8:	4293      	cmp	r3, r2
 800abca:	d132      	bne.n	800ac32 <UART_SetConfig+0x246>
 800abcc:	4b30      	ldr	r3, [pc, #192]	; (800ac90 <UART_SetConfig+0x2a4>)
 800abce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800abd2:	f003 030c 	and.w	r3, r3, #12
 800abd6:	2b0c      	cmp	r3, #12
 800abd8:	d828      	bhi.n	800ac2c <UART_SetConfig+0x240>
 800abda:	a201      	add	r2, pc, #4	; (adr r2, 800abe0 <UART_SetConfig+0x1f4>)
 800abdc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abe0:	0800ac15 	.word	0x0800ac15
 800abe4:	0800ac2d 	.word	0x0800ac2d
 800abe8:	0800ac2d 	.word	0x0800ac2d
 800abec:	0800ac2d 	.word	0x0800ac2d
 800abf0:	0800ac21 	.word	0x0800ac21
 800abf4:	0800ac2d 	.word	0x0800ac2d
 800abf8:	0800ac2d 	.word	0x0800ac2d
 800abfc:	0800ac2d 	.word	0x0800ac2d
 800ac00:	0800ac1b 	.word	0x0800ac1b
 800ac04:	0800ac2d 	.word	0x0800ac2d
 800ac08:	0800ac2d 	.word	0x0800ac2d
 800ac0c:	0800ac2d 	.word	0x0800ac2d
 800ac10:	0800ac27 	.word	0x0800ac27
 800ac14:	2300      	movs	r3, #0
 800ac16:	77fb      	strb	r3, [r7, #31]
 800ac18:	e114      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac1a:	2302      	movs	r3, #2
 800ac1c:	77fb      	strb	r3, [r7, #31]
 800ac1e:	e111      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac20:	2304      	movs	r3, #4
 800ac22:	77fb      	strb	r3, [r7, #31]
 800ac24:	e10e      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac26:	2308      	movs	r3, #8
 800ac28:	77fb      	strb	r3, [r7, #31]
 800ac2a:	e10b      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac2c:	2310      	movs	r3, #16
 800ac2e:	77fb      	strb	r3, [r7, #31]
 800ac30:	e108      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a18      	ldr	r2, [pc, #96]	; (800ac98 <UART_SetConfig+0x2ac>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d12f      	bne.n	800ac9c <UART_SetConfig+0x2b0>
 800ac3c:	4b14      	ldr	r3, [pc, #80]	; (800ac90 <UART_SetConfig+0x2a4>)
 800ac3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ac42:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800ac46:	2b30      	cmp	r3, #48	; 0x30
 800ac48:	d013      	beq.n	800ac72 <UART_SetConfig+0x286>
 800ac4a:	2b30      	cmp	r3, #48	; 0x30
 800ac4c:	d814      	bhi.n	800ac78 <UART_SetConfig+0x28c>
 800ac4e:	2b20      	cmp	r3, #32
 800ac50:	d009      	beq.n	800ac66 <UART_SetConfig+0x27a>
 800ac52:	2b20      	cmp	r3, #32
 800ac54:	d810      	bhi.n	800ac78 <UART_SetConfig+0x28c>
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d002      	beq.n	800ac60 <UART_SetConfig+0x274>
 800ac5a:	2b10      	cmp	r3, #16
 800ac5c:	d006      	beq.n	800ac6c <UART_SetConfig+0x280>
 800ac5e:	e00b      	b.n	800ac78 <UART_SetConfig+0x28c>
 800ac60:	2300      	movs	r3, #0
 800ac62:	77fb      	strb	r3, [r7, #31]
 800ac64:	e0ee      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac66:	2302      	movs	r3, #2
 800ac68:	77fb      	strb	r3, [r7, #31]
 800ac6a:	e0eb      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac6c:	2304      	movs	r3, #4
 800ac6e:	77fb      	strb	r3, [r7, #31]
 800ac70:	e0e8      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac72:	2308      	movs	r3, #8
 800ac74:	77fb      	strb	r3, [r7, #31]
 800ac76:	e0e5      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac78:	2310      	movs	r3, #16
 800ac7a:	77fb      	strb	r3, [r7, #31]
 800ac7c:	e0e2      	b.n	800ae44 <UART_SetConfig+0x458>
 800ac7e:	bf00      	nop
 800ac80:	019bfcc0 	.word	0x019bfcc0
 800ac84:	080178b0 	.word	0x080178b0
 800ac88:	efff69f3 	.word	0xefff69f3
 800ac8c:	40011000 	.word	0x40011000
 800ac90:	40023800 	.word	0x40023800
 800ac94:	40004400 	.word	0x40004400
 800ac98:	40004800 	.word	0x40004800
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	4aa5      	ldr	r2, [pc, #660]	; (800af38 <UART_SetConfig+0x54c>)
 800aca2:	4293      	cmp	r3, r2
 800aca4:	d120      	bne.n	800ace8 <UART_SetConfig+0x2fc>
 800aca6:	4ba5      	ldr	r3, [pc, #660]	; (800af3c <UART_SetConfig+0x550>)
 800aca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acac:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800acb0:	2bc0      	cmp	r3, #192	; 0xc0
 800acb2:	d013      	beq.n	800acdc <UART_SetConfig+0x2f0>
 800acb4:	2bc0      	cmp	r3, #192	; 0xc0
 800acb6:	d814      	bhi.n	800ace2 <UART_SetConfig+0x2f6>
 800acb8:	2b80      	cmp	r3, #128	; 0x80
 800acba:	d009      	beq.n	800acd0 <UART_SetConfig+0x2e4>
 800acbc:	2b80      	cmp	r3, #128	; 0x80
 800acbe:	d810      	bhi.n	800ace2 <UART_SetConfig+0x2f6>
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	d002      	beq.n	800acca <UART_SetConfig+0x2de>
 800acc4:	2b40      	cmp	r3, #64	; 0x40
 800acc6:	d006      	beq.n	800acd6 <UART_SetConfig+0x2ea>
 800acc8:	e00b      	b.n	800ace2 <UART_SetConfig+0x2f6>
 800acca:	2300      	movs	r3, #0
 800accc:	77fb      	strb	r3, [r7, #31]
 800acce:	e0b9      	b.n	800ae44 <UART_SetConfig+0x458>
 800acd0:	2302      	movs	r3, #2
 800acd2:	77fb      	strb	r3, [r7, #31]
 800acd4:	e0b6      	b.n	800ae44 <UART_SetConfig+0x458>
 800acd6:	2304      	movs	r3, #4
 800acd8:	77fb      	strb	r3, [r7, #31]
 800acda:	e0b3      	b.n	800ae44 <UART_SetConfig+0x458>
 800acdc:	2308      	movs	r3, #8
 800acde:	77fb      	strb	r3, [r7, #31]
 800ace0:	e0b0      	b.n	800ae44 <UART_SetConfig+0x458>
 800ace2:	2310      	movs	r3, #16
 800ace4:	77fb      	strb	r3, [r7, #31]
 800ace6:	e0ad      	b.n	800ae44 <UART_SetConfig+0x458>
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4a94      	ldr	r2, [pc, #592]	; (800af40 <UART_SetConfig+0x554>)
 800acee:	4293      	cmp	r3, r2
 800acf0:	d125      	bne.n	800ad3e <UART_SetConfig+0x352>
 800acf2:	4b92      	ldr	r3, [pc, #584]	; (800af3c <UART_SetConfig+0x550>)
 800acf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800acf8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800acfc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad00:	d017      	beq.n	800ad32 <UART_SetConfig+0x346>
 800ad02:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ad06:	d817      	bhi.n	800ad38 <UART_SetConfig+0x34c>
 800ad08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad0c:	d00b      	beq.n	800ad26 <UART_SetConfig+0x33a>
 800ad0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad12:	d811      	bhi.n	800ad38 <UART_SetConfig+0x34c>
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d003      	beq.n	800ad20 <UART_SetConfig+0x334>
 800ad18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ad1c:	d006      	beq.n	800ad2c <UART_SetConfig+0x340>
 800ad1e:	e00b      	b.n	800ad38 <UART_SetConfig+0x34c>
 800ad20:	2300      	movs	r3, #0
 800ad22:	77fb      	strb	r3, [r7, #31]
 800ad24:	e08e      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad26:	2302      	movs	r3, #2
 800ad28:	77fb      	strb	r3, [r7, #31]
 800ad2a:	e08b      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad2c:	2304      	movs	r3, #4
 800ad2e:	77fb      	strb	r3, [r7, #31]
 800ad30:	e088      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad32:	2308      	movs	r3, #8
 800ad34:	77fb      	strb	r3, [r7, #31]
 800ad36:	e085      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad38:	2310      	movs	r3, #16
 800ad3a:	77fb      	strb	r3, [r7, #31]
 800ad3c:	e082      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	4a80      	ldr	r2, [pc, #512]	; (800af44 <UART_SetConfig+0x558>)
 800ad44:	4293      	cmp	r3, r2
 800ad46:	d125      	bne.n	800ad94 <UART_SetConfig+0x3a8>
 800ad48:	4b7c      	ldr	r3, [pc, #496]	; (800af3c <UART_SetConfig+0x550>)
 800ad4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ad4e:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ad52:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ad56:	d017      	beq.n	800ad88 <UART_SetConfig+0x39c>
 800ad58:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800ad5c:	d817      	bhi.n	800ad8e <UART_SetConfig+0x3a2>
 800ad5e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad62:	d00b      	beq.n	800ad7c <UART_SetConfig+0x390>
 800ad64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ad68:	d811      	bhi.n	800ad8e <UART_SetConfig+0x3a2>
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d003      	beq.n	800ad76 <UART_SetConfig+0x38a>
 800ad6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad72:	d006      	beq.n	800ad82 <UART_SetConfig+0x396>
 800ad74:	e00b      	b.n	800ad8e <UART_SetConfig+0x3a2>
 800ad76:	2301      	movs	r3, #1
 800ad78:	77fb      	strb	r3, [r7, #31]
 800ad7a:	e063      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad7c:	2302      	movs	r3, #2
 800ad7e:	77fb      	strb	r3, [r7, #31]
 800ad80:	e060      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad82:	2304      	movs	r3, #4
 800ad84:	77fb      	strb	r3, [r7, #31]
 800ad86:	e05d      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad88:	2308      	movs	r3, #8
 800ad8a:	77fb      	strb	r3, [r7, #31]
 800ad8c:	e05a      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad8e:	2310      	movs	r3, #16
 800ad90:	77fb      	strb	r3, [r7, #31]
 800ad92:	e057      	b.n	800ae44 <UART_SetConfig+0x458>
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	4a6b      	ldr	r2, [pc, #428]	; (800af48 <UART_SetConfig+0x55c>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d125      	bne.n	800adea <UART_SetConfig+0x3fe>
 800ad9e:	4b67      	ldr	r3, [pc, #412]	; (800af3c <UART_SetConfig+0x550>)
 800ada0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ada4:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800ada8:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adac:	d017      	beq.n	800adde <UART_SetConfig+0x3f2>
 800adae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800adb2:	d817      	bhi.n	800ade4 <UART_SetConfig+0x3f8>
 800adb4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adb8:	d00b      	beq.n	800add2 <UART_SetConfig+0x3e6>
 800adba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adbe:	d811      	bhi.n	800ade4 <UART_SetConfig+0x3f8>
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d003      	beq.n	800adcc <UART_SetConfig+0x3e0>
 800adc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800adc8:	d006      	beq.n	800add8 <UART_SetConfig+0x3ec>
 800adca:	e00b      	b.n	800ade4 <UART_SetConfig+0x3f8>
 800adcc:	2300      	movs	r3, #0
 800adce:	77fb      	strb	r3, [r7, #31]
 800add0:	e038      	b.n	800ae44 <UART_SetConfig+0x458>
 800add2:	2302      	movs	r3, #2
 800add4:	77fb      	strb	r3, [r7, #31]
 800add6:	e035      	b.n	800ae44 <UART_SetConfig+0x458>
 800add8:	2304      	movs	r3, #4
 800adda:	77fb      	strb	r3, [r7, #31]
 800addc:	e032      	b.n	800ae44 <UART_SetConfig+0x458>
 800adde:	2308      	movs	r3, #8
 800ade0:	77fb      	strb	r3, [r7, #31]
 800ade2:	e02f      	b.n	800ae44 <UART_SetConfig+0x458>
 800ade4:	2310      	movs	r3, #16
 800ade6:	77fb      	strb	r3, [r7, #31]
 800ade8:	e02c      	b.n	800ae44 <UART_SetConfig+0x458>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a57      	ldr	r2, [pc, #348]	; (800af4c <UART_SetConfig+0x560>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d125      	bne.n	800ae40 <UART_SetConfig+0x454>
 800adf4:	4b51      	ldr	r3, [pc, #324]	; (800af3c <UART_SetConfig+0x550>)
 800adf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800adfa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800adfe:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800ae02:	d017      	beq.n	800ae34 <UART_SetConfig+0x448>
 800ae04:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800ae08:	d817      	bhi.n	800ae3a <UART_SetConfig+0x44e>
 800ae0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae0e:	d00b      	beq.n	800ae28 <UART_SetConfig+0x43c>
 800ae10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae14:	d811      	bhi.n	800ae3a <UART_SetConfig+0x44e>
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d003      	beq.n	800ae22 <UART_SetConfig+0x436>
 800ae1a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ae1e:	d006      	beq.n	800ae2e <UART_SetConfig+0x442>
 800ae20:	e00b      	b.n	800ae3a <UART_SetConfig+0x44e>
 800ae22:	2300      	movs	r3, #0
 800ae24:	77fb      	strb	r3, [r7, #31]
 800ae26:	e00d      	b.n	800ae44 <UART_SetConfig+0x458>
 800ae28:	2302      	movs	r3, #2
 800ae2a:	77fb      	strb	r3, [r7, #31]
 800ae2c:	e00a      	b.n	800ae44 <UART_SetConfig+0x458>
 800ae2e:	2304      	movs	r3, #4
 800ae30:	77fb      	strb	r3, [r7, #31]
 800ae32:	e007      	b.n	800ae44 <UART_SetConfig+0x458>
 800ae34:	2308      	movs	r3, #8
 800ae36:	77fb      	strb	r3, [r7, #31]
 800ae38:	e004      	b.n	800ae44 <UART_SetConfig+0x458>
 800ae3a:	2310      	movs	r3, #16
 800ae3c:	77fb      	strb	r3, [r7, #31]
 800ae3e:	e001      	b.n	800ae44 <UART_SetConfig+0x458>
 800ae40:	2310      	movs	r3, #16
 800ae42:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	69db      	ldr	r3, [r3, #28]
 800ae48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae4c:	d15c      	bne.n	800af08 <UART_SetConfig+0x51c>
  {
    switch (clocksource)
 800ae4e:	7ffb      	ldrb	r3, [r7, #31]
 800ae50:	2b08      	cmp	r3, #8
 800ae52:	d828      	bhi.n	800aea6 <UART_SetConfig+0x4ba>
 800ae54:	a201      	add	r2, pc, #4	; (adr r2, 800ae5c <UART_SetConfig+0x470>)
 800ae56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae5a:	bf00      	nop
 800ae5c:	0800ae81 	.word	0x0800ae81
 800ae60:	0800ae89 	.word	0x0800ae89
 800ae64:	0800ae91 	.word	0x0800ae91
 800ae68:	0800aea7 	.word	0x0800aea7
 800ae6c:	0800ae97 	.word	0x0800ae97
 800ae70:	0800aea7 	.word	0x0800aea7
 800ae74:	0800aea7 	.word	0x0800aea7
 800ae78:	0800aea7 	.word	0x0800aea7
 800ae7c:	0800ae9f 	.word	0x0800ae9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ae80:	f7fb ff6c 	bl	8006d5c <HAL_RCC_GetPCLK1Freq>
 800ae84:	61b8      	str	r0, [r7, #24]
        break;
 800ae86:	e013      	b.n	800aeb0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ae88:	f7fb ff7c 	bl	8006d84 <HAL_RCC_GetPCLK2Freq>
 800ae8c:	61b8      	str	r0, [r7, #24]
        break;
 800ae8e:	e00f      	b.n	800aeb0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ae90:	4b2f      	ldr	r3, [pc, #188]	; (800af50 <UART_SetConfig+0x564>)
 800ae92:	61bb      	str	r3, [r7, #24]
        break;
 800ae94:	e00c      	b.n	800aeb0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ae96:	f7fb fe4f 	bl	8006b38 <HAL_RCC_GetSysClockFreq>
 800ae9a:	61b8      	str	r0, [r7, #24]
        break;
 800ae9c:	e008      	b.n	800aeb0 <UART_SetConfig+0x4c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ae9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800aea2:	61bb      	str	r3, [r7, #24]
        break;
 800aea4:	e004      	b.n	800aeb0 <UART_SetConfig+0x4c4>
      default:
        pclk = 0U;
 800aea6:	2300      	movs	r3, #0
 800aea8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	77bb      	strb	r3, [r7, #30]
        break;
 800aeae:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800aeb0:	69bb      	ldr	r3, [r7, #24]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	f000 8082 	beq.w	800afbc <UART_SetConfig+0x5d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800aeb8:	69bb      	ldr	r3, [r7, #24]
 800aeba:	005a      	lsls	r2, r3, #1
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	685b      	ldr	r3, [r3, #4]
 800aec0:	085b      	lsrs	r3, r3, #1
 800aec2:	441a      	add	r2, r3
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	685b      	ldr	r3, [r3, #4]
 800aec8:	fbb2 f3f3 	udiv	r3, r2, r3
 800aecc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800aece:	693b      	ldr	r3, [r7, #16]
 800aed0:	2b0f      	cmp	r3, #15
 800aed2:	d916      	bls.n	800af02 <UART_SetConfig+0x516>
 800aed4:	693b      	ldr	r3, [r7, #16]
 800aed6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aeda:	d212      	bcs.n	800af02 <UART_SetConfig+0x516>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	b29b      	uxth	r3, r3
 800aee0:	f023 030f 	bic.w	r3, r3, #15
 800aee4:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800aee6:	693b      	ldr	r3, [r7, #16]
 800aee8:	085b      	lsrs	r3, r3, #1
 800aeea:	b29b      	uxth	r3, r3
 800aeec:	f003 0307 	and.w	r3, r3, #7
 800aef0:	b29a      	uxth	r2, r3
 800aef2:	89fb      	ldrh	r3, [r7, #14]
 800aef4:	4313      	orrs	r3, r2
 800aef6:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	89fa      	ldrh	r2, [r7, #14]
 800aefe:	60da      	str	r2, [r3, #12]
 800af00:	e05c      	b.n	800afbc <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 800af02:	2301      	movs	r3, #1
 800af04:	77bb      	strb	r3, [r7, #30]
 800af06:	e059      	b.n	800afbc <UART_SetConfig+0x5d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 800af08:	7ffb      	ldrb	r3, [r7, #31]
 800af0a:	2b08      	cmp	r3, #8
 800af0c:	d835      	bhi.n	800af7a <UART_SetConfig+0x58e>
 800af0e:	a201      	add	r2, pc, #4	; (adr r2, 800af14 <UART_SetConfig+0x528>)
 800af10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af14:	0800af55 	.word	0x0800af55
 800af18:	0800af5d 	.word	0x0800af5d
 800af1c:	0800af65 	.word	0x0800af65
 800af20:	0800af7b 	.word	0x0800af7b
 800af24:	0800af6b 	.word	0x0800af6b
 800af28:	0800af7b 	.word	0x0800af7b
 800af2c:	0800af7b 	.word	0x0800af7b
 800af30:	0800af7b 	.word	0x0800af7b
 800af34:	0800af73 	.word	0x0800af73
 800af38:	40004c00 	.word	0x40004c00
 800af3c:	40023800 	.word	0x40023800
 800af40:	40005000 	.word	0x40005000
 800af44:	40011400 	.word	0x40011400
 800af48:	40007800 	.word	0x40007800
 800af4c:	40007c00 	.word	0x40007c00
 800af50:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800af54:	f7fb ff02 	bl	8006d5c <HAL_RCC_GetPCLK1Freq>
 800af58:	61b8      	str	r0, [r7, #24]
        break;
 800af5a:	e013      	b.n	800af84 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800af5c:	f7fb ff12 	bl	8006d84 <HAL_RCC_GetPCLK2Freq>
 800af60:	61b8      	str	r0, [r7, #24]
        break;
 800af62:	e00f      	b.n	800af84 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800af64:	4b1b      	ldr	r3, [pc, #108]	; (800afd4 <UART_SetConfig+0x5e8>)
 800af66:	61bb      	str	r3, [r7, #24]
        break;
 800af68:	e00c      	b.n	800af84 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800af6a:	f7fb fde5 	bl	8006b38 <HAL_RCC_GetSysClockFreq>
 800af6e:	61b8      	str	r0, [r7, #24]
        break;
 800af70:	e008      	b.n	800af84 <UART_SetConfig+0x598>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800af72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800af76:	61bb      	str	r3, [r7, #24]
        break;
 800af78:	e004      	b.n	800af84 <UART_SetConfig+0x598>
      default:
        pclk = 0U;
 800af7a:	2300      	movs	r3, #0
 800af7c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800af7e:	2301      	movs	r3, #1
 800af80:	77bb      	strb	r3, [r7, #30]
        break;
 800af82:	bf00      	nop
    }

    if (pclk != 0U)
 800af84:	69bb      	ldr	r3, [r7, #24]
 800af86:	2b00      	cmp	r3, #0
 800af88:	d018      	beq.n	800afbc <UART_SetConfig+0x5d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	685b      	ldr	r3, [r3, #4]
 800af8e:	085a      	lsrs	r2, r3, #1
 800af90:	69bb      	ldr	r3, [r7, #24]
 800af92:	441a      	add	r2, r3
 800af94:	687b      	ldr	r3, [r7, #4]
 800af96:	685b      	ldr	r3, [r3, #4]
 800af98:	fbb2 f3f3 	udiv	r3, r2, r3
 800af9c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800af9e:	693b      	ldr	r3, [r7, #16]
 800afa0:	2b0f      	cmp	r3, #15
 800afa2:	d909      	bls.n	800afb8 <UART_SetConfig+0x5cc>
 800afa4:	693b      	ldr	r3, [r7, #16]
 800afa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800afaa:	d205      	bcs.n	800afb8 <UART_SetConfig+0x5cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800afac:	693b      	ldr	r3, [r7, #16]
 800afae:	b29a      	uxth	r2, r3
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	60da      	str	r2, [r3, #12]
 800afb6:	e001      	b.n	800afbc <UART_SetConfig+0x5d0>
      }
      else
      {
        ret = HAL_ERROR;
 800afb8:	2301      	movs	r3, #1
 800afba:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2200      	movs	r2, #0
 800afc0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	2200      	movs	r2, #0
 800afc6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800afc8:	7fbb      	ldrb	r3, [r7, #30]
}
 800afca:	4618      	mov	r0, r3
 800afcc:	3720      	adds	r7, #32
 800afce:	46bd      	mov	sp, r7
 800afd0:	bd80      	pop	{r7, pc}
 800afd2:	bf00      	nop
 800afd4:	00f42400 	.word	0x00f42400

0800afd8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b082      	sub	sp, #8
 800afdc:	af00      	add	r7, sp, #0
 800afde:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800afe4:	2bff      	cmp	r3, #255	; 0xff
 800afe6:	d904      	bls.n	800aff2 <UART_AdvFeatureConfig+0x1a>
 800afe8:	f640 31e6 	movw	r1, #3046	; 0xbe6
 800afec:	488e      	ldr	r0, [pc, #568]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800afee:	f7f7 ff4e 	bl	8002e8e <assert_failed>

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aff6:	f003 0301 	and.w	r3, r3, #1
 800affa:	2b00      	cmp	r3, #0
 800affc:	d018      	beq.n	800b030 <UART_AdvFeatureConfig+0x58>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b002:	2b00      	cmp	r3, #0
 800b004:	d009      	beq.n	800b01a <UART_AdvFeatureConfig+0x42>
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b00a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800b00e:	d004      	beq.n	800b01a <UART_AdvFeatureConfig+0x42>
 800b010:	f640 31eb 	movw	r1, #3051	; 0xbeb
 800b014:	4884      	ldr	r0, [pc, #528]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b016:	f7f7 ff3a 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	685b      	ldr	r3, [r3, #4]
 800b020:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	430a      	orrs	r2, r1
 800b02e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800b030:	687b      	ldr	r3, [r7, #4]
 800b032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b034:	f003 0302 	and.w	r3, r3, #2
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d018      	beq.n	800b06e <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b040:	2b00      	cmp	r3, #0
 800b042:	d009      	beq.n	800b058 <UART_AdvFeatureConfig+0x80>
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b048:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b04c:	d004      	beq.n	800b058 <UART_AdvFeatureConfig+0x80>
 800b04e:	f640 31f2 	movw	r1, #3058	; 0xbf2
 800b052:	4875      	ldr	r0, [pc, #468]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b054:	f7f7 ff1b 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	430a      	orrs	r2, r1
 800b06c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b072:	f003 0304 	and.w	r3, r3, #4
 800b076:	2b00      	cmp	r3, #0
 800b078:	d018      	beq.n	800b0ac <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d009      	beq.n	800b096 <UART_AdvFeatureConfig+0xbe>
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b086:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800b08a:	d004      	beq.n	800b096 <UART_AdvFeatureConfig+0xbe>
 800b08c:	f640 31f9 	movw	r1, #3065	; 0xbf9
 800b090:	4865      	ldr	r0, [pc, #404]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b092:	f7f7 fefc 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	685b      	ldr	r3, [r3, #4]
 800b09c:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	681b      	ldr	r3, [r3, #0]
 800b0a8:	430a      	orrs	r2, r1
 800b0aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0b0:	f003 0308 	and.w	r3, r3, #8
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d018      	beq.n	800b0ea <UART_AdvFeatureConfig+0x112>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d009      	beq.n	800b0d4 <UART_AdvFeatureConfig+0xfc>
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b0c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b0c8:	d004      	beq.n	800b0d4 <UART_AdvFeatureConfig+0xfc>
 800b0ca:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800b0ce:	4856      	ldr	r0, [pc, #344]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b0d0:	f7f7 fedd 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	685b      	ldr	r3, [r3, #4]
 800b0da:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	430a      	orrs	r2, r1
 800b0e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b0ee:	f003 0310 	and.w	r3, r3, #16
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d018      	beq.n	800b128 <UART_AdvFeatureConfig+0x150>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	d009      	beq.n	800b112 <UART_AdvFeatureConfig+0x13a>
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b102:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b106:	d004      	beq.n	800b112 <UART_AdvFeatureConfig+0x13a>
 800b108:	f640 4107 	movw	r1, #3079	; 0xc07
 800b10c:	4846      	ldr	r0, [pc, #280]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b10e:	f7f7 febe 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	689b      	ldr	r3, [r3, #8]
 800b118:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	430a      	orrs	r2, r1
 800b126:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b12c:	f003 0320 	and.w	r3, r3, #32
 800b130:	2b00      	cmp	r3, #0
 800b132:	d018      	beq.n	800b166 <UART_AdvFeatureConfig+0x18e>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d009      	beq.n	800b150 <UART_AdvFeatureConfig+0x178>
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b140:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b144:	d004      	beq.n	800b150 <UART_AdvFeatureConfig+0x178>
 800b146:	f640 410e 	movw	r1, #3086	; 0xc0e
 800b14a:	4837      	ldr	r0, [pc, #220]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b14c:	f7f7 fe9f 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	689b      	ldr	r3, [r3, #8]
 800b156:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	430a      	orrs	r2, r1
 800b164:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b16a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d064      	beq.n	800b23c <UART_AdvFeatureConfig+0x264>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	4a2d      	ldr	r2, [pc, #180]	; (800b22c <UART_AdvFeatureConfig+0x254>)
 800b178:	4293      	cmp	r3, r2
 800b17a:	d013      	beq.n	800b1a4 <UART_AdvFeatureConfig+0x1cc>
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	4a2b      	ldr	r2, [pc, #172]	; (800b230 <UART_AdvFeatureConfig+0x258>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d00e      	beq.n	800b1a4 <UART_AdvFeatureConfig+0x1cc>
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	4a2a      	ldr	r2, [pc, #168]	; (800b234 <UART_AdvFeatureConfig+0x25c>)
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d009      	beq.n	800b1a4 <UART_AdvFeatureConfig+0x1cc>
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4a28      	ldr	r2, [pc, #160]	; (800b238 <UART_AdvFeatureConfig+0x260>)
 800b196:	4293      	cmp	r3, r2
 800b198:	d004      	beq.n	800b1a4 <UART_AdvFeatureConfig+0x1cc>
 800b19a:	f640 4115 	movw	r1, #3093	; 0xc15
 800b19e:	4822      	ldr	r0, [pc, #136]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b1a0:	f7f7 fe75 	bl	8002e8e <assert_failed>
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	d009      	beq.n	800b1c0 <UART_AdvFeatureConfig+0x1e8>
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1b0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b1b4:	d004      	beq.n	800b1c0 <UART_AdvFeatureConfig+0x1e8>
 800b1b6:	f640 4116 	movw	r1, #3094	; 0xc16
 800b1ba:	481b      	ldr	r0, [pc, #108]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b1bc:	f7f7 fe67 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	430a      	orrs	r2, r1
 800b1d4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b1da:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b1de:	d12d      	bne.n	800b23c <UART_AdvFeatureConfig+0x264>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d013      	beq.n	800b210 <UART_AdvFeatureConfig+0x238>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1ec:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b1f0:	d00e      	beq.n	800b210 <UART_AdvFeatureConfig+0x238>
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b1fa:	d009      	beq.n	800b210 <UART_AdvFeatureConfig+0x238>
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b200:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b204:	d004      	beq.n	800b210 <UART_AdvFeatureConfig+0x238>
 800b206:	f640 411b 	movw	r1, #3099	; 0xc1b
 800b20a:	4807      	ldr	r0, [pc, #28]	; (800b228 <UART_AdvFeatureConfig+0x250>)
 800b20c:	f7f7 fe3f 	bl	8002e8e <assert_failed>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	685b      	ldr	r3, [r3, #4]
 800b216:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	430a      	orrs	r2, r1
 800b224:	605a      	str	r2, [r3, #4]
 800b226:	e009      	b.n	800b23c <UART_AdvFeatureConfig+0x264>
 800b228:	080178b0 	.word	0x080178b0
 800b22c:	40011000 	.word	0x40011000
 800b230:	40004400 	.word	0x40004400
 800b234:	40004800 	.word	0x40004800
 800b238:	40011400 	.word	0x40011400
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b244:	2b00      	cmp	r3, #0
 800b246:	d018      	beq.n	800b27a <UART_AdvFeatureConfig+0x2a2>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d009      	beq.n	800b264 <UART_AdvFeatureConfig+0x28c>
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b254:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800b258:	d004      	beq.n	800b264 <UART_AdvFeatureConfig+0x28c>
 800b25a:	f640 4123 	movw	r1, #3107	; 0xc23
 800b25e:	4809      	ldr	r0, [pc, #36]	; (800b284 <UART_AdvFeatureConfig+0x2ac>)
 800b260:	f7f7 fe15 	bl	8002e8e <assert_failed>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	685b      	ldr	r3, [r3, #4]
 800b26a:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	430a      	orrs	r2, r1
 800b278:	605a      	str	r2, [r3, #4]
  }
}
 800b27a:	bf00      	nop
 800b27c:	3708      	adds	r7, #8
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
 800b282:	bf00      	nop
 800b284:	080178b0 	.word	0x080178b0

0800b288 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800b288:	b580      	push	{r7, lr}
 800b28a:	b086      	sub	sp, #24
 800b28c:	af02      	add	r7, sp, #8
 800b28e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	2200      	movs	r2, #0
 800b294:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800b298:	f7f8 fb9c 	bl	80039d4 <HAL_GetTick>
 800b29c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f003 0308 	and.w	r3, r3, #8
 800b2a8:	2b08      	cmp	r3, #8
 800b2aa:	d10e      	bne.n	800b2ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800b2ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800b2b0:	9300      	str	r3, [sp, #0]
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f000 f81b 	bl	800b2f6 <UART_WaitOnFlagUntilTimeout>
 800b2c0:	4603      	mov	r3, r0
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d001      	beq.n	800b2ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800b2c6:	2303      	movs	r3, #3
 800b2c8:	e011      	b.n	800b2ee <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	2220      	movs	r2, #32
 800b2ce:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	2220      	movs	r2, #32
 800b2d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	2200      	movs	r2, #0
 800b2e2:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2200      	movs	r2, #0
 800b2e8:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800b2ec:	2300      	movs	r3, #0
}
 800b2ee:	4618      	mov	r0, r3
 800b2f0:	3710      	adds	r7, #16
 800b2f2:	46bd      	mov	sp, r7
 800b2f4:	bd80      	pop	{r7, pc}

0800b2f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800b2f6:	b580      	push	{r7, lr}
 800b2f8:	b09c      	sub	sp, #112	; 0x70
 800b2fa:	af00      	add	r7, sp, #0
 800b2fc:	60f8      	str	r0, [r7, #12]
 800b2fe:	60b9      	str	r1, [r7, #8]
 800b300:	603b      	str	r3, [r7, #0]
 800b302:	4613      	mov	r3, r2
 800b304:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b306:	e0a7      	b.n	800b458 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b308:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b30a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b30e:	f000 80a3 	beq.w	800b458 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b312:	f7f8 fb5f 	bl	80039d4 <HAL_GetTick>
 800b316:	4602      	mov	r2, r0
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	1ad3      	subs	r3, r2, r3
 800b31c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800b31e:	429a      	cmp	r2, r3
 800b320:	d302      	bcc.n	800b328 <UART_WaitOnFlagUntilTimeout+0x32>
 800b322:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800b324:	2b00      	cmp	r3, #0
 800b326:	d13f      	bne.n	800b3a8 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b32e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b330:	e853 3f00 	ldrex	r3, [r3]
 800b334:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800b336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b338:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b33c:	667b      	str	r3, [r7, #100]	; 0x64
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	461a      	mov	r2, r3
 800b344:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b346:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b348:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b34a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800b34c:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b34e:	e841 2300 	strex	r3, r2, [r1]
 800b352:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800b354:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b356:	2b00      	cmp	r3, #0
 800b358:	d1e6      	bne.n	800b328 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	3308      	adds	r3, #8
 800b360:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b362:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b364:	e853 3f00 	ldrex	r3, [r3]
 800b368:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b36a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b36c:	f023 0301 	bic.w	r3, r3, #1
 800b370:	663b      	str	r3, [r7, #96]	; 0x60
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	3308      	adds	r3, #8
 800b378:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800b37a:	64ba      	str	r2, [r7, #72]	; 0x48
 800b37c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b37e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800b380:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b382:	e841 2300 	strex	r3, r2, [r1]
 800b386:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800b388:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d1e5      	bne.n	800b35a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	2220      	movs	r2, #32
 800b392:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	2220      	movs	r2, #32
 800b398:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 800b3a4:	2303      	movs	r3, #3
 800b3a6:	e068      	b.n	800b47a <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	f003 0304 	and.w	r3, r3, #4
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d050      	beq.n	800b458 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	69db      	ldr	r3, [r3, #28]
 800b3bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b3c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b3c4:	d148      	bne.n	800b458 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b3ce:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	681b      	ldr	r3, [r3, #0]
 800b3d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3d8:	e853 3f00 	ldrex	r3, [r3]
 800b3dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b3de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3e0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800b3e4:	66fb      	str	r3, [r7, #108]	; 0x6c
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b3ee:	637b      	str	r3, [r7, #52]	; 0x34
 800b3f0:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3f2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800b3f4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800b3f6:	e841 2300 	strex	r3, r2, [r1]
 800b3fa:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800b3fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d1e6      	bne.n	800b3d0 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b402:	68fb      	ldr	r3, [r7, #12]
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	3308      	adds	r3, #8
 800b408:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b40a:	697b      	ldr	r3, [r7, #20]
 800b40c:	e853 3f00 	ldrex	r3, [r3]
 800b410:	613b      	str	r3, [r7, #16]
   return(result);
 800b412:	693b      	ldr	r3, [r7, #16]
 800b414:	f023 0301 	bic.w	r3, r3, #1
 800b418:	66bb      	str	r3, [r7, #104]	; 0x68
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	681b      	ldr	r3, [r3, #0]
 800b41e:	3308      	adds	r3, #8
 800b420:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800b422:	623a      	str	r2, [r7, #32]
 800b424:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b426:	69f9      	ldr	r1, [r7, #28]
 800b428:	6a3a      	ldr	r2, [r7, #32]
 800b42a:	e841 2300 	strex	r3, r2, [r1]
 800b42e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b430:	69bb      	ldr	r3, [r7, #24]
 800b432:	2b00      	cmp	r3, #0
 800b434:	d1e5      	bne.n	800b402 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2220      	movs	r2, #32
 800b43a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	2220      	movs	r2, #32
 800b440:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	2220      	movs	r2, #32
 800b448:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2200      	movs	r2, #0
 800b450:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800b454:	2303      	movs	r3, #3
 800b456:	e010      	b.n	800b47a <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	69da      	ldr	r2, [r3, #28]
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	4013      	ands	r3, r2
 800b462:	68ba      	ldr	r2, [r7, #8]
 800b464:	429a      	cmp	r2, r3
 800b466:	bf0c      	ite	eq
 800b468:	2301      	moveq	r3, #1
 800b46a:	2300      	movne	r3, #0
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	461a      	mov	r2, r3
 800b470:	79fb      	ldrb	r3, [r7, #7]
 800b472:	429a      	cmp	r2, r3
 800b474:	f43f af48 	beq.w	800b308 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800b478:	2300      	movs	r3, #0
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3770      	adds	r7, #112	; 0x70
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}

0800b482 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b482:	b480      	push	{r7}
 800b484:	b095      	sub	sp, #84	; 0x54
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b490:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b492:	e853 3f00 	ldrex	r3, [r3]
 800b496:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b49a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b49e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	461a      	mov	r2, r3
 800b4a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b4a8:	643b      	str	r3, [r7, #64]	; 0x40
 800b4aa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b4ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b4b0:	e841 2300 	strex	r3, r2, [r1]
 800b4b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b4b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d1e6      	bne.n	800b48a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	3308      	adds	r3, #8
 800b4c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4c4:	6a3b      	ldr	r3, [r7, #32]
 800b4c6:	e853 3f00 	ldrex	r3, [r3]
 800b4ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800b4cc:	69fb      	ldr	r3, [r7, #28]
 800b4ce:	f023 0301 	bic.w	r3, r3, #1
 800b4d2:	64bb      	str	r3, [r7, #72]	; 0x48
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	681b      	ldr	r3, [r3, #0]
 800b4d8:	3308      	adds	r3, #8
 800b4da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b4dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b4de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b4e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b4e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b4e4:	e841 2300 	strex	r3, r2, [r1]
 800b4e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b4ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4ec:	2b00      	cmp	r3, #0
 800b4ee:	d1e5      	bne.n	800b4bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b4f4:	2b01      	cmp	r3, #1
 800b4f6:	d118      	bne.n	800b52a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	e853 3f00 	ldrex	r3, [r3]
 800b504:	60bb      	str	r3, [r7, #8]
   return(result);
 800b506:	68bb      	ldr	r3, [r7, #8]
 800b508:	f023 0310 	bic.w	r3, r3, #16
 800b50c:	647b      	str	r3, [r7, #68]	; 0x44
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	681b      	ldr	r3, [r3, #0]
 800b512:	461a      	mov	r2, r3
 800b514:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b516:	61bb      	str	r3, [r7, #24]
 800b518:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b51a:	6979      	ldr	r1, [r7, #20]
 800b51c:	69ba      	ldr	r2, [r7, #24]
 800b51e:	e841 2300 	strex	r3, r2, [r1]
 800b522:	613b      	str	r3, [r7, #16]
   return(result);
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d1e6      	bne.n	800b4f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	2220      	movs	r2, #32
 800b52e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	2200      	movs	r2, #0
 800b536:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2200      	movs	r2, #0
 800b53c:	669a      	str	r2, [r3, #104]	; 0x68
}
 800b53e:	bf00      	nop
 800b540:	3754      	adds	r7, #84	; 0x54
 800b542:	46bd      	mov	sp, r7
 800b544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b548:	4770      	bx	lr

0800b54a <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b084      	sub	sp, #16
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b556:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	2200      	movs	r2, #0
 800b55c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	2200      	movs	r2, #0
 800b564:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b568:	68f8      	ldr	r0, [r7, #12]
 800b56a:	f7ff fa29 	bl	800a9c0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b56e:	bf00      	nop
 800b570:	3710      	adds	r7, #16
 800b572:	46bd      	mov	sp, r7
 800b574:	bd80      	pop	{r7, pc}

0800b576 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b576:	b580      	push	{r7, lr}
 800b578:	b088      	sub	sp, #32
 800b57a:	af00      	add	r7, sp, #0
 800b57c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	e853 3f00 	ldrex	r3, [r3]
 800b58a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b58c:	68bb      	ldr	r3, [r7, #8]
 800b58e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b592:	61fb      	str	r3, [r7, #28]
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	461a      	mov	r2, r3
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	61bb      	str	r3, [r7, #24]
 800b59e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b5a0:	6979      	ldr	r1, [r7, #20]
 800b5a2:	69ba      	ldr	r2, [r7, #24]
 800b5a4:	e841 2300 	strex	r3, r2, [r1]
 800b5a8:	613b      	str	r3, [r7, #16]
   return(result);
 800b5aa:	693b      	ldr	r3, [r7, #16]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	d1e6      	bne.n	800b57e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b5b0:	687b      	ldr	r3, [r7, #4]
 800b5b2:	2220      	movs	r2, #32
 800b5b4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b5bc:	6878      	ldr	r0, [r7, #4]
 800b5be:	f7ff f9f5 	bl	800a9ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b5c2:	bf00      	nop
 800b5c4:	3720      	adds	r7, #32
 800b5c6:	46bd      	mov	sp, r7
 800b5c8:	bd80      	pop	{r7, pc}

0800b5ca <VL53L0X_GetOffsetCalibrationDataMicroMeter>:
	return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(VL53L0X_DEV Dev,
	int32_t *pOffsetCalibrationDataMicroMeter)
{
 800b5ca:	b580      	push	{r7, lr}
 800b5cc:	b084      	sub	sp, #16
 800b5ce:	af00      	add	r7, sp, #0
 800b5d0:	6078      	str	r0, [r7, #4]
 800b5d2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_offset_calibration_data_micro_meter(Dev,
 800b5d8:	6839      	ldr	r1, [r7, #0]
 800b5da:	6878      	ldr	r0, [r7, #4]
 800b5dc:	f001 fd10 	bl	800d000 <VL53L0X_get_offset_calibration_data_micro_meter>
 800b5e0:	4603      	mov	r3, r0
 800b5e2:	73fb      	strb	r3, [r7, #15]
		pOffsetCalibrationDataMicroMeter);

	LOG_FUNCTION_END(Status);
	return Status;
 800b5e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3710      	adds	r7, #16
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <VL53L0X_DataInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_DataInit(VL53L0X_DEV Dev)
{
 800b5f0:	b5b0      	push	{r4, r5, r7, lr}
 800b5f2:	b096      	sub	sp, #88	; 0x58
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b5f8:	2300      	movs	r3, #0
 800b5fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		0xFE,
		0x01);
#endif

	/* Set I2C standard mode */
	if (Status == VL53L0X_ERROR_NONE)
 800b5fe:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b602:	2b00      	cmp	r3, #0
 800b604:	d107      	bne.n	800b616 <VL53L0X_DataInit+0x26>
		Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800b606:	2200      	movs	r2, #0
 800b608:	2188      	movs	r1, #136	; 0x88
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f004 ff2e 	bl	801046c <VL53L0X_WrByte>
 800b610:	4603      	mov	r3, r0
 800b612:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	2200      	movs	r2, #0
 800b61a:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	if (Status == VL53L0X_ERROR_NONE)
		Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

	/* Default value is 1000 for Linearity Corrective Gain */
	PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b624:	f8a3 2152 	strh.w	r2, [r3, #338]	; 0x152

	/* Dmax default Parameter */
	PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800b62e:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
	PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	4a9e      	ldr	r2, [pc, #632]	; (800b8b0 <VL53L0X_DataInit+0x2c0>)
 800b636:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
		(FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

	/* Set Default static parameters
	 *set first temporary values 9.44MHz * 65536 = 618660 */
	VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	4a9d      	ldr	r2, [pc, #628]	; (800b8b4 <VL53L0X_DataInit+0x2c4>)
 800b63e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4

	/* Set Default XTalkCompensationRateMegaCps to 0  */
	VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	2200      	movs	r2, #0
 800b646:	621a      	str	r2, [r3, #32]

	/* Get default parameters */
	Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800b648:	f107 0310 	add.w	r3, r7, #16
 800b64c:	4619      	mov	r1, r3
 800b64e:	6878      	ldr	r0, [r7, #4]
 800b650:	f000 fac2 	bl	800bbd8 <VL53L0X_GetDeviceParameters>
 800b654:	4603      	mov	r3, r0
 800b656:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (Status == VL53L0X_ERROR_NONE) {
 800b65a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d112      	bne.n	800b688 <VL53L0X_DataInit+0x98>
		/* initialize PAL values */
		CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800b662:	2300      	movs	r3, #0
 800b664:	743b      	strb	r3, [r7, #16]
		CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800b666:	2300      	movs	r3, #0
 800b668:	747b      	strb	r3, [r7, #17]
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	f103 0410 	add.w	r4, r3, #16
 800b670:	f107 0510 	add.w	r5, r7, #16
 800b674:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b676:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b678:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b67a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b67c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b67e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b680:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800b684:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	}

	/* Sigma estimator variable */
	PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	2264      	movs	r2, #100	; 0x64
 800b68c:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
	PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800b690:	687b      	ldr	r3, [r7, #4]
 800b692:	f44f 7261 	mov.w	r2, #900	; 0x384
 800b696:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
	PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800b6a0:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
	PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	f44f 6220 	mov.w	r2, #2560	; 0xa00
 800b6aa:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c

	/* Use internal default settings */
	PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2201      	movs	r2, #1
 800b6b2:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150

	Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800b6b6:	2201      	movs	r2, #1
 800b6b8:	2180      	movs	r1, #128	; 0x80
 800b6ba:	6878      	ldr	r0, [r7, #4]
 800b6bc:	f004 fed6 	bl	801046c <VL53L0X_WrByte>
 800b6c0:	4603      	mov	r3, r0
 800b6c2:	461a      	mov	r2, r3
 800b6c4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b6c8:	4313      	orrs	r3, r2
 800b6ca:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b6ce:	2201      	movs	r2, #1
 800b6d0:	21ff      	movs	r1, #255	; 0xff
 800b6d2:	6878      	ldr	r0, [r7, #4]
 800b6d4:	f004 feca 	bl	801046c <VL53L0X_WrByte>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	461a      	mov	r2, r3
 800b6dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b6e0:	4313      	orrs	r3, r2
 800b6e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	6878      	ldr	r0, [r7, #4]
 800b6ec:	f004 febe 	bl	801046c <VL53L0X_WrByte>
 800b6f0:	4603      	mov	r3, r0
 800b6f2:	461a      	mov	r2, r3
 800b6f4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_RdByte(Dev, 0x91, &StopVariable);
 800b6fe:	f107 030f 	add.w	r3, r7, #15
 800b702:	461a      	mov	r2, r3
 800b704:	2191      	movs	r1, #145	; 0x91
 800b706:	6878      	ldr	r0, [r7, #4]
 800b708:	f004 ff32 	bl	8010570 <VL53L0X_RdByte>
 800b70c:	4603      	mov	r3, r0
 800b70e:	461a      	mov	r2, r3
 800b710:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b714:	4313      	orrs	r3, r2
 800b716:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	PALDevDataSet(Dev, StopVariable, StopVariable);
 800b71a:	7bfa      	ldrb	r2, [r7, #15]
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	f883 213a 	strb.w	r2, [r3, #314]	; 0x13a
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800b722:	2201      	movs	r2, #1
 800b724:	2100      	movs	r1, #0
 800b726:	6878      	ldr	r0, [r7, #4]
 800b728:	f004 fea0 	bl	801046c <VL53L0X_WrByte>
 800b72c:	4603      	mov	r3, r0
 800b72e:	461a      	mov	r2, r3
 800b730:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b734:	4313      	orrs	r3, r2
 800b736:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b73a:	2200      	movs	r2, #0
 800b73c:	21ff      	movs	r1, #255	; 0xff
 800b73e:	6878      	ldr	r0, [r7, #4]
 800b740:	f004 fe94 	bl	801046c <VL53L0X_WrByte>
 800b744:	4603      	mov	r3, r0
 800b746:	461a      	mov	r2, r3
 800b748:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b74c:	4313      	orrs	r3, r2
 800b74e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800b752:	2200      	movs	r2, #0
 800b754:	2180      	movs	r1, #128	; 0x80
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f004 fe88 	bl	801046c <VL53L0X_WrByte>
 800b75c:	4603      	mov	r3, r0
 800b75e:	461a      	mov	r2, r3
 800b760:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b764:	4313      	orrs	r3, r2
 800b766:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Enable all check */
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800b76a:	2300      	movs	r3, #0
 800b76c:	653b      	str	r3, [r7, #80]	; 0x50
 800b76e:	e014      	b.n	800b79a <VL53L0X_DataInit+0x1aa>
		if (Status == VL53L0X_ERROR_NONE)
 800b770:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b774:	2b00      	cmp	r3, #0
 800b776:	d114      	bne.n	800b7a2 <VL53L0X_DataInit+0x1b2>
			Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800b778:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b77a:	b29b      	uxth	r3, r3
 800b77c:	2201      	movs	r2, #1
 800b77e:	4619      	mov	r1, r3
 800b780:	6878      	ldr	r0, [r7, #4]
 800b782:	f000 fd4d 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
 800b786:	4603      	mov	r3, r0
 800b788:	461a      	mov	r2, r3
 800b78a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800b78e:	4313      	orrs	r3, r2
 800b790:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800b794:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b796:	3301      	adds	r3, #1
 800b798:	653b      	str	r3, [r7, #80]	; 0x50
 800b79a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b79c:	2b05      	cmp	r3, #5
 800b79e:	dde7      	ble.n	800b770 <VL53L0X_DataInit+0x180>
 800b7a0:	e000      	b.n	800b7a4 <VL53L0X_DataInit+0x1b4>
		else
			break;
 800b7a2:	bf00      	nop

	}

	/* Disable the following checks */
	if (Status == VL53L0X_ERROR_NONE)
 800b7a4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d107      	bne.n	800b7bc <VL53L0X_DataInit+0x1cc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	2102      	movs	r1, #2
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f000 fd35 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800b7bc:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d107      	bne.n	800b7d4 <VL53L0X_DataInit+0x1e4>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800b7c4:	2200      	movs	r2, #0
 800b7c6:	2103      	movs	r1, #3
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f000 fd29 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800b7d4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	d107      	bne.n	800b7ec <VL53L0X_DataInit+0x1fc>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800b7dc:	2200      	movs	r2, #0
 800b7de:	2104      	movs	r1, #4
 800b7e0:	6878      	ldr	r0, [r7, #4]
 800b7e2:	f000 fd1d 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
 800b7e6:	4603      	mov	r3, r0
 800b7e8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

	if (Status == VL53L0X_ERROR_NONE)
 800b7ec:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b7f0:	2b00      	cmp	r3, #0
 800b7f2:	d107      	bne.n	800b804 <VL53L0X_DataInit+0x214>
		Status = VL53L0X_SetLimitCheckEnable(Dev,
 800b7f4:	2200      	movs	r2, #0
 800b7f6:	2105      	movs	r1, #5
 800b7f8:	6878      	ldr	r0, [r7, #4]
 800b7fa:	f000 fd11 	bl	800c220 <VL53L0X_SetLimitCheckEnable>
 800b7fe:	4603      	mov	r3, r0
 800b800:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

	/* Limit default values */
	if (Status == VL53L0X_ERROR_NONE) {
 800b804:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d108      	bne.n	800b81e <VL53L0X_DataInit+0x22e>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b80c:	f44f 1290 	mov.w	r2, #1179648	; 0x120000
 800b810:	2100      	movs	r1, #0
 800b812:	6878      	ldr	r0, [r7, #4]
 800b814:	f000 fdb4 	bl	800c380 <VL53L0X_SetLimitCheckValue>
 800b818:	4603      	mov	r3, r0
 800b81a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				(FixPoint1616_t)(18 * 65536));
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800b81e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b822:	2b00      	cmp	r3, #0
 800b824:	d108      	bne.n	800b838 <VL53L0X_DataInit+0x248>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b826:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b82a:	2101      	movs	r1, #1
 800b82c:	6878      	ldr	r0, [r7, #4]
 800b82e:	f000 fda7 	bl	800c380 <VL53L0X_SetLimitCheckValue>
 800b832:	4603      	mov	r3, r0
 800b834:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				(FixPoint1616_t)(25 * 65536 / 100));
				/* 0.25 * 65536 */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b838:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	d108      	bne.n	800b852 <VL53L0X_DataInit+0x262>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b840:	f44f 120c 	mov.w	r2, #2293760	; 0x230000
 800b844:	2102      	movs	r1, #2
 800b846:	6878      	ldr	r0, [r7, #4]
 800b848:	f000 fd9a 	bl	800c380 <VL53L0X_SetLimitCheckValue>
 800b84c:	4603      	mov	r3, r0
 800b84e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				(FixPoint1616_t)(35 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b852:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b856:	2b00      	cmp	r3, #0
 800b858:	d107      	bne.n	800b86a <VL53L0X_DataInit+0x27a>
		Status = VL53L0X_SetLimitCheckValue(Dev,
 800b85a:	2200      	movs	r2, #0
 800b85c:	2103      	movs	r1, #3
 800b85e:	6878      	ldr	r0, [r7, #4]
 800b860:	f000 fd8e 	bl	800c380 <VL53L0X_SetLimitCheckValue>
 800b864:	4603      	mov	r3, r0
 800b866:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				(FixPoint1616_t)(0 * 65536));
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b86a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b86e:	2b00      	cmp	r3, #0
 800b870:	d10f      	bne.n	800b892 <VL53L0X_DataInit+0x2a2>

		PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	22ff      	movs	r2, #255	; 0xff
 800b876:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800b87a:	22ff      	movs	r2, #255	; 0xff
 800b87c:	2101      	movs	r1, #1
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f004 fdf4 	bl	801046c <VL53L0X_WrByte>
 800b884:	4603      	mov	r3, r0
 800b886:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			0xFF);

		/* Set PAL state to tell that we are waiting for call to
		 * VL53L0X_StaticInit */
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2201      	movs	r2, #1
 800b88e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	}

	if (Status == VL53L0X_ERROR_NONE)
 800b892:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800b896:	2b00      	cmp	r3, #0
 800b898:	d103      	bne.n	800b8a2 <VL53L0X_DataInit+0x2b2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2200      	movs	r2, #0
 800b89e:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115


	LOG_FUNCTION_END(Status);
	return Status;
 800b8a2:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3758      	adds	r7, #88	; 0x58
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	bdb0      	pop	{r4, r5, r7, pc}
 800b8ae:	bf00      	nop
 800b8b0:	00016b85 	.word	0x00016b85
 800b8b4:	000970a4 	.word	0x000970a4

0800b8b8 <VL53L0X_StaticInit>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev)
{
 800b8b8:	b5b0      	push	{r4, r5, r7, lr}
 800b8ba:	b09e      	sub	sp, #120	; 0x78
 800b8bc:	af02      	add	r7, sp, #8
 800b8be:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800b8c0:	2300      	movs	r3, #0
 800b8c2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800b8c6:	f107 031c 	add.w	r3, r7, #28
 800b8ca:	2240      	movs	r2, #64	; 0x40
 800b8cc:	2100      	movs	r1, #0
 800b8ce:	4618      	mov	r0, r3
 800b8d0:	f005 fbce 	bl	8011070 <memset>
	uint8_t *pTuningSettingBuffer;
	uint16_t tempword = 0;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	837b      	strh	r3, [r7, #26]
	uint8_t tempbyte = 0;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	767b      	strb	r3, [r7, #25]
	uint8_t UseInternalTuningSettings = 0;
 800b8dc:	2300      	movs	r3, #0
 800b8de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
	uint32_t count = 0;
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	663b      	str	r3, [r7, #96]	; 0x60
	uint8_t isApertureSpads = 0;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	763b      	strb	r3, [r7, #24]
	uint32_t refSpadCount = 0;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	617b      	str	r3, [r7, #20]
	uint8_t ApertureSpads = 0;
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t vcselPulsePeriodPCLK;
	uint32_t seqTimeoutMicroSecs;

	LOG_FUNCTION_START("");

	Status = VL53L0X_get_info_from_device(Dev, 1);
 800b8f4:	2101      	movs	r1, #1
 800b8f6:	6878      	ldr	r0, [r7, #4]
 800b8f8:	f002 fafc 	bl	800def4 <VL53L0X_get_info_from_device>
 800b8fc:	4603      	mov	r3, r0
 800b8fe:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f

	/* set the ref spad from NVM */
	count	= (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	f893 3113 	ldrb.w	r3, [r3, #275]	; 0x113
 800b908:	663b      	str	r3, [r7, #96]	; 0x60
		ReferenceSpadCount);
	ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
 800b910:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		ReferenceSpadType);

	/* NVM value invalid */
	if ((ApertureSpads > 1) ||
 800b914:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b918:	2b01      	cmp	r3, #1
 800b91a:	d80d      	bhi.n	800b938 <VL53L0X_StaticInit+0x80>
 800b91c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b920:	2b01      	cmp	r3, #1
 800b922:	d102      	bne.n	800b92a <VL53L0X_StaticInit+0x72>
		((ApertureSpads == 1) && (count > 32)) ||
 800b924:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b926:	2b20      	cmp	r3, #32
 800b928:	d806      	bhi.n	800b938 <VL53L0X_StaticInit+0x80>
 800b92a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d10e      	bne.n	800b950 <VL53L0X_StaticInit+0x98>
		((ApertureSpads == 0) && (count > 12)))
 800b932:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800b934:	2b0c      	cmp	r3, #12
 800b936:	d90b      	bls.n	800b950 <VL53L0X_StaticInit+0x98>
		Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800b938:	f107 0218 	add.w	r2, r7, #24
 800b93c:	f107 0314 	add.w	r3, r7, #20
 800b940:	4619      	mov	r1, r3
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f001 fd58 	bl	800d3f8 <VL53L0X_perform_ref_spad_management>
 800b948:	4603      	mov	r3, r0
 800b94a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
 800b94e:	e009      	b.n	800b964 <VL53L0X_StaticInit+0xac>
			&isApertureSpads);
	else
		Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800b950:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800b954:	461a      	mov	r2, r3
 800b956:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f001 ff59 	bl	800d810 <VL53L0X_set_reference_spads>
 800b95e:	4603      	mov	r3, r0
 800b960:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Initialize tuning settings buffer to prevent compiler warning. */
	pTuningSettingBuffer = DefaultTuningSettings;
 800b964:	4b94      	ldr	r3, [pc, #592]	; (800bbb8 <VL53L0X_StaticInit+0x300>)
 800b966:	66bb      	str	r3, [r7, #104]	; 0x68

	if (Status == VL53L0X_ERROR_NONE) {
 800b968:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b96c:	2b00      	cmp	r3, #0
 800b96e:	d10f      	bne.n	800b990 <VL53L0X_StaticInit+0xd8>
		UseInternalTuningSettings = PALDevDataGet(Dev,
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f893 3150 	ldrb.w	r3, [r3, #336]	; 0x150
 800b976:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
			UseInternalTuningSettings);

		if (UseInternalTuningSettings == 0)
 800b97a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800b97e:	2b00      	cmp	r3, #0
 800b980:	d104      	bne.n	800b98c <VL53L0X_StaticInit+0xd4>
			pTuningSettingBuffer = PALDevDataGet(Dev,
 800b982:	687b      	ldr	r3, [r7, #4]
 800b984:	f8d3 314c 	ldr.w	r3, [r3, #332]	; 0x14c
 800b988:	66bb      	str	r3, [r7, #104]	; 0x68
 800b98a:	e001      	b.n	800b990 <VL53L0X_StaticInit+0xd8>
				pTuningSettingsPointer);
		else
			pTuningSettingBuffer = DefaultTuningSettings;
 800b98c:	4b8a      	ldr	r3, [pc, #552]	; (800bbb8 <VL53L0X_StaticInit+0x300>)
 800b98e:	66bb      	str	r3, [r7, #104]	; 0x68

	}

	if (Status == VL53L0X_ERROR_NONE)
 800b990:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b994:	2b00      	cmp	r3, #0
 800b996:	d106      	bne.n	800b9a6 <VL53L0X_StaticInit+0xee>
		Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800b998:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800b99a:	6878      	ldr	r0, [r7, #4]
 800b99c:	f003 fe50 	bl	800f640 <VL53L0X_load_tuning_settings>
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	/* Set interrupt config to new sample ready */
	if (Status == VL53L0X_ERROR_NONE) {
 800b9a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b9aa:	2b00      	cmp	r3, #0
 800b9ac:	d10a      	bne.n	800b9c4 <VL53L0X_StaticInit+0x10c>
		Status = VL53L0X_SetGpioConfig(Dev, 0, 0,
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	9300      	str	r3, [sp, #0]
 800b9b2:	2304      	movs	r3, #4
 800b9b4:	2200      	movs	r2, #0
 800b9b6:	2100      	movs	r1, #0
 800b9b8:	6878      	ldr	r0, [r7, #4]
 800b9ba:	f001 f909 	bl	800cbd0 <VL53L0X_SetGpioConfig>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
		VL53L0X_INTERRUPTPOLARITY_LOW);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800b9c4:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d121      	bne.n	800ba10 <VL53L0X_StaticInit+0x158>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800b9cc:	2201      	movs	r2, #1
 800b9ce:	21ff      	movs	r1, #255	; 0xff
 800b9d0:	6878      	ldr	r0, [r7, #4]
 800b9d2:	f004 fd4b 	bl	801046c <VL53L0X_WrByte>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800b9dc:	f107 031a 	add.w	r3, r7, #26
 800b9e0:	461a      	mov	r2, r3
 800b9e2:	2184      	movs	r1, #132	; 0x84
 800b9e4:	6878      	ldr	r0, [r7, #4]
 800b9e6:	f004 fded 	bl	80105c4 <VL53L0X_RdWord>
 800b9ea:	4603      	mov	r3, r0
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800b9f2:	4313      	orrs	r3, r2
 800b9f4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800b9f8:	2200      	movs	r2, #0
 800b9fa:	21ff      	movs	r1, #255	; 0xff
 800b9fc:	6878      	ldr	r0, [r7, #4]
 800b9fe:	f004 fd35 	bl	801046c <VL53L0X_WrByte>
 800ba02:	4603      	mov	r3, r0
 800ba04:	461a      	mov	r2, r3
 800ba06:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800ba0a:	4313      	orrs	r3, r2
 800ba0c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800ba10:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d105      	bne.n	800ba24 <VL53L0X_StaticInit+0x16c>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz,
 800ba18:	8b7b      	ldrh	r3, [r7, #26]
 800ba1a:	011b      	lsls	r3, r3, #4
 800ba1c:	461a      	mov	r2, r3
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
			VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
	}

	/* After static init, some device parameters may be changed,
	 * so update them */
	if (Status == VL53L0X_ERROR_NONE)
 800ba24:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d108      	bne.n	800ba3e <VL53L0X_StaticInit+0x186>
		Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800ba2c:	f107 031c 	add.w	r3, r7, #28
 800ba30:	4619      	mov	r1, r3
 800ba32:	6878      	ldr	r0, [r7, #4]
 800ba34:	f000 f8d0 	bl	800bbd8 <VL53L0X_GetDeviceParameters>
 800ba38:	4603      	mov	r3, r0
 800ba3a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f


	if (Status == VL53L0X_ERROR_NONE) {
 800ba3e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d110      	bne.n	800ba68 <VL53L0X_StaticInit+0x1b0>
		Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800ba46:	f107 0319 	add.w	r3, r7, #25
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	6878      	ldr	r0, [r7, #4]
 800ba4e:	f000 f992 	bl	800bd76 <VL53L0X_GetFractionEnable>
 800ba52:	4603      	mov	r3, r0
 800ba54:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		if (Status == VL53L0X_ERROR_NONE)
 800ba58:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d103      	bne.n	800ba68 <VL53L0X_StaticInit+0x1b0>
			PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800ba60:	7e7a      	ldrb	r2, [r7, #25]
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	}

	if (Status == VL53L0X_ERROR_NONE)
 800ba68:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800ba6c:	2b00      	cmp	r3, #0
 800ba6e:	d10e      	bne.n	800ba8e <VL53L0X_StaticInit+0x1d6>
		PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	f103 0410 	add.w	r4, r3, #16
 800ba76:	f107 051c 	add.w	r5, r7, #28
 800ba7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ba7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ba7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ba80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ba82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ba84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ba86:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ba8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}


	/* read the sequence config and save it */
	if (Status == VL53L0X_ERROR_NONE) {
 800ba8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	d111      	bne.n	800baba <VL53L0X_StaticInit+0x202>
		Status = VL53L0X_RdByte(Dev,
 800ba96:	f107 0319 	add.w	r3, r7, #25
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	2101      	movs	r1, #1
 800ba9e:	6878      	ldr	r0, [r7, #4]
 800baa0:	f004 fd66 	bl	8010570 <VL53L0X_RdByte>
 800baa4:	4603      	mov	r3, r0
 800baa6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
		if (Status == VL53L0X_ERROR_NONE)
 800baaa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d103      	bne.n	800baba <VL53L0X_StaticInit+0x202>
			PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800bab2:	7e7a      	ldrb	r2, [r7, #25]
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	/* Disable MSRC and TCC by default */
	if (Status == VL53L0X_ERROR_NONE)
 800baba:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d107      	bne.n	800bad2 <VL53L0X_StaticInit+0x21a>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800bac2:	2200      	movs	r2, #0
 800bac4:	2100      	movs	r1, #0
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f000 f9ca 	bl	800be60 <VL53L0X_SetSequenceStepEnable>
 800bacc:	4603      	mov	r3, r0
 800bace:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
					VL53L0X_SEQUENCESTEP_TCC, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800bad2:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d107      	bne.n	800baea <VL53L0X_StaticInit+0x232>
		Status = VL53L0X_SetSequenceStepEnable(Dev,
 800bada:	2200      	movs	r2, #0
 800badc:	2102      	movs	r1, #2
 800bade:	6878      	ldr	r0, [r7, #4]
 800bae0:	f000 f9be 	bl	800be60 <VL53L0X_SetSequenceStepEnable>
 800bae4:	4603      	mov	r3, r0
 800bae6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
		VL53L0X_SEQUENCESTEP_MSRC, 0);


	/* Set PAL State to standby */
	if (Status == VL53L0X_ERROR_NONE)
 800baea:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800baee:	2b00      	cmp	r3, #0
 800baf0:	d103      	bne.n	800bafa <VL53L0X_StaticInit+0x242>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	2203      	movs	r2, #3
 800baf6:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132



	/* Store pre-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800bafa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bafe:	2b00      	cmp	r3, #0
 800bb00:	d109      	bne.n	800bb16 <VL53L0X_StaticInit+0x25e>
		Status = VL53L0X_GetVcselPulsePeriod(
 800bb02:	f107 0313 	add.w	r3, r7, #19
 800bb06:	461a      	mov	r2, r3
 800bb08:	2100      	movs	r1, #0
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f000 f990 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800bb10:	4603      	mov	r3, r0
 800bb12:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_PRE_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bb16:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d103      	bne.n	800bb26 <VL53L0X_StaticInit+0x26e>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800bb1e:	7cfa      	ldrb	r2, [r7, #19]
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				PreRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store final-range vcsel period */
	if (Status == VL53L0X_ERROR_NONE) {
 800bb26:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d109      	bne.n	800bb42 <VL53L0X_StaticInit+0x28a>
		Status = VL53L0X_GetVcselPulsePeriod(
 800bb2e:	f107 0313 	add.w	r3, r7, #19
 800bb32:	461a      	mov	r2, r3
 800bb34:	2101      	movs	r1, #1
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	f000 f97a 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
			&vcselPulsePeriodPCLK);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bb42:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d103      	bne.n	800bb52 <VL53L0X_StaticInit+0x29a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800bb4a:	7cfa      	ldrb	r2, [r7, #19]
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				FinalRangeVcselPulsePeriod,
				vcselPulsePeriodPCLK);
	}

	/* Store pre-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800bb52:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d109      	bne.n	800bb6e <VL53L0X_StaticInit+0x2b6>
		Status = get_sequence_step_timeout(
 800bb5a:	f107 030c 	add.w	r3, r7, #12
 800bb5e:	461a      	mov	r2, r3
 800bb60:	2103      	movs	r1, #3
 800bb62:	6878      	ldr	r0, [r7, #4]
 800bb64:	f002 ff48 	bl	800e9f8 <get_sequence_step_timeout>
 800bb68:	4603      	mov	r3, r0
 800bb6a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_PRE_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bb6e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d103      	bne.n	800bb7e <VL53L0X_StaticInit+0x2c6>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800bb76:	68fa      	ldr	r2, [r7, #12]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
			PreRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	/* Store final-range timeout */
	if (Status == VL53L0X_ERROR_NONE) {
 800bb7e:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d109      	bne.n	800bb9a <VL53L0X_StaticInit+0x2e2>
		Status = get_sequence_step_timeout(
 800bb86:	f107 030c 	add.w	r3, r7, #12
 800bb8a:	461a      	mov	r2, r3
 800bb8c:	2104      	movs	r1, #4
 800bb8e:	6878      	ldr	r0, [r7, #4]
 800bb90:	f002 ff32 	bl	800e9f8 <get_sequence_step_timeout>
 800bb94:	4603      	mov	r3, r0
 800bb96:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
			Dev,
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			&seqTimeoutMicroSecs);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bb9a:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 800bb9e:	2b00      	cmp	r3, #0
 800bba0:	d103      	bne.n	800bbaa <VL53L0X_StaticInit+0x2f2>
		VL53L0X_SETDEVICESPECIFICPARAMETER(
 800bba2:	68fa      	ldr	r2, [r7, #12]
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
			FinalRangeTimeoutMicroSecs,
			seqTimeoutMicroSecs);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bbaa:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	3770      	adds	r7, #112	; 0x70
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bdb0      	pop	{r4, r5, r7, pc}
 800bbb6:	bf00      	nop
 800bbb8:	200001a0 	.word	0x200001a0

0800bbbc <VL53L0X_WaitDeviceBooted>:

VL53L0X_Error VL53L0X_WaitDeviceBooted(VL53L0X_DEV Dev)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b085      	sub	sp, #20
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NOT_IMPLEMENTED;
 800bbc4:	239d      	movs	r3, #157	; 0x9d
 800bbc6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	/* not implemented on VL53L0X */

	LOG_FUNCTION_END(Status);
	return Status;
 800bbc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bbcc:	4618      	mov	r0, r3
 800bbce:	3714      	adds	r7, #20
 800bbd0:	46bd      	mov	sp, r7
 800bbd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd6:	4770      	bx	lr

0800bbd8 <VL53L0X_GetDeviceParameters>:
	return Status;
}

VL53L0X_Error VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
	VL53L0X_DeviceParameters_t *pDeviceParameters)
{
 800bbd8:	b580      	push	{r7, lr}
 800bbda:	b084      	sub	sp, #16
 800bbdc:	af00      	add	r7, sp, #0
 800bbde:	6078      	str	r0, [r7, #4]
 800bbe0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	73fb      	strb	r3, [r7, #15]
	int i;

	LOG_FUNCTION_START("");

	Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800bbe6:	683b      	ldr	r3, [r7, #0]
 800bbe8:	4619      	mov	r1, r3
 800bbea:	6878      	ldr	r0, [r7, #4]
 800bbec:	f000 f8b0 	bl	800bd50 <VL53L0X_GetDeviceMode>
 800bbf0:	4603      	mov	r3, r0
 800bbf2:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800bbf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d107      	bne.n	800bc0c <VL53L0X_GetDeviceParameters+0x34>
		Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(Dev,
 800bbfc:	683b      	ldr	r3, [r7, #0]
 800bbfe:	3308      	adds	r3, #8
 800bc00:	4619      	mov	r1, r3
 800bc02:	6878      	ldr	r0, [r7, #4]
 800bc04:	f000 fa78 	bl	800c0f8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->InterMeasurementPeriodMilliSeconds));


	if (Status == VL53L0X_ERROR_NONE)
 800bc0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d102      	bne.n	800bc1a <VL53L0X_GetDeviceParameters+0x42>
		pDeviceParameters->XTalkCompensationEnable = 0;
 800bc14:	683b      	ldr	r3, [r7, #0]
 800bc16:	2200      	movs	r2, #0
 800bc18:	731a      	strb	r2, [r3, #12]

	if (Status == VL53L0X_ERROR_NONE)
 800bc1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d107      	bne.n	800bc32 <VL53L0X_GetDeviceParameters+0x5a>
		Status = VL53L0X_GetXTalkCompensationRateMegaCps(Dev,
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	3310      	adds	r3, #16
 800bc26:	4619      	mov	r1, r3
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 faae 	bl	800c18a <VL53L0X_GetXTalkCompensationRateMegaCps>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->XTalkCompensationRateMegaCps));


	if (Status == VL53L0X_ERROR_NONE)
 800bc32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	d107      	bne.n	800bc4a <VL53L0X_GetDeviceParameters+0x72>
		Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(Dev,
 800bc3a:	683b      	ldr	r3, [r7, #0]
 800bc3c:	3314      	adds	r3, #20
 800bc3e:	4619      	mov	r1, r3
 800bc40:	6878      	ldr	r0, [r7, #4]
 800bc42:	f7ff fcc2 	bl	800b5ca <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800bc46:	4603      	mov	r3, r0
 800bc48:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->RangeOffsetMicroMeters));


	if (Status == VL53L0X_ERROR_NONE) {
 800bc4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d134      	bne.n	800bcbc <VL53L0X_GetDeviceParameters+0xe4>
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800bc52:	2300      	movs	r3, #0
 800bc54:	60bb      	str	r3, [r7, #8]
 800bc56:	e02a      	b.n	800bcae <VL53L0X_GetDeviceParameters+0xd6>
			/* get first the values, then the enables.
			 * VL53L0X_GetLimitCheckValue will modify the enable
			 * flags
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800bc58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d12a      	bne.n	800bcb6 <VL53L0X_GetDeviceParameters+0xde>
				Status |= VL53L0X_GetLimitCheckValue(Dev, i,
 800bc60:	68bb      	ldr	r3, [r7, #8]
 800bc62:	b299      	uxth	r1, r3
 800bc64:	68bb      	ldr	r3, [r7, #8]
 800bc66:	3308      	adds	r3, #8
 800bc68:	009b      	lsls	r3, r3, #2
 800bc6a:	683a      	ldr	r2, [r7, #0]
 800bc6c:	4413      	add	r3, r2
 800bc6e:	3304      	adds	r3, #4
 800bc70:	461a      	mov	r2, r3
 800bc72:	6878      	ldr	r0, [r7, #4]
 800bc74:	f000 fbe6 	bl	800c444 <VL53L0X_GetLimitCheckValue>
 800bc78:	4603      	mov	r3, r0
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	7bfb      	ldrb	r3, [r7, #15]
 800bc7e:	4313      	orrs	r3, r2
 800bc80:	73fb      	strb	r3, [r7, #15]
				&(pDeviceParameters->LimitChecksValue[i]));
			} else {
				break;
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800bc82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d117      	bne.n	800bcba <VL53L0X_GetDeviceParameters+0xe2>
				Status |= VL53L0X_GetLimitCheckEnable(Dev, i,
 800bc8a:	68bb      	ldr	r3, [r7, #8]
 800bc8c:	b299      	uxth	r1, r3
 800bc8e:	68bb      	ldr	r3, [r7, #8]
 800bc90:	3318      	adds	r3, #24
 800bc92:	683a      	ldr	r2, [r7, #0]
 800bc94:	4413      	add	r3, r2
 800bc96:	461a      	mov	r2, r3
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f000 fb4d 	bl	800c338 <VL53L0X_GetLimitCheckEnable>
 800bc9e:	4603      	mov	r3, r0
 800bca0:	461a      	mov	r2, r3
 800bca2:	7bfb      	ldrb	r3, [r7, #15]
 800bca4:	4313      	orrs	r3, r2
 800bca6:	73fb      	strb	r3, [r7, #15]
		for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800bca8:	68bb      	ldr	r3, [r7, #8]
 800bcaa:	3301      	adds	r3, #1
 800bcac:	60bb      	str	r3, [r7, #8]
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	2b05      	cmp	r3, #5
 800bcb2:	ddd1      	ble.n	800bc58 <VL53L0X_GetDeviceParameters+0x80>
 800bcb4:	e002      	b.n	800bcbc <VL53L0X_GetDeviceParameters+0xe4>
				break;
 800bcb6:	bf00      	nop
 800bcb8:	e000      	b.n	800bcbc <VL53L0X_GetDeviceParameters+0xe4>
				&(pDeviceParameters->LimitChecksEnable[i]));
			} else {
				break;
 800bcba:	bf00      	nop
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800bcbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d107      	bne.n	800bcd4 <VL53L0X_GetDeviceParameters+0xfc>
		Status = VL53L0X_GetWrapAroundCheckEnable(Dev,
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	333c      	adds	r3, #60	; 0x3c
 800bcc8:	4619      	mov	r1, r3
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f000 fc48 	bl	800c560 <VL53L0X_GetWrapAroundCheckEnable>
 800bcd0:	4603      	mov	r3, r0
 800bcd2:	73fb      	strb	r3, [r7, #15]
			&(pDeviceParameters->WrapAroundCheckEnable));
	}

	/* Need to be done at the end as it uses VCSELPulsePeriod */
	if (Status == VL53L0X_ERROR_NONE) {
 800bcd4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bcd8:	2b00      	cmp	r3, #0
 800bcda:	d107      	bne.n	800bcec <VL53L0X_GetDeviceParameters+0x114>
		Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(Dev,
 800bcdc:	683b      	ldr	r3, [r7, #0]
 800bcde:	3304      	adds	r3, #4
 800bce0:	4619      	mov	r1, r3
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f000 f879 	bl	800bdda <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800bce8:	4603      	mov	r3, r0
 800bcea:	73fb      	strb	r3, [r7, #15]
		&(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bcec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3710      	adds	r7, #16
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}

0800bcf8 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev, VL53L0X_DeviceModes DeviceMode)
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b085      	sub	sp, #20
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
 800bd00:	460b      	mov	r3, r1
 800bd02:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd04:	2300      	movs	r3, #0
 800bd06:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("%d", (int)DeviceMode);

	switch (DeviceMode) {
 800bd08:	78fb      	ldrb	r3, [r7, #3]
 800bd0a:	2b15      	cmp	r3, #21
 800bd0c:	bf8c      	ite	hi
 800bd0e:	2201      	movhi	r2, #1
 800bd10:	2200      	movls	r2, #0
 800bd12:	b2d2      	uxtb	r2, r2
 800bd14:	2a00      	cmp	r2, #0
 800bd16:	d10e      	bne.n	800bd36 <VL53L0X_SetDeviceMode+0x3e>
 800bd18:	2201      	movs	r2, #1
 800bd1a:	409a      	lsls	r2, r3
 800bd1c:	4b0b      	ldr	r3, [pc, #44]	; (800bd4c <VL53L0X_SetDeviceMode+0x54>)
 800bd1e:	4013      	ands	r3, r2
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	bf14      	ite	ne
 800bd24:	2301      	movne	r3, #1
 800bd26:	2300      	moveq	r3, #0
 800bd28:	b2db      	uxtb	r3, r3
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d003      	beq.n	800bd36 <VL53L0X_SetDeviceMode+0x3e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
	case VL53L0X_DEVICEMODE_GPIO_DRIVE:
	case VL53L0X_DEVICEMODE_GPIO_OSC:
		/* Supported modes */
		VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	78fa      	ldrb	r2, [r7, #3]
 800bd32:	741a      	strb	r2, [r3, #16]
		break;
 800bd34:	e001      	b.n	800bd3a <VL53L0X_SetDeviceMode+0x42>
	default:
		/* Unsupported mode */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800bd36:	23f8      	movs	r3, #248	; 0xf8
 800bd38:	73fb      	strb	r3, [r7, #15]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800bd3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd3e:	4618      	mov	r0, r3
 800bd40:	3714      	adds	r7, #20
 800bd42:	46bd      	mov	sp, r7
 800bd44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd48:	4770      	bx	lr
 800bd4a:	bf00      	nop
 800bd4c:	0030000b 	.word	0x0030000b

0800bd50 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes *pDeviceMode)
{
 800bd50:	b480      	push	{r7}
 800bd52:	b085      	sub	sp, #20
 800bd54:	af00      	add	r7, sp, #0
 800bd56:	6078      	str	r0, [r7, #4]
 800bd58:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	7c1a      	ldrb	r2, [r3, #16]
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800bd66:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bd6a:	4618      	mov	r0, r3
 800bd6c:	3714      	adds	r7, #20
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd74:	4770      	bx	lr

0800bd76 <VL53L0X_GetFractionEnable>:
	LOG_FUNCTION_END(Status);
	return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled)
{
 800bd76:	b580      	push	{r7, lr}
 800bd78:	b084      	sub	sp, #16
 800bd7a:	af00      	add	r7, sp, #0
 800bd7c:	6078      	str	r0, [r7, #4]
 800bd7e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bd80:	2300      	movs	r3, #0
 800bd82:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800bd84:	683a      	ldr	r2, [r7, #0]
 800bd86:	2109      	movs	r1, #9
 800bd88:	6878      	ldr	r0, [r7, #4]
 800bd8a:	f004 fbf1 	bl	8010570 <VL53L0X_RdByte>
 800bd8e:	4603      	mov	r3, r0
 800bd90:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800bd92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d106      	bne.n	800bda8 <VL53L0X_GetFractionEnable+0x32>
		*pEnabled = (*pEnabled & 1);
 800bd9a:	683b      	ldr	r3, [r7, #0]
 800bd9c:	781b      	ldrb	r3, [r3, #0]
 800bd9e:	f003 0301 	and.w	r3, r3, #1
 800bda2:	b2da      	uxtb	r2, r3
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800bda8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bdac:	4618      	mov	r0, r3
 800bdae:	3710      	adds	r7, #16
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	bd80      	pop	{r7, pc}

0800bdb4 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800bdb4:	b580      	push	{r7, lr}
 800bdb6:	b084      	sub	sp, #16
 800bdb8:	af00      	add	r7, sp, #0
 800bdba:	6078      	str	r0, [r7, #4]
 800bdbc:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_measurement_timing_budget_micro_seconds(Dev,
 800bdc2:	6839      	ldr	r1, [r7, #0]
 800bdc4:	6878      	ldr	r0, [r7, #4]
 800bdc6:	f003 faaa 	bl	800f31e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800bdca:	4603      	mov	r3, r0
 800bdcc:	73fb      	strb	r3, [r7, #15]
		MeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);

	return Status;
 800bdce:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bdd2:	4618      	mov	r0, r3
 800bdd4:	3710      	adds	r7, #16
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	bd80      	pop	{r7, pc}

0800bdda <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(VL53L0X_DEV Dev,
	uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800bdda:	b580      	push	{r7, lr}
 800bddc:	b084      	sub	sp, #16
 800bdde:	af00      	add	r7, sp, #0
 800bde0:	6078      	str	r0, [r7, #4]
 800bde2:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bde4:	2300      	movs	r3, #0
 800bde6:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_measurement_timing_budget_micro_seconds(Dev,
 800bde8:	6839      	ldr	r1, [r7, #0]
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f003 fb77 	bl	800f4de <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	73fb      	strb	r3, [r7, #15]
		pMeasurementTimingBudgetMicroSeconds);

	LOG_FUNCTION_END(Status);
	return Status;
 800bdf4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3710      	adds	r7, #16
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}

0800be00 <VL53L0X_SetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_SetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b084      	sub	sp, #16
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
 800be08:	460b      	mov	r3, r1
 800be0a:	70fb      	strb	r3, [r7, #3]
 800be0c:	4613      	mov	r3, r2
 800be0e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800be10:	2300      	movs	r3, #0
 800be12:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_vcsel_pulse_period(Dev, VcselPeriodType,
 800be14:	78ba      	ldrb	r2, [r7, #2]
 800be16:	78fb      	ldrb	r3, [r7, #3]
 800be18:	4619      	mov	r1, r3
 800be1a:	6878      	ldr	r0, [r7, #4]
 800be1c:	f002 ffbf 	bl	800ed9e <VL53L0X_set_vcsel_pulse_period>
 800be20:	4603      	mov	r3, r0
 800be22:	73fb      	strb	r3, [r7, #15]
		VCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800be24:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800be28:	4618      	mov	r0, r3
 800be2a:	3710      	adds	r7, #16
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}

0800be30 <VL53L0X_GetVcselPulsePeriod>:

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b086      	sub	sp, #24
 800be34:	af00      	add	r7, sp, #0
 800be36:	60f8      	str	r0, [r7, #12]
 800be38:	460b      	mov	r3, r1
 800be3a:	607a      	str	r2, [r7, #4]
 800be3c:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800be3e:	2300      	movs	r3, #0
 800be40:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800be42:	7afb      	ldrb	r3, [r7, #11]
 800be44:	687a      	ldr	r2, [r7, #4]
 800be46:	4619      	mov	r1, r3
 800be48:	68f8      	ldr	r0, [r7, #12]
 800be4a:	f003 fa31 	bl	800f2b0 <VL53L0X_get_vcsel_pulse_period>
 800be4e:	4603      	mov	r3, r0
 800be50:	75fb      	strb	r3, [r7, #23]
		pVCSELPulsePeriodPCLK);

	LOG_FUNCTION_END(Status);
	return Status;
 800be52:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800be56:	4618      	mov	r0, r3
 800be58:	3718      	adds	r7, #24
 800be5a:	46bd      	mov	sp, r7
 800be5c:	bd80      	pop	{r7, pc}
	...

0800be60 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceStepEnabled)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	b086      	sub	sp, #24
 800be64:	af00      	add	r7, sp, #0
 800be66:	6078      	str	r0, [r7, #4]
 800be68:	460b      	mov	r3, r1
 800be6a:	70fb      	strb	r3, [r7, #3]
 800be6c:	4613      	mov	r3, r2
 800be6e:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800be70:	2300      	movs	r3, #0
 800be72:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800be74:	2300      	movs	r3, #0
 800be76:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfigNew = 0;
 800be78:	2300      	movs	r3, #0
 800be7a:	75bb      	strb	r3, [r7, #22]
	uint32_t MeasurementTimingBudgetMicroSeconds;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800be7c:	f107 030f 	add.w	r3, r7, #15
 800be80:	461a      	mov	r2, r3
 800be82:	2101      	movs	r1, #1
 800be84:	6878      	ldr	r0, [r7, #4]
 800be86:	f004 fb73 	bl	8010570 <VL53L0X_RdByte>
 800be8a:	4603      	mov	r3, r0
 800be8c:	75fb      	strb	r3, [r7, #23]
		&SequenceConfig);

	SequenceConfigNew = SequenceConfig;
 800be8e:	7bfb      	ldrb	r3, [r7, #15]
 800be90:	75bb      	strb	r3, [r7, #22]

	if (Status == VL53L0X_ERROR_NONE) {
 800be92:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800be96:	2b00      	cmp	r3, #0
 800be98:	d15a      	bne.n	800bf50 <VL53L0X_SetSequenceStepEnable+0xf0>
		if (SequenceStepEnabled == 1) {
 800be9a:	78bb      	ldrb	r3, [r7, #2]
 800be9c:	2b01      	cmp	r3, #1
 800be9e:	d12b      	bne.n	800bef8 <VL53L0X_SetSequenceStepEnable+0x98>

			/* Enable requested sequence step
			 */
			switch (SequenceStepId) {
 800bea0:	78fb      	ldrb	r3, [r7, #3]
 800bea2:	2b04      	cmp	r3, #4
 800bea4:	d825      	bhi.n	800bef2 <VL53L0X_SetSequenceStepEnable+0x92>
 800bea6:	a201      	add	r2, pc, #4	; (adr r2, 800beac <VL53L0X_SetSequenceStepEnable+0x4c>)
 800bea8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800beac:	0800bec1 	.word	0x0800bec1
 800beb0:	0800becb 	.word	0x0800becb
 800beb4:	0800bed5 	.word	0x0800bed5
 800beb8:	0800bedf 	.word	0x0800bedf
 800bebc:	0800bee9 	.word	0x0800bee9
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew |= 0x10;
 800bec0:	7dbb      	ldrb	r3, [r7, #22]
 800bec2:	f043 0310 	orr.w	r3, r3, #16
 800bec6:	75bb      	strb	r3, [r7, #22]
				break;
 800bec8:	e043      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew |= 0x28;
 800beca:	7dbb      	ldrb	r3, [r7, #22]
 800becc:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800bed0:	75bb      	strb	r3, [r7, #22]
				break;
 800bed2:	e03e      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew |= 0x04;
 800bed4:	7dbb      	ldrb	r3, [r7, #22]
 800bed6:	f043 0304 	orr.w	r3, r3, #4
 800beda:	75bb      	strb	r3, [r7, #22]
				break;
 800bedc:	e039      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew |= 0x40;
 800bede:	7dbb      	ldrb	r3, [r7, #22]
 800bee0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bee4:	75bb      	strb	r3, [r7, #22]
				break;
 800bee6:	e034      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew |= 0x80;
 800bee8:	7dbb      	ldrb	r3, [r7, #22]
 800beea:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800beee:	75bb      	strb	r3, [r7, #22]
				break;
 800bef0:	e02f      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bef2:	23fc      	movs	r3, #252	; 0xfc
 800bef4:	75fb      	strb	r3, [r7, #23]
 800bef6:	e02c      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		} else {
			/* Disable requested sequence step
			 */
			switch (SequenceStepId) {
 800bef8:	78fb      	ldrb	r3, [r7, #3]
 800befa:	2b04      	cmp	r3, #4
 800befc:	d825      	bhi.n	800bf4a <VL53L0X_SetSequenceStepEnable+0xea>
 800befe:	a201      	add	r2, pc, #4	; (adr r2, 800bf04 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800bf00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf04:	0800bf19 	.word	0x0800bf19
 800bf08:	0800bf23 	.word	0x0800bf23
 800bf0c:	0800bf2d 	.word	0x0800bf2d
 800bf10:	0800bf37 	.word	0x0800bf37
 800bf14:	0800bf41 	.word	0x0800bf41
			case VL53L0X_SEQUENCESTEP_TCC:
				SequenceConfigNew &= 0xef;
 800bf18:	7dbb      	ldrb	r3, [r7, #22]
 800bf1a:	f023 0310 	bic.w	r3, r3, #16
 800bf1e:	75bb      	strb	r3, [r7, #22]
				break;
 800bf20:	e017      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_DSS:
				SequenceConfigNew &= 0xd7;
 800bf22:	7dbb      	ldrb	r3, [r7, #22]
 800bf24:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 800bf28:	75bb      	strb	r3, [r7, #22]
				break;
 800bf2a:	e012      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_MSRC:
				SequenceConfigNew &= 0xfb;
 800bf2c:	7dbb      	ldrb	r3, [r7, #22]
 800bf2e:	f023 0304 	bic.w	r3, r3, #4
 800bf32:	75bb      	strb	r3, [r7, #22]
				break;
 800bf34:	e00d      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_PRE_RANGE:
				SequenceConfigNew &= 0xbf;
 800bf36:	7dbb      	ldrb	r3, [r7, #22]
 800bf38:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bf3c:	75bb      	strb	r3, [r7, #22]
				break;
 800bf3e:	e008      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
				SequenceConfigNew &= 0x7f;
 800bf40:	7dbb      	ldrb	r3, [r7, #22]
 800bf42:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bf46:	75bb      	strb	r3, [r7, #22]
				break;
 800bf48:	e003      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			default:
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800bf4a:	23fc      	movs	r3, #252	; 0xfc
 800bf4c:	75fb      	strb	r3, [r7, #23]
 800bf4e:	e000      	b.n	800bf52 <VL53L0X_SetSequenceStepEnable+0xf2>
			}
		}
 800bf50:	bf00      	nop
	}

	if (SequenceConfigNew != SequenceConfig) {
 800bf52:	7bfb      	ldrb	r3, [r7, #15]
 800bf54:	7dba      	ldrb	r2, [r7, #22]
 800bf56:	429a      	cmp	r2, r3
 800bf58:	d01e      	beq.n	800bf98 <VL53L0X_SetSequenceStepEnable+0x138>
		/* Apply New Setting */
		if (Status == VL53L0X_ERROR_NONE) {
 800bf5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d107      	bne.n	800bf72 <VL53L0X_SetSequenceStepEnable+0x112>
			Status = VL53L0X_WrByte(Dev,
 800bf62:	7dbb      	ldrb	r3, [r7, #22]
 800bf64:	461a      	mov	r2, r3
 800bf66:	2101      	movs	r1, #1
 800bf68:	6878      	ldr	r0, [r7, #4]
 800bf6a:	f004 fa7f 	bl	801046c <VL53L0X_WrByte>
 800bf6e:	4603      	mov	r3, r0
 800bf70:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfigNew);
		}
		if (Status == VL53L0X_ERROR_NONE)
 800bf72:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf76:	2b00      	cmp	r3, #0
 800bf78:	d103      	bne.n	800bf82 <VL53L0X_SetSequenceStepEnable+0x122>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800bf7a:	687b      	ldr	r3, [r7, #4]
 800bf7c:	7dba      	ldrb	r2, [r7, #22]
 800bf7e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130


		/* Recalculate timing budget */
		if (Status == VL53L0X_ERROR_NONE) {
 800bf82:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800bf86:	2b00      	cmp	r3, #0
 800bf88:	d106      	bne.n	800bf98 <VL53L0X_SetSequenceStepEnable+0x138>
			VL53L0X_GETPARAMETERFIELD(Dev,
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	695b      	ldr	r3, [r3, #20]
 800bf8e:	613b      	str	r3, [r7, #16]
				MeasurementTimingBudgetMicroSeconds,
				MeasurementTimingBudgetMicroSeconds);

			VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800bf90:	6939      	ldr	r1, [r7, #16]
 800bf92:	6878      	ldr	r0, [r7, #4]
 800bf94:	f7ff ff0e 	bl	800bdb4 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
		}
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800bf98:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	3718      	adds	r7, #24
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
	VL53L0X_SequenceStepId SequenceStepId, uint8_t SequenceConfig,
	uint8_t *pSequenceStepEnabled)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b087      	sub	sp, #28
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	607b      	str	r3, [r7, #4]
 800bfae:	460b      	mov	r3, r1
 800bfb0:	72fb      	strb	r3, [r7, #11]
 800bfb2:	4613      	mov	r3, r2
 800bfb4:	72bb      	strb	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800bfb6:	2300      	movs	r3, #0
 800bfb8:	75fb      	strb	r3, [r7, #23]
	*pSequenceStepEnabled = 0;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	701a      	strb	r2, [r3, #0]
	LOG_FUNCTION_START("");

	switch (SequenceStepId) {
 800bfc0:	7afb      	ldrb	r3, [r7, #11]
 800bfc2:	2b04      	cmp	r3, #4
 800bfc4:	d836      	bhi.n	800c034 <sequence_step_enabled+0x90>
 800bfc6:	a201      	add	r2, pc, #4	; (adr r2, 800bfcc <sequence_step_enabled+0x28>)
 800bfc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfcc:	0800bfe1 	.word	0x0800bfe1
 800bfd0:	0800bff3 	.word	0x0800bff3
 800bfd4:	0800c005 	.word	0x0800c005
 800bfd8:	0800c017 	.word	0x0800c017
 800bfdc:	0800c029 	.word	0x0800c029
	case VL53L0X_SEQUENCESTEP_TCC:
		*pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800bfe0:	7abb      	ldrb	r3, [r7, #10]
 800bfe2:	111b      	asrs	r3, r3, #4
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	f003 0301 	and.w	r3, r3, #1
 800bfea:	b2da      	uxtb	r2, r3
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	701a      	strb	r2, [r3, #0]
		break;
 800bff0:	e022      	b.n	800c038 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_DSS:
		*pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800bff2:	7abb      	ldrb	r3, [r7, #10]
 800bff4:	10db      	asrs	r3, r3, #3
 800bff6:	b2db      	uxtb	r3, r3
 800bff8:	f003 0301 	and.w	r3, r3, #1
 800bffc:	b2da      	uxtb	r2, r3
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	701a      	strb	r2, [r3, #0]
		break;
 800c002:	e019      	b.n	800c038 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_MSRC:
		*pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800c004:	7abb      	ldrb	r3, [r7, #10]
 800c006:	109b      	asrs	r3, r3, #2
 800c008:	b2db      	uxtb	r3, r3
 800c00a:	f003 0301 	and.w	r3, r3, #1
 800c00e:	b2da      	uxtb	r2, r3
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	701a      	strb	r2, [r3, #0]
		break;
 800c014:	e010      	b.n	800c038 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_PRE_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800c016:	7abb      	ldrb	r3, [r7, #10]
 800c018:	119b      	asrs	r3, r3, #6
 800c01a:	b2db      	uxtb	r3, r3
 800c01c:	f003 0301 	and.w	r3, r3, #1
 800c020:	b2da      	uxtb	r2, r3
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	701a      	strb	r2, [r3, #0]
		break;
 800c026:	e007      	b.n	800c038 <sequence_step_enabled+0x94>
	case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
		*pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800c028:	7abb      	ldrb	r3, [r7, #10]
 800c02a:	09db      	lsrs	r3, r3, #7
 800c02c:	b2da      	uxtb	r2, r3
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	701a      	strb	r2, [r3, #0]
		break;
 800c032:	e001      	b.n	800c038 <sequence_step_enabled+0x94>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c034:	23fc      	movs	r3, #252	; 0xfc
 800c036:	75fb      	strb	r3, [r7, #23]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c038:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	371c      	adds	r7, #28
 800c040:	46bd      	mov	sp, r7
 800c042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c046:	4770      	bx	lr

0800c048 <VL53L0X_GetSequenceStepEnables>:
	return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(VL53L0X_DEV Dev,
	VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps)
{
 800c048:	b580      	push	{r7, lr}
 800c04a:	b084      	sub	sp, #16
 800c04c:	af00      	add	r7, sp, #0
 800c04e:	6078      	str	r0, [r7, #4]
 800c050:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c052:	2300      	movs	r3, #0
 800c054:	73fb      	strb	r3, [r7, #15]
	uint8_t SequenceConfig = 0;
 800c056:	2300      	movs	r3, #0
 800c058:	73bb      	strb	r3, [r7, #14]
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800c05a:	f107 030e 	add.w	r3, r7, #14
 800c05e:	461a      	mov	r2, r3
 800c060:	2101      	movs	r1, #1
 800c062:	6878      	ldr	r0, [r7, #4]
 800c064:	f004 fa84 	bl	8010570 <VL53L0X_RdByte>
 800c068:	4603      	mov	r3, r0
 800c06a:	73fb      	strb	r3, [r7, #15]
		&SequenceConfig);

	if (Status == VL53L0X_ERROR_NONE) {
 800c06c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c070:	2b00      	cmp	r3, #0
 800c072:	d107      	bne.n	800c084 <VL53L0X_GetSequenceStepEnables+0x3c>
		Status = sequence_step_enabled(Dev,
 800c074:	7bba      	ldrb	r2, [r7, #14]
 800c076:	683b      	ldr	r3, [r7, #0]
 800c078:	2100      	movs	r1, #0
 800c07a:	6878      	ldr	r0, [r7, #4]
 800c07c:	f7ff ff92 	bl	800bfa4 <sequence_step_enabled>
 800c080:	4603      	mov	r3, r0
 800c082:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
			&pSchedulerSequenceSteps->TccOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800c084:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d108      	bne.n	800c09e <VL53L0X_GetSequenceStepEnables+0x56>
		Status = sequence_step_enabled(Dev,
 800c08c:	7bba      	ldrb	r2, [r7, #14]
 800c08e:	683b      	ldr	r3, [r7, #0]
 800c090:	3302      	adds	r3, #2
 800c092:	2101      	movs	r1, #1
 800c094:	6878      	ldr	r0, [r7, #4]
 800c096:	f7ff ff85 	bl	800bfa4 <sequence_step_enabled>
 800c09a:	4603      	mov	r3, r0
 800c09c:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
			&pSchedulerSequenceSteps->DssOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800c09e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d108      	bne.n	800c0b8 <VL53L0X_GetSequenceStepEnables+0x70>
		Status = sequence_step_enabled(Dev,
 800c0a6:	7bba      	ldrb	r2, [r7, #14]
 800c0a8:	683b      	ldr	r3, [r7, #0]
 800c0aa:	3301      	adds	r3, #1
 800c0ac:	2102      	movs	r1, #2
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f7ff ff78 	bl	800bfa4 <sequence_step_enabled>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
			&pSchedulerSequenceSteps->MsrcOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800c0b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	d108      	bne.n	800c0d2 <VL53L0X_GetSequenceStepEnables+0x8a>
		Status = sequence_step_enabled(Dev,
 800c0c0:	7bba      	ldrb	r2, [r7, #14]
 800c0c2:	683b      	ldr	r3, [r7, #0]
 800c0c4:	3303      	adds	r3, #3
 800c0c6:	2103      	movs	r1, #3
 800c0c8:	6878      	ldr	r0, [r7, #4]
 800c0ca:	f7ff ff6b 	bl	800bfa4 <sequence_step_enabled>
 800c0ce:	4603      	mov	r3, r0
 800c0d0:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_PRE_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->PreRangeOn);
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800c0d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c0d6:	2b00      	cmp	r3, #0
 800c0d8:	d108      	bne.n	800c0ec <VL53L0X_GetSequenceStepEnables+0xa4>
		Status = sequence_step_enabled(Dev,
 800c0da:	7bba      	ldrb	r2, [r7, #14]
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	3304      	adds	r3, #4
 800c0e0:	2104      	movs	r1, #4
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f7ff ff5e 	bl	800bfa4 <sequence_step_enabled>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	73fb      	strb	r3, [r7, #15]
		VL53L0X_SEQUENCESTEP_FINAL_RANGE, SequenceConfig,
			&pSchedulerSequenceSteps->FinalRangeOn);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c0ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3710      	adds	r7, #16
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	bd80      	pop	{r7, pc}

0800c0f8 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:
	return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(VL53L0X_DEV Dev,
	uint32_t *pInterMeasurementPeriodMilliSeconds)
{
 800c0f8:	b580      	push	{r7, lr}
 800c0fa:	b084      	sub	sp, #16
 800c0fc:	af00      	add	r7, sp, #0
 800c0fe:	6078      	str	r0, [r7, #4]
 800c100:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c102:	2300      	movs	r3, #0
 800c104:	73fb      	strb	r3, [r7, #15]
	uint16_t osc_calibrate_val;
	uint32_t IMPeriodMilliSeconds;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL,
 800c106:	f107 030c 	add.w	r3, r7, #12
 800c10a:	461a      	mov	r2, r3
 800c10c:	21f8      	movs	r1, #248	; 0xf8
 800c10e:	6878      	ldr	r0, [r7, #4]
 800c110:	f004 fa58 	bl	80105c4 <VL53L0X_RdWord>
 800c114:	4603      	mov	r3, r0
 800c116:	73fb      	strb	r3, [r7, #15]
		&osc_calibrate_val);

	if (Status == VL53L0X_ERROR_NONE) {
 800c118:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c11c:	2b00      	cmp	r3, #0
 800c11e:	d108      	bne.n	800c132 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
		Status = VL53L0X_RdDWord(Dev,
 800c120:	f107 0308 	add.w	r3, r7, #8
 800c124:	461a      	mov	r2, r3
 800c126:	2104      	movs	r1, #4
 800c128:	6878      	ldr	r0, [r7, #4]
 800c12a:	f004 fa83 	bl	8010634 <VL53L0X_RdDWord>
 800c12e:	4603      	mov	r3, r0
 800c130:	73fb      	strb	r3, [r7, #15]
		VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
			&IMPeriodMilliSeconds);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c132:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d10c      	bne.n	800c154 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
		if (osc_calibrate_val != 0) {
 800c13a:	89bb      	ldrh	r3, [r7, #12]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d005      	beq.n	800c14c <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
			*pInterMeasurementPeriodMilliSeconds =
				IMPeriodMilliSeconds / osc_calibrate_val;
 800c140:	68bb      	ldr	r3, [r7, #8]
 800c142:	89ba      	ldrh	r2, [r7, #12]
 800c144:	fbb3 f2f2 	udiv	r2, r3, r2
			*pInterMeasurementPeriodMilliSeconds =
 800c148:	683b      	ldr	r3, [r7, #0]
 800c14a:	601a      	str	r2, [r3, #0]
		}
		VL53L0X_SETPARAMETERFIELD(Dev,
 800c14c:	683b      	ldr	r3, [r7, #0]
 800c14e:	681a      	ldr	r2, [r3, #0]
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	619a      	str	r2, [r3, #24]
			InterMeasurementPeriodMilliSeconds,
			*pInterMeasurementPeriodMilliSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c154:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c158:	4618      	mov	r0, r3
 800c15a:	3710      	adds	r7, #16
 800c15c:	46bd      	mov	sp, r7
 800c15e:	bd80      	pop	{r7, pc}

0800c160 <VL53L0X_GetXTalkCompensationEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
	uint8_t *pXTalkCompensationEnable)
{
 800c160:	b480      	push	{r7}
 800c162:	b085      	sub	sp, #20
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
 800c168:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c16a:	2300      	movs	r3, #0
 800c16c:	73fb      	strb	r3, [r7, #15]
	uint8_t Temp8;
	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800c16e:	687b      	ldr	r3, [r7, #4]
 800c170:	7f1b      	ldrb	r3, [r3, #28]
 800c172:	73bb      	strb	r3, [r7, #14]
	*pXTalkCompensationEnable = Temp8;
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	7bba      	ldrb	r2, [r7, #14]
 800c178:	701a      	strb	r2, [r3, #0]

	LOG_FUNCTION_END(Status);
	return Status;
 800c17a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3714      	adds	r7, #20
 800c182:	46bd      	mov	sp, r7
 800c184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c188:	4770      	bx	lr

0800c18a <VL53L0X_GetXTalkCompensationRateMegaCps>:
	return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(VL53L0X_DEV Dev,
	FixPoint1616_t *pXTalkCompensationRateMegaCps)
{
 800c18a:	b580      	push	{r7, lr}
 800c18c:	b086      	sub	sp, #24
 800c18e:	af00      	add	r7, sp, #0
 800c190:	6078      	str	r0, [r7, #4]
 800c192:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c194:	2300      	movs	r3, #0
 800c196:	75fb      	strb	r3, [r7, #23]
	uint16_t Value;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdWord(Dev,
 800c198:	f107 030e 	add.w	r3, r7, #14
 800c19c:	461a      	mov	r2, r3
 800c19e:	2120      	movs	r1, #32
 800c1a0:	6878      	ldr	r0, [r7, #4]
 800c1a2:	f004 fa0f 	bl	80105c4 <VL53L0X_RdWord>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	75fb      	strb	r3, [r7, #23]
	VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS, (uint16_t *)&Value);
	if (Status == VL53L0X_ERROR_NONE) {
 800c1aa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d118      	bne.n	800c1e4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
		if (Value == 0) {
 800c1b2:	89fb      	ldrh	r3, [r7, #14]
 800c1b4:	2b00      	cmp	r3, #0
 800c1b6:	d109      	bne.n	800c1cc <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
			/* the Xtalk is disabled return value from memory */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	6a1b      	ldr	r3, [r3, #32]
 800c1bc:	613b      	str	r3, [r7, #16]
				XTalkCompensationRateMegaCps, TempFix1616);
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	693a      	ldr	r2, [r7, #16]
 800c1c2:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	771a      	strb	r2, [r3, #28]
 800c1ca:	e00b      	b.n	800c1e4 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
				0);
		} else {
			TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800c1cc:	89fb      	ldrh	r3, [r7, #14]
 800c1ce:	00db      	lsls	r3, r3, #3
 800c1d0:	613b      	str	r3, [r7, #16]
			*pXTalkCompensationRateMegaCps = TempFix1616;
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	693a      	ldr	r2, [r7, #16]
 800c1d6:	601a      	str	r2, [r3, #0]
			VL53L0X_SETPARAMETERFIELD(Dev,
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	693a      	ldr	r2, [r7, #16]
 800c1dc:	621a      	str	r2, [r3, #32]
				XTalkCompensationRateMegaCps, TempFix1616);
			VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	2201      	movs	r2, #1
 800c1e2:	771a      	strb	r2, [r3, #28]
				1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c1e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3718      	adds	r7, #24
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <VL53L0X_SetRefCalibration>:

VL53L0X_Error VL53L0X_SetRefCalibration(VL53L0X_DEV Dev, uint8_t VhvSettings,
	uint8_t PhaseCal)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	b084      	sub	sp, #16
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	460b      	mov	r3, r1
 800c1fa:	70fb      	strb	r3, [r7, #3]
 800c1fc:	4613      	mov	r3, r2
 800c1fe:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c200:	2300      	movs	r3, #0
 800c202:	73fb      	strb	r3, [r7, #15]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_ref_calibration(Dev, VhvSettings, PhaseCal);
 800c204:	78ba      	ldrb	r2, [r7, #2]
 800c206:	78fb      	ldrb	r3, [r7, #3]
 800c208:	4619      	mov	r1, r3
 800c20a:	6878      	ldr	r0, [r7, #4]
 800c20c:	f001 fd82 	bl	800dd14 <VL53L0X_set_ref_calibration>
 800c210:	4603      	mov	r3, r0
 800c212:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800c214:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3710      	adds	r7, #16
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <VL53L0X_SetLimitCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t LimitCheckEnable)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b086      	sub	sp, #24
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
 800c228:	460b      	mov	r3, r1
 800c22a:	807b      	strh	r3, [r7, #2]
 800c22c:	4613      	mov	r3, r2
 800c22e:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c230:	2300      	movs	r3, #0
 800c232:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t TempFix1616 = 0;
 800c234:	2300      	movs	r3, #0
 800c236:	613b      	str	r3, [r7, #16]
	uint8_t LimitCheckEnableInt = 0;
 800c238:	2300      	movs	r3, #0
 800c23a:	73fb      	strb	r3, [r7, #15]
	uint8_t LimitCheckDisable = 0;
 800c23c:	2300      	movs	r3, #0
 800c23e:	73bb      	strb	r3, [r7, #14]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800c240:	887b      	ldrh	r3, [r7, #2]
 800c242:	2b05      	cmp	r3, #5
 800c244:	d902      	bls.n	800c24c <VL53L0X_SetLimitCheckEnable+0x2c>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c246:	23fc      	movs	r3, #252	; 0xfc
 800c248:	75fb      	strb	r3, [r7, #23]
 800c24a:	e05b      	b.n	800c304 <VL53L0X_SetLimitCheckEnable+0xe4>
	} else {
		if (LimitCheckEnable == 0) {
 800c24c:	787b      	ldrb	r3, [r7, #1]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d106      	bne.n	800c260 <VL53L0X_SetLimitCheckEnable+0x40>
			TempFix1616 = 0;
 800c252:	2300      	movs	r3, #0
 800c254:	613b      	str	r3, [r7, #16]
			LimitCheckEnableInt = 0;
 800c256:	2300      	movs	r3, #0
 800c258:	73fb      	strb	r3, [r7, #15]
			LimitCheckDisable = 1;
 800c25a:	2301      	movs	r3, #1
 800c25c:	73bb      	strb	r3, [r7, #14]
 800c25e:	e00a      	b.n	800c276 <VL53L0X_SetLimitCheckEnable+0x56>

		} else {
			VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c260:	887b      	ldrh	r3, [r7, #2]
 800c262:	687a      	ldr	r2, [r7, #4]
 800c264:	330c      	adds	r3, #12
 800c266:	009b      	lsls	r3, r3, #2
 800c268:	4413      	add	r3, r2
 800c26a:	685b      	ldr	r3, [r3, #4]
 800c26c:	613b      	str	r3, [r7, #16]
				LimitCheckId, TempFix1616);
			LimitCheckDisable = 0;
 800c26e:	2300      	movs	r3, #0
 800c270:	73bb      	strb	r3, [r7, #14]
			/* this to be sure to have either 0 or 1 */
			LimitCheckEnableInt = 1;
 800c272:	2301      	movs	r3, #1
 800c274:	73fb      	strb	r3, [r7, #15]
		}

		switch (LimitCheckId) {
 800c276:	887b      	ldrh	r3, [r7, #2]
 800c278:	2b05      	cmp	r3, #5
 800c27a:	d841      	bhi.n	800c300 <VL53L0X_SetLimitCheckEnable+0xe0>
 800c27c:	a201      	add	r2, pc, #4	; (adr r2, 800c284 <VL53L0X_SetLimitCheckEnable+0x64>)
 800c27e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c282:	bf00      	nop
 800c284:	0800c29d 	.word	0x0800c29d
 800c288:	0800c2a7 	.word	0x0800c2a7
 800c28c:	0800c2bd 	.word	0x0800c2bd
 800c290:	0800c2c7 	.word	0x0800c2c7
 800c294:	0800c2d1 	.word	0x0800c2d1
 800c298:	0800c2e9 	.word	0x0800c2e9

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	7bfa      	ldrb	r2, [r7, #15]
 800c2a0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckEnableInt);

			break;
 800c2a4:	e02e      	b.n	800c304 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 800c2a6:	693b      	ldr	r3, [r7, #16]
 800c2a8:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800c2aa:	b29b      	uxth	r3, r3
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	2144      	movs	r1, #68	; 0x44
 800c2b0:	6878      	ldr	r0, [r7, #4]
 800c2b2:	f004 f8ff 	bl	80104b4 <VL53L0X_WrWord>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	75fb      	strb	r3, [r7, #23]

			break;
 800c2ba:	e023      	b.n	800c304 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	7bfa      	ldrb	r2, [r7, #15]
 800c2c0:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckEnableInt);

			break;
 800c2c4:	e01e      	b.n	800c304 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	7bfa      	ldrb	r2, [r7, #15]
 800c2ca:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckEnableInt);

			break;
 800c2ce:	e019      	b.n	800c304 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

			Temp8 = (uint8_t)(LimitCheckDisable << 1);
 800c2d0:	7bbb      	ldrb	r3, [r7, #14]
 800c2d2:	005b      	lsls	r3, r3, #1
 800c2d4:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800c2d6:	7b7b      	ldrb	r3, [r7, #13]
 800c2d8:	22fe      	movs	r2, #254	; 0xfe
 800c2da:	2160      	movs	r1, #96	; 0x60
 800c2dc:	6878      	ldr	r0, [r7, #4]
 800c2de:	f004 f913 	bl	8010508 <VL53L0X_UpdateByte>
 800c2e2:	4603      	mov	r3, r0
 800c2e4:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xFE, Temp8);

			break;
 800c2e6:	e00d      	b.n	800c304 <VL53L0X_SetLimitCheckEnable+0xe4>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Temp8 = (uint8_t)(LimitCheckDisable << 4);
 800c2e8:	7bbb      	ldrb	r3, [r7, #14]
 800c2ea:	011b      	lsls	r3, r3, #4
 800c2ec:	737b      	strb	r3, [r7, #13]
			Status = VL53L0X_UpdateByte(Dev,
 800c2ee:	7b7b      	ldrb	r3, [r7, #13]
 800c2f0:	22ef      	movs	r2, #239	; 0xef
 800c2f2:	2160      	movs	r1, #96	; 0x60
 800c2f4:	6878      	ldr	r0, [r7, #4]
 800c2f6:	f004 f907 	bl	8010508 <VL53L0X_UpdateByte>
 800c2fa:	4603      	mov	r3, r0
 800c2fc:	75fb      	strb	r3, [r7, #23]
				VL53L0X_REG_MSRC_CONFIG_CONTROL,
				0xEF, Temp8);

			break;
 800c2fe:	e001      	b.n	800c304 <VL53L0X_SetLimitCheckEnable+0xe4>


		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c300:	23fc      	movs	r3, #252	; 0xfc
 800c302:	75fb      	strb	r3, [r7, #23]

		}

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c304:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d10f      	bne.n	800c32c <VL53L0X_SetLimitCheckEnable+0x10c>
		if (LimitCheckEnable == 0) {
 800c30c:	787b      	ldrb	r3, [r7, #1]
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d106      	bne.n	800c320 <VL53L0X_SetLimitCheckEnable+0x100>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800c312:	887b      	ldrh	r3, [r7, #2]
 800c314:	687a      	ldr	r2, [r7, #4]
 800c316:	4413      	add	r3, r2
 800c318:	2200      	movs	r2, #0
 800c31a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800c31e:	e005      	b.n	800c32c <VL53L0X_SetLimitCheckEnable+0x10c>
				LimitCheckId, 0);
		} else {
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800c320:	887b      	ldrh	r3, [r7, #2]
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	4413      	add	r3, r2
 800c326:	2201      	movs	r2, #1
 800c328:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
				LimitCheckId, 1);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c32c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c330:	4618      	mov	r0, r3
 800c332:	3718      	adds	r7, #24
 800c334:	46bd      	mov	sp, r7
 800c336:	bd80      	pop	{r7, pc}

0800c338 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	uint8_t *pLimitCheckEnable)
{
 800c338:	b480      	push	{r7}
 800c33a:	b087      	sub	sp, #28
 800c33c:	af00      	add	r7, sp, #0
 800c33e:	60f8      	str	r0, [r7, #12]
 800c340:	460b      	mov	r3, r1
 800c342:	607a      	str	r2, [r7, #4]
 800c344:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c346:	2300      	movs	r3, #0
 800c348:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800c34a:	897b      	ldrh	r3, [r7, #10]
 800c34c:	2b05      	cmp	r3, #5
 800c34e:	d905      	bls.n	800c35c <VL53L0X_GetLimitCheckEnable+0x24>
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c350:	23fc      	movs	r3, #252	; 0xfc
 800c352:	75fb      	strb	r3, [r7, #23]
		*pLimitCheckEnable = 0;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	701a      	strb	r2, [r3, #0]
 800c35a:	e008      	b.n	800c36e <VL53L0X_GetLimitCheckEnable+0x36>
	} else {
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 800c35c:	897b      	ldrh	r3, [r7, #10]
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	4413      	add	r3, r2
 800c362:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c366:	75bb      	strb	r3, [r7, #22]
			LimitCheckId, Temp8);
		*pLimitCheckEnable = Temp8;
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	7dba      	ldrb	r2, [r7, #22]
 800c36c:	701a      	strb	r2, [r3, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c36e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c372:	4618      	mov	r0, r3
 800c374:	371c      	adds	r7, #28
 800c376:	46bd      	mov	sp, r7
 800c378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37c:	4770      	bx	lr
	...

0800c380 <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t LimitCheckValue)
{
 800c380:	b580      	push	{r7, lr}
 800c382:	b086      	sub	sp, #24
 800c384:	af00      	add	r7, sp, #0
 800c386:	60f8      	str	r0, [r7, #12]
 800c388:	460b      	mov	r3, r1
 800c38a:	607a      	str	r2, [r7, #4]
 800c38c:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c38e:	2300      	movs	r3, #0
 800c390:	75fb      	strb	r3, [r7, #23]
	uint8_t Temp8;

	LOG_FUNCTION_START("");

	VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId,
 800c392:	897b      	ldrh	r3, [r7, #10]
 800c394:	68fa      	ldr	r2, [r7, #12]
 800c396:	4413      	add	r3, r2
 800c398:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800c39c:	75bb      	strb	r3, [r7, #22]
		Temp8);

	if (Temp8 == 0) { /* disabled write only internal value */
 800c39e:	7dbb      	ldrb	r3, [r7, #22]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d107      	bne.n	800c3b4 <VL53L0X_SetLimitCheckValue+0x34>
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c3a4:	897b      	ldrh	r3, [r7, #10]
 800c3a6:	68fa      	ldr	r2, [r7, #12]
 800c3a8:	330c      	adds	r3, #12
 800c3aa:	009b      	lsls	r3, r3, #2
 800c3ac:	4413      	add	r3, r2
 800c3ae:	687a      	ldr	r2, [r7, #4]
 800c3b0:	605a      	str	r2, [r3, #4]
 800c3b2:	e040      	b.n	800c436 <VL53L0X_SetLimitCheckValue+0xb6>
			LimitCheckId, LimitCheckValue);
	} else {

		switch (LimitCheckId) {
 800c3b4:	897b      	ldrh	r3, [r7, #10]
 800c3b6:	2b05      	cmp	r3, #5
 800c3b8:	d830      	bhi.n	800c41c <VL53L0X_SetLimitCheckValue+0x9c>
 800c3ba:	a201      	add	r2, pc, #4	; (adr r2, 800c3c0 <VL53L0X_SetLimitCheckValue+0x40>)
 800c3bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3c0:	0800c3d9 	.word	0x0800c3d9
 800c3c4:	0800c3e1 	.word	0x0800c3e1
 800c3c8:	0800c3f7 	.word	0x0800c3f7
 800c3cc:	0800c3ff 	.word	0x0800c3ff
 800c3d0:	0800c407 	.word	0x0800c407
 800c3d4:	0800c407 	.word	0x0800c407

		case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	687a      	ldr	r2, [r7, #4]
 800c3dc:	635a      	str	r2, [r3, #52]	; 0x34
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				LimitCheckValue);
			break;
 800c3de:	e01f      	b.n	800c420 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

			Status = VL53L0X_WrWord(Dev,
			VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800c3e4:	b29b      	uxth	r3, r3
 800c3e6:	461a      	mov	r2, r3
 800c3e8:	2144      	movs	r1, #68	; 0x44
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f004 f862 	bl	80104b4 <VL53L0X_WrWord>
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800c3f4:	e014      	b.n	800c420 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	687a      	ldr	r2, [r7, #4]
 800c3fa:	63da      	str	r2, [r3, #60]	; 0x3c
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				LimitCheckValue);

			break;
 800c3fc:	e010      	b.n	800c420 <VL53L0X_SetLimitCheckValue+0xa0>

		case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

			/* internal computation: */
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	687a      	ldr	r2, [r7, #4]
 800c402:	641a      	str	r2, [r3, #64]	; 0x40
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				LimitCheckValue);

			break;
 800c404:	e00c      	b.n	800c420 <VL53L0X_SetLimitCheckValue+0xa0>
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
		case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

			Status = VL53L0X_WrWord(Dev,
				VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
				VL53L0X_FIXPOINT1616TOFIXPOINT97(
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	0a5b      	lsrs	r3, r3, #9
			Status = VL53L0X_WrWord(Dev,
 800c40a:	b29b      	uxth	r3, r3
 800c40c:	461a      	mov	r2, r3
 800c40e:	2164      	movs	r1, #100	; 0x64
 800c410:	68f8      	ldr	r0, [r7, #12]
 800c412:	f004 f84f 	bl	80104b4 <VL53L0X_WrWord>
 800c416:	4603      	mov	r3, r0
 800c418:	75fb      	strb	r3, [r7, #23]
					LimitCheckValue));

			break;
 800c41a:	e001      	b.n	800c420 <VL53L0X_SetLimitCheckValue+0xa0>

		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c41c:	23fc      	movs	r3, #252	; 0xfc
 800c41e:	75fb      	strb	r3, [r7, #23]

		}

		if (Status == VL53L0X_ERROR_NONE) {
 800c420:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c424:	2b00      	cmp	r3, #0
 800c426:	d106      	bne.n	800c436 <VL53L0X_SetLimitCheckValue+0xb6>
			VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c428:	897b      	ldrh	r3, [r7, #10]
 800c42a:	68fa      	ldr	r2, [r7, #12]
 800c42c:	330c      	adds	r3, #12
 800c42e:	009b      	lsls	r3, r3, #2
 800c430:	4413      	add	r3, r2
 800c432:	687a      	ldr	r2, [r7, #4]
 800c434:	605a      	str	r2, [r3, #4]
				LimitCheckId, LimitCheckValue);
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c436:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c43a:	4618      	mov	r0, r3
 800c43c:	3718      	adds	r7, #24
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop

0800c444 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
	FixPoint1616_t *pLimitCheckValue)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b088      	sub	sp, #32
 800c448:	af00      	add	r7, sp, #0
 800c44a:	60f8      	str	r0, [r7, #12]
 800c44c:	460b      	mov	r3, r1
 800c44e:	607a      	str	r2, [r7, #4]
 800c450:	817b      	strh	r3, [r7, #10]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c452:	2300      	movs	r3, #0
 800c454:	77fb      	strb	r3, [r7, #31]
	uint8_t EnableZeroValue = 0;
 800c456:	2300      	movs	r3, #0
 800c458:	77bb      	strb	r3, [r7, #30]
	uint16_t Temp16;
	FixPoint1616_t TempFix1616;

	LOG_FUNCTION_START("");

	switch (LimitCheckId) {
 800c45a:	897b      	ldrh	r3, [r7, #10]
 800c45c:	2b05      	cmp	r3, #5
 800c45e:	d847      	bhi.n	800c4f0 <VL53L0X_GetLimitCheckValue+0xac>
 800c460:	a201      	add	r2, pc, #4	; (adr r2, 800c468 <VL53L0X_GetLimitCheckValue+0x24>)
 800c462:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c466:	bf00      	nop
 800c468:	0800c481 	.word	0x0800c481
 800c46c:	0800c48d 	.word	0x0800c48d
 800c470:	0800c4b3 	.word	0x0800c4b3
 800c474:	0800c4bf 	.word	0x0800c4bf
 800c478:	0800c4cb 	.word	0x0800c4cb
 800c47c:	0800c4cb 	.word	0x0800c4cb

	case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c484:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, TempFix1616);
		EnableZeroValue = 0;
 800c486:	2300      	movs	r3, #0
 800c488:	77bb      	strb	r3, [r7, #30]
		break;
 800c48a:	e033      	b.n	800c4f4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800c48c:	f107 0316 	add.w	r3, r7, #22
 800c490:	461a      	mov	r2, r3
 800c492:	2144      	movs	r1, #68	; 0x44
 800c494:	68f8      	ldr	r0, [r7, #12]
 800c496:	f004 f895 	bl	80105c4 <VL53L0X_RdWord>
 800c49a:	4603      	mov	r3, r0
 800c49c:	77fb      	strb	r3, [r7, #31]
		VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800c49e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d102      	bne.n	800c4ac <VL53L0X_GetLimitCheckValue+0x68>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800c4a6:	8afb      	ldrh	r3, [r7, #22]
 800c4a8:	025b      	lsls	r3, r3, #9
 800c4aa:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 1;
 800c4ac:	2301      	movs	r3, #1
 800c4ae:	77bb      	strb	r3, [r7, #30]
		break;
 800c4b0:	e020      	b.n	800c4f4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c4b6:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, TempFix1616);
		EnableZeroValue = 0;
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	77bb      	strb	r3, [r7, #30]
		break;
 800c4bc:	e01a      	b.n	800c4f4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
		/* internal computation: */
		VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c4c2:	61bb      	str	r3, [r7, #24]
			VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, TempFix1616);
		EnableZeroValue = 0;
 800c4c4:	2300      	movs	r3, #0
 800c4c6:	77bb      	strb	r3, [r7, #30]
		break;
 800c4c8:	e014      	b.n	800c4f4 <VL53L0X_GetLimitCheckValue+0xb0>

	case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
	case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
		Status = VL53L0X_RdWord(Dev,
 800c4ca:	f107 0316 	add.w	r3, r7, #22
 800c4ce:	461a      	mov	r2, r3
 800c4d0:	2164      	movs	r1, #100	; 0x64
 800c4d2:	68f8      	ldr	r0, [r7, #12]
 800c4d4:	f004 f876 	bl	80105c4 <VL53L0X_RdWord>
 800c4d8:	4603      	mov	r3, r0
 800c4da:	77fb      	strb	r3, [r7, #31]
			VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
			&Temp16);
		if (Status == VL53L0X_ERROR_NONE)
 800c4dc:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d102      	bne.n	800c4ea <VL53L0X_GetLimitCheckValue+0xa6>
			TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 800c4e4:	8afb      	ldrh	r3, [r7, #22]
 800c4e6:	025b      	lsls	r3, r3, #9
 800c4e8:	61bb      	str	r3, [r7, #24]


		EnableZeroValue = 0;
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	77bb      	strb	r3, [r7, #30]
		break;
 800c4ee:	e001      	b.n	800c4f4 <VL53L0X_GetLimitCheckValue+0xb0>

	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800c4f0:	23fc      	movs	r3, #252	; 0xfc
 800c4f2:	77fb      	strb	r3, [r7, #31]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800c4f4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d12a      	bne.n	800c552 <VL53L0X_GetLimitCheckValue+0x10e>

		if (EnableZeroValue == 1) {
 800c4fc:	7fbb      	ldrb	r3, [r7, #30]
 800c4fe:	2b01      	cmp	r3, #1
 800c500:	d124      	bne.n	800c54c <VL53L0X_GetLimitCheckValue+0x108>

			if (TempFix1616 == 0) {
 800c502:	69bb      	ldr	r3, [r7, #24]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d110      	bne.n	800c52a <VL53L0X_GetLimitCheckValue+0xe6>
				/* disabled: return value from memory */
				VL53L0X_GETARRAYPARAMETERFIELD(Dev,
 800c508:	897b      	ldrh	r3, [r7, #10]
 800c50a:	68fa      	ldr	r2, [r7, #12]
 800c50c:	330c      	adds	r3, #12
 800c50e:	009b      	lsls	r3, r3, #2
 800c510:	4413      	add	r3, r2
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	61bb      	str	r3, [r7, #24]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				*pLimitCheckValue = TempFix1616;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	69ba      	ldr	r2, [r7, #24]
 800c51a:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800c51c:	897b      	ldrh	r3, [r7, #10]
 800c51e:	68fa      	ldr	r2, [r7, #12]
 800c520:	4413      	add	r3, r2
 800c522:	2200      	movs	r2, #0
 800c524:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800c528:	e013      	b.n	800c552 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 0);
			} else {
				*pLimitCheckValue = TempFix1616;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	69ba      	ldr	r2, [r7, #24]
 800c52e:	601a      	str	r2, [r3, #0]
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800c530:	897b      	ldrh	r3, [r7, #10]
 800c532:	68fa      	ldr	r2, [r7, #12]
 800c534:	330c      	adds	r3, #12
 800c536:	009b      	lsls	r3, r3, #2
 800c538:	4413      	add	r3, r2
 800c53a:	69ba      	ldr	r2, [r7, #24]
 800c53c:	605a      	str	r2, [r3, #4]
					LimitChecksValue, LimitCheckId,
					TempFix1616);
				VL53L0X_SETARRAYPARAMETERFIELD(Dev,
 800c53e:	897b      	ldrh	r3, [r7, #10]
 800c540:	68fa      	ldr	r2, [r7, #12]
 800c542:	4413      	add	r3, r2
 800c544:	2201      	movs	r2, #1
 800c546:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
 800c54a:	e002      	b.n	800c552 <VL53L0X_GetLimitCheckValue+0x10e>
					LimitChecksEnable, LimitCheckId, 1);
			}
		} else {
			*pLimitCheckValue = TempFix1616;
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	69ba      	ldr	r2, [r7, #24]
 800c550:	601a      	str	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c552:	f997 301f 	ldrsb.w	r3, [r7, #31]

}
 800c556:	4618      	mov	r0, r3
 800c558:	3720      	adds	r7, #32
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}
 800c55e:	bf00      	nop

0800c560 <VL53L0X_GetWrapAroundCheckEnable>:
	return Status;
}

VL53L0X_Error VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
	uint8_t *pWrapAroundCheckEnable)
{
 800c560:	b580      	push	{r7, lr}
 800c562:	b084      	sub	sp, #16
 800c564:	af00      	add	r7, sp, #0
 800c566:	6078      	str	r0, [r7, #4]
 800c568:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c56a:	2300      	movs	r3, #0
 800c56c:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 800c56e:	f107 030e 	add.w	r3, r7, #14
 800c572:	461a      	mov	r2, r3
 800c574:	2101      	movs	r1, #1
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f003 fffa 	bl	8010570 <VL53L0X_RdByte>
 800c57c:	4603      	mov	r3, r0
 800c57e:	73fb      	strb	r3, [r7, #15]
	if (Status == VL53L0X_ERROR_NONE) {
 800c580:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c584:	2b00      	cmp	r3, #0
 800c586:	d10e      	bne.n	800c5a6 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		PALDevDataSet(Dev, SequenceConfig, data);
 800c588:	7bba      	ldrb	r2, [r7, #14]
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
		if (data & (0x01 << 7))
 800c590:	7bbb      	ldrb	r3, [r7, #14]
 800c592:	b25b      	sxtb	r3, r3
 800c594:	2b00      	cmp	r3, #0
 800c596:	da03      	bge.n	800c5a0 <VL53L0X_GetWrapAroundCheckEnable+0x40>
			*pWrapAroundCheckEnable = 0x01;
 800c598:	683b      	ldr	r3, [r7, #0]
 800c59a:	2201      	movs	r2, #1
 800c59c:	701a      	strb	r2, [r3, #0]
 800c59e:	e002      	b.n	800c5a6 <VL53L0X_GetWrapAroundCheckEnable+0x46>
		else
			*pWrapAroundCheckEnable = 0x00;
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	2200      	movs	r2, #0
 800c5a4:	701a      	strb	r2, [r3, #0]
	}
	if (Status == VL53L0X_ERROR_NONE) {
 800c5a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d104      	bne.n	800c5b8 <VL53L0X_GetWrapAroundCheckEnable+0x58>
		VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 800c5ae:	683b      	ldr	r3, [r7, #0]
 800c5b0:	781a      	ldrb	r2, [r3, #0]
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
			*pWrapAroundCheckEnable);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c5b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c5bc:	4618      	mov	r0, r3
 800c5be:	3710      	adds	r7, #16
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	bd80      	pop	{r7, pc}

0800c5c4 <VL53L0X_PerformSingleMeasurement>:

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev)
{
 800c5c4:	b580      	push	{r7, lr}
 800c5c6:	b084      	sub	sp, #16
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	73fb      	strb	r3, [r7, #15]
	VL53L0X_DeviceModes DeviceMode;

	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800c5d0:	f107 030e 	add.w	r3, r7, #14
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f7ff fbba 	bl	800bd50 <VL53L0X_GetDeviceMode>
 800c5dc:	4603      	mov	r3, r0
 800c5de:	73fb      	strb	r3, [r7, #15]

	/* Start immediately to run a single ranging measurement in case of
	 * single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800c5e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d107      	bne.n	800c5f8 <VL53L0X_PerformSingleMeasurement+0x34>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800c5e8:	7bbb      	ldrb	r3, [r7, #14]
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d104      	bne.n	800c5f8 <VL53L0X_PerformSingleMeasurement+0x34>
		Status = VL53L0X_StartMeasurement(Dev);
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f000 f898 	bl	800c724 <VL53L0X_StartMeasurement>
 800c5f4:	4603      	mov	r3, r0
 800c5f6:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800c5f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	d104      	bne.n	800c60a <VL53L0X_PerformSingleMeasurement+0x46>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f001 fbaa 	bl	800dd5a <VL53L0X_measurement_poll_for_completion>
 800c606:	4603      	mov	r3, r0
 800c608:	73fb      	strb	r3, [r7, #15]


	/* Change PAL State in case of single ranging or single histogram */
	if (Status == VL53L0X_ERROR_NONE
 800c60a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d106      	bne.n	800c620 <VL53L0X_PerformSingleMeasurement+0x5c>
		&& DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 800c612:	7bbb      	ldrb	r3, [r7, #14]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d103      	bne.n	800c620 <VL53L0X_PerformSingleMeasurement+0x5c>
		PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2203      	movs	r2, #3
 800c61c:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132


	LOG_FUNCTION_END(Status);
	return Status;
 800c620:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c624:	4618      	mov	r0, r3
 800c626:	3710      	adds	r7, #16
 800c628:	46bd      	mov	sp, r7
 800c62a:	bd80      	pop	{r7, pc}

0800c62c <VL53L0X_PerformRefCalibration>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev, uint8_t *pVhvSettings,
	uint8_t *pPhaseCal)
{
 800c62c:	b580      	push	{r7, lr}
 800c62e:	b086      	sub	sp, #24
 800c630:	af00      	add	r7, sp, #0
 800c632:	60f8      	str	r0, [r7, #12]
 800c634:	60b9      	str	r1, [r7, #8]
 800c636:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c638:	2300      	movs	r3, #0
 800c63a:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings,
 800c63c:	2301      	movs	r3, #1
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	68b9      	ldr	r1, [r7, #8]
 800c642:	68f8      	ldr	r0, [r7, #12]
 800c644:	f001 fb29 	bl	800dc9a <VL53L0X_perform_ref_calibration>
 800c648:	4603      	mov	r3, r0
 800c64a:	75fb      	strb	r3, [r7, #23]
		pPhaseCal, 1);

	LOG_FUNCTION_END(Status);
	return Status;
 800c64c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c650:	4618      	mov	r0, r3
 800c652:	3718      	adds	r7, #24
 800c654:	46bd      	mov	sp, r7
 800c656:	bd80      	pop	{r7, pc}

0800c658 <VL53L0X_CheckAndLoadInterruptSettings>:
	return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
	uint8_t StartNotStopFlag)
{
 800c658:	b580      	push	{r7, lr}
 800c65a:	b086      	sub	sp, #24
 800c65c:	af00      	add	r7, sp, #0
 800c65e:	6078      	str	r0, [r7, #4]
 800c660:	460b      	mov	r3, r1
 800c662:	70fb      	strb	r3, [r7, #3]
	uint8_t InterruptConfig;
	FixPoint1616_t ThresholdLow;
	FixPoint1616_t ThresholdHigh;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c664:	2300      	movs	r3, #0
 800c666:	75fb      	strb	r3, [r7, #23]

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800c66e:	75bb      	strb	r3, [r7, #22]
		Pin0GpioFunctionality);

	if ((InterruptConfig ==
 800c670:	7dbb      	ldrb	r3, [r7, #22]
 800c672:	2b01      	cmp	r3, #1
 800c674:	d005      	beq.n	800c682 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 800c676:	7dbb      	ldrb	r3, [r7, #22]
 800c678:	2b02      	cmp	r3, #2
 800c67a:	d002      	beq.n	800c682 <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 800c67c:	7dbb      	ldrb	r3, [r7, #22]
 800c67e:	2b03      	cmp	r3, #3
 800c680:	d147      	bne.n	800c712 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
		(InterruptConfig ==
		VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

		Status = VL53L0X_GetInterruptThresholds(Dev,
 800c682:	f107 030c 	add.w	r3, r7, #12
 800c686:	f107 0210 	add.w	r2, r7, #16
 800c68a:	2101      	movs	r1, #1
 800c68c:	6878      	ldr	r0, [r7, #4]
 800c68e:	f000 fbc3 	bl	800ce18 <VL53L0X_GetInterruptThresholds>
 800c692:	4603      	mov	r3, r0
 800c694:	75fb      	strb	r3, [r7, #23]
			VL53L0X_DEVICEMODE_CONTINUOUS_RANGING,
			&ThresholdLow, &ThresholdHigh);

		if (((ThresholdLow > 255*65536) ||
 800c696:	693b      	ldr	r3, [r7, #16]
 800c698:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800c69c:	d803      	bhi.n	800c6a6 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
			(ThresholdHigh > 255*65536)) &&
 800c69e:	68fb      	ldr	r3, [r7, #12]
		if (((ThresholdLow > 255*65536) ||
 800c6a0:	f5b3 0f7f 	cmp.w	r3, #16711680	; 0xff0000
 800c6a4:	d935      	bls.n	800c712 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(ThresholdHigh > 255*65536)) &&
 800c6a6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d131      	bne.n	800c712 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
			(Status == VL53L0X_ERROR_NONE)) {

			if (StartNotStopFlag != 0) {
 800c6ae:	78fb      	ldrb	r3, [r7, #3]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d006      	beq.n	800c6c2 <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
				Status = VL53L0X_load_tuning_settings(Dev,
 800c6b4:	491a      	ldr	r1, [pc, #104]	; (800c720 <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 800c6b6:	6878      	ldr	r0, [r7, #4]
 800c6b8:	f002 ffc2 	bl	800f640 <VL53L0X_load_tuning_settings>
 800c6bc:	4603      	mov	r3, r0
 800c6be:	75fb      	strb	r3, [r7, #23]
 800c6c0:	e027      	b.n	800c712 <VL53L0X_CheckAndLoadInterruptSettings+0xba>
					InterruptThresholdSettings);
			} else {
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 800c6c2:	2204      	movs	r2, #4
 800c6c4:	21ff      	movs	r1, #255	; 0xff
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f003 fed0 	bl	801046c <VL53L0X_WrByte>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	461a      	mov	r2, r3
 800c6d0:	7dfb      	ldrb	r3, [r7, #23]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	2170      	movs	r1, #112	; 0x70
 800c6da:	6878      	ldr	r0, [r7, #4]
 800c6dc:	f003 fec6 	bl	801046c <VL53L0X_WrByte>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	7dfb      	ldrb	r3, [r7, #23]
 800c6e6:	4313      	orrs	r3, r2
 800c6e8:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c6ea:	2200      	movs	r2, #0
 800c6ec:	21ff      	movs	r1, #255	; 0xff
 800c6ee:	6878      	ldr	r0, [r7, #4]
 800c6f0:	f003 febc 	bl	801046c <VL53L0X_WrByte>
 800c6f4:	4603      	mov	r3, r0
 800c6f6:	461a      	mov	r2, r3
 800c6f8:	7dfb      	ldrb	r3, [r7, #23]
 800c6fa:	4313      	orrs	r3, r2
 800c6fc:	75fb      	strb	r3, [r7, #23]
				Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800c6fe:	2200      	movs	r2, #0
 800c700:	2180      	movs	r1, #128	; 0x80
 800c702:	6878      	ldr	r0, [r7, #4]
 800c704:	f003 feb2 	bl	801046c <VL53L0X_WrByte>
 800c708:	4603      	mov	r3, r0
 800c70a:	461a      	mov	r2, r3
 800c70c:	7dfb      	ldrb	r3, [r7, #23]
 800c70e:	4313      	orrs	r3, r2
 800c710:	75fb      	strb	r3, [r7, #23]
		}


	}

	return Status;
 800c712:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800c716:	4618      	mov	r0, r3
 800c718:	3718      	adds	r7, #24
 800c71a:	46bd      	mov	sp, r7
 800c71c:	bd80      	pop	{r7, pc}
 800c71e:	bf00      	nop
 800c720:	20000294 	.word	0x20000294

0800c724 <VL53L0X_StartMeasurement>:


VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev)
{
 800c724:	b580      	push	{r7, lr}
 800c726:	b086      	sub	sp, #24
 800c728:	af00      	add	r7, sp, #0
 800c72a:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c72c:	2300      	movs	r3, #0
 800c72e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DeviceModes DeviceMode;
	uint8_t Byte;
	uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 800c730:	2301      	movs	r3, #1
 800c732:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	/* Get Current DeviceMode */
	VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 800c734:	f107 030e 	add.w	r3, r7, #14
 800c738:	4619      	mov	r1, r3
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f7ff fb08 	bl	800bd50 <VL53L0X_GetDeviceMode>

	Status = VL53L0X_WrByte(Dev, 0x80, 0x01);
 800c740:	2201      	movs	r2, #1
 800c742:	2180      	movs	r1, #128	; 0x80
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f003 fe91 	bl	801046c <VL53L0X_WrByte>
 800c74a:	4603      	mov	r3, r0
 800c74c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800c74e:	2201      	movs	r2, #1
 800c750:	21ff      	movs	r1, #255	; 0xff
 800c752:	6878      	ldr	r0, [r7, #4]
 800c754:	f003 fe8a 	bl	801046c <VL53L0X_WrByte>
 800c758:	4603      	mov	r3, r0
 800c75a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x00);
 800c75c:	2200      	movs	r2, #0
 800c75e:	2100      	movs	r1, #0
 800c760:	6878      	ldr	r0, [r7, #4]
 800c762:	f003 fe83 	bl	801046c <VL53L0X_WrByte>
 800c766:	4603      	mov	r3, r0
 800c768:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x91, PALDevDataGet(Dev, StopVariable));
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	f893 313a 	ldrb.w	r3, [r3, #314]	; 0x13a
 800c770:	461a      	mov	r2, r3
 800c772:	2191      	movs	r1, #145	; 0x91
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f003 fe79 	bl	801046c <VL53L0X_WrByte>
 800c77a:	4603      	mov	r3, r0
 800c77c:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x00, 0x01);
 800c77e:	2201      	movs	r2, #1
 800c780:	2100      	movs	r1, #0
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f003 fe72 	bl	801046c <VL53L0X_WrByte>
 800c788:	4603      	mov	r3, r0
 800c78a:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800c78c:	2200      	movs	r2, #0
 800c78e:	21ff      	movs	r1, #255	; 0xff
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f003 fe6b 	bl	801046c <VL53L0X_WrByte>
 800c796:	4603      	mov	r3, r0
 800c798:	75fb      	strb	r3, [r7, #23]
	Status = VL53L0X_WrByte(Dev, 0x80, 0x00);
 800c79a:	2200      	movs	r2, #0
 800c79c:	2180      	movs	r1, #128	; 0x80
 800c79e:	6878      	ldr	r0, [r7, #4]
 800c7a0:	f003 fe64 	bl	801046c <VL53L0X_WrByte>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	75fb      	strb	r3, [r7, #23]

	switch (DeviceMode) {
 800c7a8:	7bbb      	ldrb	r3, [r7, #14]
 800c7aa:	2b03      	cmp	r3, #3
 800c7ac:	d054      	beq.n	800c858 <VL53L0X_StartMeasurement+0x134>
 800c7ae:	2b03      	cmp	r3, #3
 800c7b0:	dc6c      	bgt.n	800c88c <VL53L0X_StartMeasurement+0x168>
 800c7b2:	2b00      	cmp	r3, #0
 800c7b4:	d002      	beq.n	800c7bc <VL53L0X_StartMeasurement+0x98>
 800c7b6:	2b01      	cmp	r3, #1
 800c7b8:	d034      	beq.n	800c824 <VL53L0X_StartMeasurement+0x100>
 800c7ba:	e067      	b.n	800c88c <VL53L0X_StartMeasurement+0x168>
	case VL53L0X_DEVICEMODE_SINGLE_RANGING:
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 800c7bc:	2201      	movs	r2, #1
 800c7be:	2100      	movs	r1, #0
 800c7c0:	6878      	ldr	r0, [r7, #4]
 800c7c2:	f003 fe53 	bl	801046c <VL53L0X_WrByte>
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	75fb      	strb	r3, [r7, #23]

		Byte = StartStopByte;
 800c7ca:	7bfb      	ldrb	r3, [r7, #15]
 800c7cc:	737b      	strb	r3, [r7, #13]
		if (Status == VL53L0X_ERROR_NONE) {
 800c7ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d15d      	bne.n	800c892 <VL53L0X_StartMeasurement+0x16e>
			/* Wait until start bit has been cleared */
			LoopNb = 0;
 800c7d6:	2300      	movs	r3, #0
 800c7d8:	613b      	str	r3, [r7, #16]
			do {
				if (LoopNb > 0)
 800c7da:	693b      	ldr	r3, [r7, #16]
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	d008      	beq.n	800c7f2 <VL53L0X_StartMeasurement+0xce>
					Status = VL53L0X_RdByte(Dev,
 800c7e0:	f107 030d 	add.w	r3, r7, #13
 800c7e4:	461a      	mov	r2, r3
 800c7e6:	2100      	movs	r1, #0
 800c7e8:	6878      	ldr	r0, [r7, #4]
 800c7ea:	f003 fec1 	bl	8010570 <VL53L0X_RdByte>
 800c7ee:	4603      	mov	r3, r0
 800c7f0:	75fb      	strb	r3, [r7, #23]
					VL53L0X_REG_SYSRANGE_START, &Byte);
				LoopNb = LoopNb + 1;
 800c7f2:	693b      	ldr	r3, [r7, #16]
 800c7f4:	3301      	adds	r3, #1
 800c7f6:	613b      	str	r3, [r7, #16]
			} while (((Byte & StartStopByte) == StartStopByte)
 800c7f8:	7b7a      	ldrb	r2, [r7, #13]
 800c7fa:	7bfb      	ldrb	r3, [r7, #15]
 800c7fc:	4013      	ands	r3, r2
 800c7fe:	b2db      	uxtb	r3, r3
				&& (Status == VL53L0X_ERROR_NONE)
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800c800:	7bfa      	ldrb	r2, [r7, #15]
 800c802:	429a      	cmp	r2, r3
 800c804:	d107      	bne.n	800c816 <VL53L0X_StartMeasurement+0xf2>
				&& (Status == VL53L0X_ERROR_NONE)
 800c806:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	d103      	bne.n	800c816 <VL53L0X_StartMeasurement+0xf2>
				&& (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));
 800c80e:	693b      	ldr	r3, [r7, #16]
 800c810:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c814:	d3e1      	bcc.n	800c7da <VL53L0X_StartMeasurement+0xb6>

			if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800c816:	693b      	ldr	r3, [r7, #16]
 800c818:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800c81c:	d339      	bcc.n	800c892 <VL53L0X_StartMeasurement+0x16e>
				Status = VL53L0X_ERROR_TIME_OUT;
 800c81e:	23f9      	movs	r3, #249	; 0xf9
 800c820:	75fb      	strb	r3, [r7, #23]

		}

		break;
 800c822:	e036      	b.n	800c892 <VL53L0X_StartMeasurement+0x16e>
	case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
		/* Back-to-back mode */

		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800c824:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d105      	bne.n	800c838 <VL53L0X_StartMeasurement+0x114>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800c82c:	2101      	movs	r1, #1
 800c82e:	6878      	ldr	r0, [r7, #4]
 800c830:	f7ff ff12 	bl	800c658 <VL53L0X_CheckAndLoadInterruptSettings>
 800c834:	4603      	mov	r3, r0
 800c836:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800c838:	2202      	movs	r2, #2
 800c83a:	2100      	movs	r1, #0
 800c83c:	6878      	ldr	r0, [r7, #4]
 800c83e:	f003 fe15 	bl	801046c <VL53L0X_WrByte>
 800c842:	4603      	mov	r3, r0
 800c844:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
		if (Status == VL53L0X_ERROR_NONE) {
 800c846:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d123      	bne.n	800c896 <VL53L0X_StartMeasurement+0x172>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800c84e:	687b      	ldr	r3, [r7, #4]
 800c850:	2204      	movs	r2, #4
 800c852:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800c856:	e01e      	b.n	800c896 <VL53L0X_StartMeasurement+0x172>
	case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
		/* Continuous mode */
		/* Check if need to apply interrupt settings */
		if (Status == VL53L0X_ERROR_NONE)
 800c858:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c85c:	2b00      	cmp	r3, #0
 800c85e:	d105      	bne.n	800c86c <VL53L0X_StartMeasurement+0x148>
			Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 800c860:	2101      	movs	r1, #1
 800c862:	6878      	ldr	r0, [r7, #4]
 800c864:	f7ff fef8 	bl	800c658 <VL53L0X_CheckAndLoadInterruptSettings>
 800c868:	4603      	mov	r3, r0
 800c86a:	75fb      	strb	r3, [r7, #23]

		Status = VL53L0X_WrByte(Dev,
 800c86c:	2204      	movs	r2, #4
 800c86e:	2100      	movs	r1, #0
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f003 fdfb 	bl	801046c <VL53L0X_WrByte>
 800c876:	4603      	mov	r3, r0
 800c878:	75fb      	strb	r3, [r7, #23]
		VL53L0X_REG_SYSRANGE_START,
		VL53L0X_REG_SYSRANGE_MODE_TIMED);

		if (Status == VL53L0X_ERROR_NONE) {
 800c87a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d10b      	bne.n	800c89a <VL53L0X_StartMeasurement+0x176>
			/* Set PAL State to Running */
			PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 800c882:	687b      	ldr	r3, [r7, #4]
 800c884:	2204      	movs	r2, #4
 800c886:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
		}
		break;
 800c88a:	e006      	b.n	800c89a <VL53L0X_StartMeasurement+0x176>
	default:
		/* Selected mode not supported */
		Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800c88c:	23f8      	movs	r3, #248	; 0xf8
 800c88e:	75fb      	strb	r3, [r7, #23]
 800c890:	e004      	b.n	800c89c <VL53L0X_StartMeasurement+0x178>
		break;
 800c892:	bf00      	nop
 800c894:	e002      	b.n	800c89c <VL53L0X_StartMeasurement+0x178>
		break;
 800c896:	bf00      	nop
 800c898:	e000      	b.n	800c89c <VL53L0X_StartMeasurement+0x178>
		break;
 800c89a:	bf00      	nop
	}


	LOG_FUNCTION_END(Status);
	return Status;
 800c89c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c8a0:	4618      	mov	r0, r3
 800c8a2:	3718      	adds	r7, #24
 800c8a4:	46bd      	mov	sp, r7
 800c8a6:	bd80      	pop	{r7, pc}

0800c8a8 <VL53L0X_GetMeasurementDataReady>:
	return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
	uint8_t *pMeasurementDataReady)
{
 800c8a8:	b580      	push	{r7, lr}
 800c8aa:	b084      	sub	sp, #16
 800c8ac:	af00      	add	r7, sp, #0
 800c8ae:	6078      	str	r0, [r7, #4]
 800c8b0:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	73fb      	strb	r3, [r7, #15]
	uint8_t SysRangeStatusRegister;
	uint8_t InterruptConfig;
	uint32_t InterruptMask;
	LOG_FUNCTION_START("");

	InterruptConfig = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	f893 30da 	ldrb.w	r3, [r3, #218]	; 0xda
 800c8bc:	73bb      	strb	r3, [r7, #14]
		Pin0GpioFunctionality);

	if (InterruptConfig ==
 800c8be:	7bbb      	ldrb	r3, [r7, #14]
 800c8c0:	2b04      	cmp	r3, #4
 800c8c2:	d112      	bne.n	800c8ea <VL53L0X_GetMeasurementDataReady+0x42>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
		Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 800c8c4:	f107 0308 	add.w	r3, r7, #8
 800c8c8:	4619      	mov	r1, r3
 800c8ca:	6878      	ldr	r0, [r7, #4]
 800c8cc:	f000 fb1a 	bl	800cf04 <VL53L0X_GetInterruptMaskStatus>
 800c8d0:	4603      	mov	r3, r0
 800c8d2:	73fb      	strb	r3, [r7, #15]
		if (InterruptMask ==
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	2b04      	cmp	r3, #4
 800c8d8:	d103      	bne.n	800c8e2 <VL53L0X_GetMeasurementDataReady+0x3a>
		VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
			*pMeasurementDataReady = 1;
 800c8da:	683b      	ldr	r3, [r7, #0]
 800c8dc:	2201      	movs	r2, #1
 800c8de:	701a      	strb	r2, [r3, #0]
 800c8e0:	e01c      	b.n	800c91c <VL53L0X_GetMeasurementDataReady+0x74>
		else
			*pMeasurementDataReady = 0;
 800c8e2:	683b      	ldr	r3, [r7, #0]
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	701a      	strb	r2, [r3, #0]
 800c8e8:	e018      	b.n	800c91c <VL53L0X_GetMeasurementDataReady+0x74>
	} else {
		Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 800c8ea:	f107 030d 	add.w	r3, r7, #13
 800c8ee:	461a      	mov	r2, r3
 800c8f0:	2114      	movs	r1, #20
 800c8f2:	6878      	ldr	r0, [r7, #4]
 800c8f4:	f003 fe3c 	bl	8010570 <VL53L0X_RdByte>
 800c8f8:	4603      	mov	r3, r0
 800c8fa:	73fb      	strb	r3, [r7, #15]
			&SysRangeStatusRegister);
		if (Status == VL53L0X_ERROR_NONE) {
 800c8fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d10b      	bne.n	800c91c <VL53L0X_GetMeasurementDataReady+0x74>
			if (SysRangeStatusRegister & 0x01)
 800c904:	7b7b      	ldrb	r3, [r7, #13]
 800c906:	f003 0301 	and.w	r3, r3, #1
 800c90a:	2b00      	cmp	r3, #0
 800c90c:	d003      	beq.n	800c916 <VL53L0X_GetMeasurementDataReady+0x6e>
				*pMeasurementDataReady = 1;
 800c90e:	683b      	ldr	r3, [r7, #0]
 800c910:	2201      	movs	r2, #1
 800c912:	701a      	strb	r2, [r3, #0]
 800c914:	e002      	b.n	800c91c <VL53L0X_GetMeasurementDataReady+0x74>
			else
				*pMeasurementDataReady = 0;
 800c916:	683b      	ldr	r3, [r7, #0]
 800c918:	2200      	movs	r2, #0
 800c91a:	701a      	strb	r2, [r3, #0]
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800c91c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800c920:	4618      	mov	r0, r3
 800c922:	3710      	adds	r7, #16
 800c924:	46bd      	mov	sp, r7
 800c926:	bd80      	pop	{r7, pc}

0800c928 <VL53L0X_GetRangingMeasurementData>:
}


VL53L0X_Error VL53L0X_GetRangingMeasurementData(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800c928:	b5b0      	push	{r4, r5, r7, lr}
 800c92a:	b096      	sub	sp, #88	; 0x58
 800c92c:	af02      	add	r7, sp, #8
 800c92e:	6078      	str	r0, [r7, #4]
 800c930:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800c932:	2300      	movs	r3, #0
 800c934:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	 * use multi read even if some registers are not useful, result will
	 * be more efficient
	 * start reading at 0x14 dec20
	 * end reading at 0x21 dec33 total 14 bytes to read
	 */
	Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 800c938:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c93c:	230c      	movs	r3, #12
 800c93e:	2114      	movs	r1, #20
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f003 fd67 	bl	8010414 <VL53L0X_ReadMulti>
 800c946:	4603      	mov	r3, r0
 800c948:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	if (Status == VL53L0X_ERROR_NONE) {
 800c94c:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800c950:	2b00      	cmp	r3, #0
 800c952:	f040 80d1 	bne.w	800caf8 <VL53L0X_GetRangingMeasurementData+0x1d0>

		pRangingMeasurementData->ZoneId = 0; /* Only one zone */
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	2200      	movs	r2, #0
 800c95a:	759a      	strb	r2, [r3, #22]
		pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	2200      	movs	r2, #0
 800c960:	601a      	str	r2, [r3, #0]

		tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 800c962:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800c966:	b29b      	uxth	r3, r3
 800c968:	021b      	lsls	r3, r3, #8
 800c96a:	b29a      	uxth	r2, r3
 800c96c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800c970:	b29b      	uxth	r3, r3
 800c972:	4413      	add	r3, r2
 800c974:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
		/* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
		 *(format 11.2) else no fractional
		 */

		pRangingMeasurementData->MeasurementTimeUsec = 0;
 800c978:	683b      	ldr	r3, [r7, #0]
 800c97a:	2200      	movs	r2, #0
 800c97c:	605a      	str	r2, [r3, #4]

		SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 800c97e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800c982:	b29b      	uxth	r3, r3
 800c984:	021b      	lsls	r3, r3, #8
 800c986:	b29a      	uxth	r2, r3
 800c988:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800c98c:	b29b      	uxth	r3, r3
 800c98e:	4413      	add	r3, r2
 800c990:	b29b      	uxth	r3, r3
 800c992:	025b      	lsls	r3, r3, #9
 800c994:	647b      	str	r3, [r7, #68]	; 0x44
			VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
		/* peak_signal_count_rate_rtn_mcps */
		pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 800c996:	683b      	ldr	r3, [r7, #0]
 800c998:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c99a:	60da      	str	r2, [r3, #12]

		AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 800c99c:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800c9a0:	b29b      	uxth	r3, r3
 800c9a2:	021b      	lsls	r3, r3, #8
 800c9a4:	b29a      	uxth	r2, r3
 800c9a6:	f897 3031 	ldrb.w	r3, [r7, #49]	; 0x31
 800c9aa:	b29b      	uxth	r3, r3
 800c9ac:	4413      	add	r3, r2
 800c9ae:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
		pRangingMeasurementData->AmbientRateRtnMegaCps =
			VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 800c9b2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800c9b6:	025b      	lsls	r3, r3, #9
 800c9b8:	461a      	mov	r2, r3
		pRangingMeasurementData->AmbientRateRtnMegaCps =
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	611a      	str	r2, [r3, #16]

		EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3],
 800c9be:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800c9c2:	b29b      	uxth	r3, r3
 800c9c4:	021b      	lsls	r3, r3, #8
 800c9c6:	b29a      	uxth	r2, r3
 800c9c8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c9cc:	b29b      	uxth	r3, r3
 800c9ce:	4413      	add	r3, r2
 800c9d0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
			localBuffer[2]);
		/* EffectiveSpadRtnCount is 8.8 format */
		pRangingMeasurementData->EffectiveSpadRtnCount =
 800c9d4:	683b      	ldr	r3, [r7, #0]
 800c9d6:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800c9da:	829a      	strh	r2, [r3, #20]
			EffectiveSpadRtnCount;

		DeviceRangeStatus = localBuffer[0];
 800c9dc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c9e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		/* Get Linearity Corrective Gain */
		LinearityCorrectiveGain = PALDevDataGet(Dev,
 800c9e4:	687b      	ldr	r3, [r7, #4]
 800c9e6:	f8b3 3152 	ldrh.w	r3, [r3, #338]	; 0x152
 800c9ea:	87bb      	strh	r3, [r7, #60]	; 0x3c
			LinearityCorrectiveGain);

		/* Get ranging configuration */
		RangeFractionalEnable = PALDevDataGet(Dev,
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	f893 3131 	ldrb.w	r3, [r3, #305]	; 0x131
 800c9f2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
			RangeFractionalEnable);

		if (LinearityCorrectiveGain != 1000) {
 800c9f6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800c9f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800c9fc:	d046      	beq.n	800ca8c <VL53L0X_GetRangingMeasurementData+0x164>

			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
				* tmpuint16 + 500) / 1000);
 800c9fe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800ca00:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800ca04:	fb02 f303 	mul.w	r3, r2, r3
 800ca08:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800ca0c:	4a57      	ldr	r2, [pc, #348]	; (800cb6c <VL53L0X_GetRangingMeasurementData+0x244>)
 800ca0e:	fb82 1203 	smull	r1, r2, r2, r3
 800ca12:	1192      	asrs	r2, r2, #6
 800ca14:	17db      	asrs	r3, r3, #31
 800ca16:	1ad3      	subs	r3, r2, r3
			tmpuint16 = (uint16_t)((LinearityCorrectiveGain
 800ca18:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

			/* Implement Xtalk */
			VL53L0X_GETPARAMETERFIELD(Dev,
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	6a1b      	ldr	r3, [r3, #32]
 800ca20:	873b      	strh	r3, [r7, #56]	; 0x38
				XTalkCompensationRateMegaCps,
				XTalkCompensationRateMegaCps);
			VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	7f1b      	ldrb	r3, [r3, #28]
 800ca26:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				XTalkCompensationEnable);

			if (XTalkCompensationEnable) {
 800ca2a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	d02c      	beq.n	800ca8c <VL53L0X_GetRangingMeasurementData+0x164>

				if ((SignalRate
					- ((XTalkCompensationRateMegaCps
					* EffectiveSpadRtnCount) >> 8))
 800ca32:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ca34:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800ca38:	fb02 f303 	mul.w	r3, r2, r3
 800ca3c:	121a      	asrs	r2, r3, #8
					<= 0) {
 800ca3e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
				if ((SignalRate
 800ca40:	429a      	cmp	r2, r3
 800ca42:	d10d      	bne.n	800ca60 <VL53L0X_GetRangingMeasurementData+0x138>
					if (RangeFractionalEnable)
 800ca44:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d004      	beq.n	800ca56 <VL53L0X_GetRangingMeasurementData+0x12e>
						XtalkRangeMilliMeter = 8888;
 800ca4c:	f242 23b8 	movw	r3, #8888	; 0x22b8
 800ca50:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800ca54:	e016      	b.n	800ca84 <VL53L0X_GetRangingMeasurementData+0x15c>
					else
						XtalkRangeMilliMeter = 8888
 800ca56:	f648 23e0 	movw	r3, #35552	; 0x8ae0
 800ca5a:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800ca5e:	e011      	b.n	800ca84 <VL53L0X_GetRangingMeasurementData+0x15c>
							<< 2;
				} else {
					XtalkRangeMilliMeter =
					(tmpuint16 * SignalRate)
 800ca60:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800ca64:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ca66:	fb03 f202 	mul.w	r2, r3, r2
						/ (SignalRate
						- ((XTalkCompensationRateMegaCps
						* EffectiveSpadRtnCount)
 800ca6a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800ca6c:	f8b7 1040 	ldrh.w	r1, [r7, #64]	; 0x40
 800ca70:	fb01 f303 	mul.w	r3, r1, r3
						>> 8));
 800ca74:	121b      	asrs	r3, r3, #8
 800ca76:	4619      	mov	r1, r3
						- ((XTalkCompensationRateMegaCps
 800ca78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800ca7a:	1a5b      	subs	r3, r3, r1
						/ (SignalRate
 800ca7c:	fbb2 f3f3 	udiv	r3, r2, r3
					XtalkRangeMilliMeter =
 800ca80:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
				}

				tmpuint16 = XtalkRangeMilliMeter;
 800ca84:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800ca88:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
			}

		}

		if (RangeFractionalEnable) {
 800ca8c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d00d      	beq.n	800cab0 <VL53L0X_GetRangingMeasurementData+0x188>
			pRangingMeasurementData->RangeMilliMeter =
				(uint16_t)((tmpuint16) >> 2);
 800ca94:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800ca98:	089b      	lsrs	r3, r3, #2
 800ca9a:	b29a      	uxth	r2, r3
			pRangingMeasurementData->RangeMilliMeter =
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart =
				(uint8_t)((tmpuint16 & 0x03) << 6);
 800caa0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800caa4:	b2db      	uxtb	r3, r3
 800caa6:	019b      	lsls	r3, r3, #6
 800caa8:	b2da      	uxtb	r2, r3
			pRangingMeasurementData->RangeFractionalPart =
 800caaa:	683b      	ldr	r3, [r7, #0]
 800caac:	75da      	strb	r2, [r3, #23]
 800caae:	e006      	b.n	800cabe <VL53L0X_GetRangingMeasurementData+0x196>
		} else {
			pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	f8b7 204c 	ldrh.w	r2, [r7, #76]	; 0x4c
 800cab6:	811a      	strh	r2, [r3, #8]
			pRangingMeasurementData->RangeFractionalPart = 0;
 800cab8:	683b      	ldr	r3, [r7, #0]
 800caba:	2200      	movs	r2, #0
 800cabc:	75da      	strb	r2, [r3, #23]
		 * For a standard definition of RangeStatus, this should
		 * return 0 in case of good result after a ranging
		 * The range status depends on the device so call a device
		 * specific function to obtain the right Status.
		 */
		Status |= VL53L0X_get_pal_range_status(Dev, DeviceRangeStatus,
 800cabe:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800cac2:	f897 103f 	ldrb.w	r1, [r7, #63]	; 0x3f
 800cac6:	f107 0336 	add.w	r3, r7, #54	; 0x36
 800caca:	9301      	str	r3, [sp, #4]
 800cacc:	683b      	ldr	r3, [r7, #0]
 800cace:	9300      	str	r3, [sp, #0]
 800cad0:	4613      	mov	r3, r2
 800cad2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f003 fa51 	bl	800ff7c <VL53L0X_get_pal_range_status>
 800cada:	4603      	mov	r3, r0
 800cadc:	461a      	mov	r2, r3
 800cade:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800cae2:	4313      	orrs	r3, r2
 800cae4:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			SignalRate, EffectiveSpadRtnCount,
			pRangingMeasurementData, &PalRangeStatus);

		if (Status == VL53L0X_ERROR_NONE)
 800cae8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800caec:	2b00      	cmp	r3, #0
 800caee:	d103      	bne.n	800caf8 <VL53L0X_GetRangingMeasurementData+0x1d0>
			pRangingMeasurementData->RangeStatus = PalRangeStatus;
 800caf0:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	761a      	strb	r2, [r3, #24]

	}

	if (Status == VL53L0X_ERROR_NONE) {
 800caf8:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d12f      	bne.n	800cb60 <VL53L0X_GetRangingMeasurementData+0x238>
		/* Copy last read data into Dev buffer */
		LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 800cb00:	687b      	ldr	r3, [r7, #4]
 800cb02:	f107 040c 	add.w	r4, r7, #12
 800cb06:	f103 0550 	add.w	r5, r3, #80	; 0x50
 800cb0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cb0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cb0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800cb12:	e884 0007 	stmia.w	r4, {r0, r1, r2}

		LastRangeDataBuffer.RangeMilliMeter =
			pRangingMeasurementData->RangeMilliMeter;
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	891b      	ldrh	r3, [r3, #8]
		LastRangeDataBuffer.RangeMilliMeter =
 800cb1a:	82bb      	strh	r3, [r7, #20]
		LastRangeDataBuffer.RangeFractionalPart =
			pRangingMeasurementData->RangeFractionalPart;
 800cb1c:	683b      	ldr	r3, [r7, #0]
 800cb1e:	7ddb      	ldrb	r3, [r3, #23]
		LastRangeDataBuffer.RangeFractionalPart =
 800cb20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		LastRangeDataBuffer.RangeDMaxMilliMeter =
			pRangingMeasurementData->RangeDMaxMilliMeter;
 800cb24:	683b      	ldr	r3, [r7, #0]
 800cb26:	895b      	ldrh	r3, [r3, #10]
		LastRangeDataBuffer.RangeDMaxMilliMeter =
 800cb28:	82fb      	strh	r3, [r7, #22]
		LastRangeDataBuffer.MeasurementTimeUsec =
			pRangingMeasurementData->MeasurementTimeUsec;
 800cb2a:	683b      	ldr	r3, [r7, #0]
 800cb2c:	685b      	ldr	r3, [r3, #4]
		LastRangeDataBuffer.MeasurementTimeUsec =
 800cb2e:	613b      	str	r3, [r7, #16]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
			pRangingMeasurementData->SignalRateRtnMegaCps;
 800cb30:	683b      	ldr	r3, [r7, #0]
 800cb32:	68db      	ldr	r3, [r3, #12]
		LastRangeDataBuffer.SignalRateRtnMegaCps =
 800cb34:	61bb      	str	r3, [r7, #24]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
			pRangingMeasurementData->AmbientRateRtnMegaCps;
 800cb36:	683b      	ldr	r3, [r7, #0]
 800cb38:	691b      	ldr	r3, [r3, #16]
		LastRangeDataBuffer.AmbientRateRtnMegaCps =
 800cb3a:	61fb      	str	r3, [r7, #28]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
			pRangingMeasurementData->EffectiveSpadRtnCount;
 800cb3c:	683b      	ldr	r3, [r7, #0]
 800cb3e:	8a9b      	ldrh	r3, [r3, #20]
		LastRangeDataBuffer.EffectiveSpadRtnCount =
 800cb40:	843b      	strh	r3, [r7, #32]
		LastRangeDataBuffer.RangeStatus =
			pRangingMeasurementData->RangeStatus;
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	7e1b      	ldrb	r3, [r3, #24]
		LastRangeDataBuffer.RangeStatus =
 800cb46:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

		PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f103 0450 	add.w	r4, r3, #80	; 0x50
 800cb50:	f107 050c 	add.w	r5, r7, #12
 800cb54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cb56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cb58:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800cb5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800cb60:	f997 304f 	ldrsb.w	r3, [r7, #79]	; 0x4f
}
 800cb64:	4618      	mov	r0, r3
 800cb66:	3750      	adds	r7, #80	; 0x50
 800cb68:	46bd      	mov	sp, r7
 800cb6a:	bdb0      	pop	{r4, r5, r7, pc}
 800cb6c:	10624dd3 	.word	0x10624dd3

0800cb70 <VL53L0X_PerformSingleRangingMeasurement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData)
{
 800cb70:	b580      	push	{r7, lr}
 800cb72:	b084      	sub	sp, #16
 800cb74:	af00      	add	r7, sp, #0
 800cb76:	6078      	str	r0, [r7, #4]
 800cb78:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_START("");

	/* This function will do a complete single ranging
	 * Here we fix the mode! */
	Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 800cb7e:	2100      	movs	r1, #0
 800cb80:	6878      	ldr	r0, [r7, #4]
 800cb82:	f7ff f8b9 	bl	800bcf8 <VL53L0X_SetDeviceMode>
 800cb86:	4603      	mov	r3, r0
 800cb88:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800cb8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d104      	bne.n	800cb9c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
		Status = VL53L0X_PerformSingleMeasurement(Dev);
 800cb92:	6878      	ldr	r0, [r7, #4]
 800cb94:	f7ff fd16 	bl	800c5c4 <VL53L0X_PerformSingleMeasurement>
 800cb98:	4603      	mov	r3, r0
 800cb9a:	73fb      	strb	r3, [r7, #15]


	if (Status == VL53L0X_ERROR_NONE)
 800cb9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d105      	bne.n	800cbb0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
		Status = VL53L0X_GetRangingMeasurementData(Dev,
 800cba4:	6839      	ldr	r1, [r7, #0]
 800cba6:	6878      	ldr	r0, [r7, #4]
 800cba8:	f7ff febe 	bl	800c928 <VL53L0X_GetRangingMeasurementData>
 800cbac:	4603      	mov	r3, r0
 800cbae:	73fb      	strb	r3, [r7, #15]
			pRangingMeasurementData);


	if (Status == VL53L0X_ERROR_NONE)
 800cbb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	d105      	bne.n	800cbc4 <VL53L0X_PerformSingleRangingMeasurement+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800cbb8:	2100      	movs	r1, #0
 800cbba:	6878      	ldr	r0, [r7, #4]
 800cbbc:	f000 f962 	bl	800ce84 <VL53L0X_ClearInterruptMask>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	73fb      	strb	r3, [r7, #15]


	LOG_FUNCTION_END(Status);
	return Status;
 800cbc4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cbc8:	4618      	mov	r0, r3
 800cbca:	3710      	adds	r7, #16
 800cbcc:	46bd      	mov	sp, r7
 800cbce:	bd80      	pop	{r7, pc}

0800cbd0 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
	VL53L0X_DeviceModes DeviceMode, VL53L0X_GpioFunctionality Functionality,
	VL53L0X_InterruptPolarity Polarity)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b084      	sub	sp, #16
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]
 800cbd8:	4608      	mov	r0, r1
 800cbda:	4611      	mov	r1, r2
 800cbdc:	461a      	mov	r2, r3
 800cbde:	4603      	mov	r3, r0
 800cbe0:	70fb      	strb	r3, [r7, #3]
 800cbe2:	460b      	mov	r3, r1
 800cbe4:	70bb      	strb	r3, [r7, #2]
 800cbe6:	4613      	mov	r3, r2
 800cbe8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cbea:	2300      	movs	r3, #0
 800cbec:	73fb      	strb	r3, [r7, #15]
	uint8_t data;

	LOG_FUNCTION_START("");

	if (Pin != 0) {
 800cbee:	78fb      	ldrb	r3, [r7, #3]
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d002      	beq.n	800cbfa <VL53L0X_SetGpioConfig+0x2a>
		Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 800cbf4:	23f6      	movs	r3, #246	; 0xf6
 800cbf6:	73fb      	strb	r3, [r7, #15]
 800cbf8:	e107      	b.n	800ce0a <VL53L0X_SetGpioConfig+0x23a>
	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 800cbfa:	78bb      	ldrb	r3, [r7, #2]
 800cbfc:	2b14      	cmp	r3, #20
 800cbfe:	d110      	bne.n	800cc22 <VL53L0X_SetGpioConfig+0x52>
		if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800cc00:	7e3b      	ldrb	r3, [r7, #24]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	d102      	bne.n	800cc0c <VL53L0X_SetGpioConfig+0x3c>
			data = 0x10;
 800cc06:	2310      	movs	r3, #16
 800cc08:	73bb      	strb	r3, [r7, #14]
 800cc0a:	e001      	b.n	800cc10 <VL53L0X_SetGpioConfig+0x40>
		else
			data = 1;
 800cc0c:	2301      	movs	r3, #1
 800cc0e:	73bb      	strb	r3, [r7, #14]

		Status = VL53L0X_WrByte(Dev,
 800cc10:	7bbb      	ldrb	r3, [r7, #14]
 800cc12:	461a      	mov	r2, r3
 800cc14:	2184      	movs	r1, #132	; 0x84
 800cc16:	6878      	ldr	r0, [r7, #4]
 800cc18:	f003 fc28 	bl	801046c <VL53L0X_WrByte>
 800cc1c:	4603      	mov	r3, r0
 800cc1e:	73fb      	strb	r3, [r7, #15]
 800cc20:	e0f3      	b.n	800ce0a <VL53L0X_SetGpioConfig+0x23a>
		VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);

	} else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 800cc22:	78bb      	ldrb	r3, [r7, #2]
 800cc24:	2b15      	cmp	r3, #21
 800cc26:	f040 8097 	bne.w	800cd58 <VL53L0X_SetGpioConfig+0x188>

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800cc2a:	2201      	movs	r2, #1
 800cc2c:	21ff      	movs	r1, #255	; 0xff
 800cc2e:	6878      	ldr	r0, [r7, #4]
 800cc30:	f003 fc1c 	bl	801046c <VL53L0X_WrByte>
 800cc34:	4603      	mov	r3, r0
 800cc36:	461a      	mov	r2, r3
 800cc38:	7bfb      	ldrb	r3, [r7, #15]
 800cc3a:	4313      	orrs	r3, r2
 800cc3c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800cc3e:	2200      	movs	r2, #0
 800cc40:	2100      	movs	r1, #0
 800cc42:	6878      	ldr	r0, [r7, #4]
 800cc44:	f003 fc12 	bl	801046c <VL53L0X_WrByte>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	461a      	mov	r2, r3
 800cc4c:	7bfb      	ldrb	r3, [r7, #15]
 800cc4e:	4313      	orrs	r3, r2
 800cc50:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800cc52:	2200      	movs	r2, #0
 800cc54:	21ff      	movs	r1, #255	; 0xff
 800cc56:	6878      	ldr	r0, [r7, #4]
 800cc58:	f003 fc08 	bl	801046c <VL53L0X_WrByte>
 800cc5c:	4603      	mov	r3, r0
 800cc5e:	461a      	mov	r2, r3
 800cc60:	7bfb      	ldrb	r3, [r7, #15]
 800cc62:	4313      	orrs	r3, r2
 800cc64:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800cc66:	2201      	movs	r2, #1
 800cc68:	2180      	movs	r1, #128	; 0x80
 800cc6a:	6878      	ldr	r0, [r7, #4]
 800cc6c:	f003 fbfe 	bl	801046c <VL53L0X_WrByte>
 800cc70:	4603      	mov	r3, r0
 800cc72:	461a      	mov	r2, r3
 800cc74:	7bfb      	ldrb	r3, [r7, #15]
 800cc76:	4313      	orrs	r3, r2
 800cc78:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 800cc7a:	2202      	movs	r2, #2
 800cc7c:	2185      	movs	r1, #133	; 0x85
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f003 fbf4 	bl	801046c <VL53L0X_WrByte>
 800cc84:	4603      	mov	r3, r0
 800cc86:	461a      	mov	r2, r3
 800cc88:	7bfb      	ldrb	r3, [r7, #15]
 800cc8a:	4313      	orrs	r3, r2
 800cc8c:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 800cc8e:	2204      	movs	r2, #4
 800cc90:	21ff      	movs	r1, #255	; 0xff
 800cc92:	6878      	ldr	r0, [r7, #4]
 800cc94:	f003 fbea 	bl	801046c <VL53L0X_WrByte>
 800cc98:	4603      	mov	r3, r0
 800cc9a:	461a      	mov	r2, r3
 800cc9c:	7bfb      	ldrb	r3, [r7, #15]
 800cc9e:	4313      	orrs	r3, r2
 800cca0:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 800cca2:	2200      	movs	r2, #0
 800cca4:	21cd      	movs	r1, #205	; 0xcd
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f003 fbe0 	bl	801046c <VL53L0X_WrByte>
 800ccac:	4603      	mov	r3, r0
 800ccae:	461a      	mov	r2, r3
 800ccb0:	7bfb      	ldrb	r3, [r7, #15]
 800ccb2:	4313      	orrs	r3, r2
 800ccb4:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 800ccb6:	2211      	movs	r2, #17
 800ccb8:	21cc      	movs	r1, #204	; 0xcc
 800ccba:	6878      	ldr	r0, [r7, #4]
 800ccbc:	f003 fbd6 	bl	801046c <VL53L0X_WrByte>
 800ccc0:	4603      	mov	r3, r0
 800ccc2:	461a      	mov	r2, r3
 800ccc4:	7bfb      	ldrb	r3, [r7, #15]
 800ccc6:	4313      	orrs	r3, r2
 800ccc8:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 800ccca:	2207      	movs	r2, #7
 800cccc:	21ff      	movs	r1, #255	; 0xff
 800ccce:	6878      	ldr	r0, [r7, #4]
 800ccd0:	f003 fbcc 	bl	801046c <VL53L0X_WrByte>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	461a      	mov	r2, r3
 800ccd8:	7bfb      	ldrb	r3, [r7, #15]
 800ccda:	4313      	orrs	r3, r2
 800ccdc:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 800ccde:	2200      	movs	r2, #0
 800cce0:	21be      	movs	r1, #190	; 0xbe
 800cce2:	6878      	ldr	r0, [r7, #4]
 800cce4:	f003 fbc2 	bl	801046c <VL53L0X_WrByte>
 800cce8:	4603      	mov	r3, r0
 800ccea:	461a      	mov	r2, r3
 800ccec:	7bfb      	ldrb	r3, [r7, #15]
 800ccee:	4313      	orrs	r3, r2
 800ccf0:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 800ccf2:	2206      	movs	r2, #6
 800ccf4:	21ff      	movs	r1, #255	; 0xff
 800ccf6:	6878      	ldr	r0, [r7, #4]
 800ccf8:	f003 fbb8 	bl	801046c <VL53L0X_WrByte>
 800ccfc:	4603      	mov	r3, r0
 800ccfe:	461a      	mov	r2, r3
 800cd00:	7bfb      	ldrb	r3, [r7, #15]
 800cd02:	4313      	orrs	r3, r2
 800cd04:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 800cd06:	2209      	movs	r2, #9
 800cd08:	21cc      	movs	r1, #204	; 0xcc
 800cd0a:	6878      	ldr	r0, [r7, #4]
 800cd0c:	f003 fbae 	bl	801046c <VL53L0X_WrByte>
 800cd10:	4603      	mov	r3, r0
 800cd12:	461a      	mov	r2, r3
 800cd14:	7bfb      	ldrb	r3, [r7, #15]
 800cd16:	4313      	orrs	r3, r2
 800cd18:	73fb      	strb	r3, [r7, #15]

		Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800cd1a:	2200      	movs	r2, #0
 800cd1c:	21ff      	movs	r1, #255	; 0xff
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f003 fba4 	bl	801046c <VL53L0X_WrByte>
 800cd24:	4603      	mov	r3, r0
 800cd26:	461a      	mov	r2, r3
 800cd28:	7bfb      	ldrb	r3, [r7, #15]
 800cd2a:	4313      	orrs	r3, r2
 800cd2c:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800cd2e:	2201      	movs	r2, #1
 800cd30:	21ff      	movs	r1, #255	; 0xff
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f003 fb9a 	bl	801046c <VL53L0X_WrByte>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	461a      	mov	r2, r3
 800cd3c:	7bfb      	ldrb	r3, [r7, #15]
 800cd3e:	4313      	orrs	r3, r2
 800cd40:	73fb      	strb	r3, [r7, #15]
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800cd42:	2200      	movs	r2, #0
 800cd44:	2100      	movs	r1, #0
 800cd46:	6878      	ldr	r0, [r7, #4]
 800cd48:	f003 fb90 	bl	801046c <VL53L0X_WrByte>
 800cd4c:	4603      	mov	r3, r0
 800cd4e:	461a      	mov	r2, r3
 800cd50:	7bfb      	ldrb	r3, [r7, #15]
 800cd52:	4313      	orrs	r3, r2
 800cd54:	73fb      	strb	r3, [r7, #15]
 800cd56:	e058      	b.n	800ce0a <VL53L0X_SetGpioConfig+0x23a>

	} else {

		if (Status == VL53L0X_ERROR_NONE) {
 800cd58:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d121      	bne.n	800cda4 <VL53L0X_SetGpioConfig+0x1d4>
			switch (Functionality) {
 800cd60:	787b      	ldrb	r3, [r7, #1]
 800cd62:	2b04      	cmp	r3, #4
 800cd64:	d81b      	bhi.n	800cd9e <VL53L0X_SetGpioConfig+0x1ce>
 800cd66:	a201      	add	r2, pc, #4	; (adr r2, 800cd6c <VL53L0X_SetGpioConfig+0x19c>)
 800cd68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd6c:	0800cd81 	.word	0x0800cd81
 800cd70:	0800cd87 	.word	0x0800cd87
 800cd74:	0800cd8d 	.word	0x0800cd8d
 800cd78:	0800cd93 	.word	0x0800cd93
 800cd7c:	0800cd99 	.word	0x0800cd99
			case VL53L0X_GPIOFUNCTIONALITY_OFF:
				data = 0x00;
 800cd80:	2300      	movs	r3, #0
 800cd82:	73bb      	strb	r3, [r7, #14]
				break;
 800cd84:	e00f      	b.n	800cda6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
				data = 0x01;
 800cd86:	2301      	movs	r3, #1
 800cd88:	73bb      	strb	r3, [r7, #14]
				break;
 800cd8a:	e00c      	b.n	800cda6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
				data = 0x02;
 800cd8c:	2302      	movs	r3, #2
 800cd8e:	73bb      	strb	r3, [r7, #14]
				break;
 800cd90:	e009      	b.n	800cda6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
				data = 0x03;
 800cd92:	2303      	movs	r3, #3
 800cd94:	73bb      	strb	r3, [r7, #14]
				break;
 800cd96:	e006      	b.n	800cda6 <VL53L0X_SetGpioConfig+0x1d6>
			case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
				data = 0x04;
 800cd98:	2304      	movs	r3, #4
 800cd9a:	73bb      	strb	r3, [r7, #14]
				break;
 800cd9c:	e003      	b.n	800cda6 <VL53L0X_SetGpioConfig+0x1d6>
			default:
				Status =
 800cd9e:	23f5      	movs	r3, #245	; 0xf5
 800cda0:	73fb      	strb	r3, [r7, #15]
 800cda2:	e000      	b.n	800cda6 <VL53L0X_SetGpioConfig+0x1d6>
				VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
			}
		}
 800cda4:	bf00      	nop

		if (Status == VL53L0X_ERROR_NONE)
 800cda6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d107      	bne.n	800cdbe <VL53L0X_SetGpioConfig+0x1ee>
			Status = VL53L0X_WrByte(Dev,
 800cdae:	7bbb      	ldrb	r3, [r7, #14]
 800cdb0:	461a      	mov	r2, r3
 800cdb2:	210a      	movs	r1, #10
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f003 fb59 	bl	801046c <VL53L0X_WrByte>
 800cdba:	4603      	mov	r3, r0
 800cdbc:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);

		if (Status == VL53L0X_ERROR_NONE) {
 800cdbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d10f      	bne.n	800cde6 <VL53L0X_SetGpioConfig+0x216>
			if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 800cdc6:	7e3b      	ldrb	r3, [r7, #24]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d102      	bne.n	800cdd2 <VL53L0X_SetGpioConfig+0x202>
				data = 0;
 800cdcc:	2300      	movs	r3, #0
 800cdce:	73bb      	strb	r3, [r7, #14]
 800cdd0:	e001      	b.n	800cdd6 <VL53L0X_SetGpioConfig+0x206>
			else
				data = (uint8_t)(1 << 4);
 800cdd2:	2310      	movs	r3, #16
 800cdd4:	73bb      	strb	r3, [r7, #14]

			Status = VL53L0X_UpdateByte(Dev,
 800cdd6:	7bbb      	ldrb	r3, [r7, #14]
 800cdd8:	22ef      	movs	r2, #239	; 0xef
 800cdda:	2184      	movs	r1, #132	; 0x84
 800cddc:	6878      	ldr	r0, [r7, #4]
 800cdde:	f003 fb93 	bl	8010508 <VL53L0X_UpdateByte>
 800cde2:	4603      	mov	r3, r0
 800cde4:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, 0xEF, data);
		}

		if (Status == VL53L0X_ERROR_NONE)
 800cde6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdea:	2b00      	cmp	r3, #0
 800cdec:	d103      	bne.n	800cdf6 <VL53L0X_SetGpioConfig+0x226>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	787a      	ldrb	r2, [r7, #1]
 800cdf2:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
				Pin0GpioFunctionality, Functionality);

		if (Status == VL53L0X_ERROR_NONE)
 800cdf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cdfa:	2b00      	cmp	r3, #0
 800cdfc:	d105      	bne.n	800ce0a <VL53L0X_SetGpioConfig+0x23a>
			Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800cdfe:	2100      	movs	r1, #0
 800ce00:	6878      	ldr	r0, [r7, #4]
 800ce02:	f000 f83f 	bl	800ce84 <VL53L0X_ClearInterruptMask>
 800ce06:	4603      	mov	r3, r0
 800ce08:	73fb      	strb	r3, [r7, #15]

	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ce0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ce0e:	4618      	mov	r0, r3
 800ce10:	3710      	adds	r7, #16
 800ce12:	46bd      	mov	sp, r7
 800ce14:	bd80      	pop	{r7, pc}
 800ce16:	bf00      	nop

0800ce18 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
	VL53L0X_DeviceModes DeviceMode, FixPoint1616_t *pThresholdLow,
	FixPoint1616_t *pThresholdHigh)
{
 800ce18:	b580      	push	{r7, lr}
 800ce1a:	b086      	sub	sp, #24
 800ce1c:	af00      	add	r7, sp, #0
 800ce1e:	60f8      	str	r0, [r7, #12]
 800ce20:	607a      	str	r2, [r7, #4]
 800ce22:	603b      	str	r3, [r7, #0]
 800ce24:	460b      	mov	r3, r1
 800ce26:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	75fb      	strb	r3, [r7, #23]
	uint16_t Threshold16;
	LOG_FUNCTION_START("");

	/* no dependency on DeviceMode for Ewok */

	Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 800ce2c:	f107 0314 	add.w	r3, r7, #20
 800ce30:	461a      	mov	r2, r3
 800ce32:	210e      	movs	r1, #14
 800ce34:	68f8      	ldr	r0, [r7, #12]
 800ce36:	f003 fbc5 	bl	80105c4 <VL53L0X_RdWord>
 800ce3a:	4603      	mov	r3, r0
 800ce3c:	75fb      	strb	r3, [r7, #23]
	/* Need to multiply by 2 because the FW will apply a x2 */
	*pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800ce3e:	8abb      	ldrh	r3, [r7, #20]
 800ce40:	045b      	lsls	r3, r3, #17
 800ce42:	461a      	mov	r2, r3
 800ce44:	4b0e      	ldr	r3, [pc, #56]	; (800ce80 <VL53L0X_GetInterruptThresholds+0x68>)
 800ce46:	4013      	ands	r3, r2
 800ce48:	687a      	ldr	r2, [r7, #4]
 800ce4a:	6013      	str	r3, [r2, #0]

	if (Status == VL53L0X_ERROR_NONE) {
 800ce4c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d10f      	bne.n	800ce74 <VL53L0X_GetInterruptThresholds+0x5c>
		Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH,
 800ce54:	f107 0314 	add.w	r3, r7, #20
 800ce58:	461a      	mov	r2, r3
 800ce5a:	210c      	movs	r1, #12
 800ce5c:	68f8      	ldr	r0, [r7, #12]
 800ce5e:	f003 fbb1 	bl	80105c4 <VL53L0X_RdWord>
 800ce62:	4603      	mov	r3, r0
 800ce64:	75fb      	strb	r3, [r7, #23]
			&Threshold16);
		/* Need to multiply by 2 because the FW will apply a x2 */
		*pThresholdHigh =
			(FixPoint1616_t)((0x00fff & Threshold16) << 17);
 800ce66:	8abb      	ldrh	r3, [r7, #20]
 800ce68:	045b      	lsls	r3, r3, #17
 800ce6a:	461a      	mov	r2, r3
 800ce6c:	4b04      	ldr	r3, [pc, #16]	; (800ce80 <VL53L0X_GetInterruptThresholds+0x68>)
 800ce6e:	4013      	ands	r3, r2
		*pThresholdHigh =
 800ce70:	683a      	ldr	r2, [r7, #0]
 800ce72:	6013      	str	r3, [r2, #0]
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ce74:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ce78:	4618      	mov	r0, r3
 800ce7a:	3718      	adds	r7, #24
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	1ffe0000 	.word	0x1ffe0000

0800ce84 <VL53L0X_ClearInterruptMask>:
	return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev, uint32_t InterruptMask)
{
 800ce84:	b580      	push	{r7, lr}
 800ce86:	b084      	sub	sp, #16
 800ce88:	af00      	add	r7, sp, #0
 800ce8a:	6078      	str	r0, [r7, #4]
 800ce8c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ce8e:	2300      	movs	r3, #0
 800ce90:	73fb      	strb	r3, [r7, #15]
	uint8_t LoopCount;
	uint8_t Byte;
	LOG_FUNCTION_START("");

	/* clear bit 0 range interrupt, bit 1 error interrupt */
	LoopCount = 0;
 800ce92:	2300      	movs	r3, #0
 800ce94:	73bb      	strb	r3, [r7, #14]
	do {
		Status = VL53L0X_WrByte(Dev,
 800ce96:	2201      	movs	r2, #1
 800ce98:	210b      	movs	r1, #11
 800ce9a:	6878      	ldr	r0, [r7, #4]
 800ce9c:	f003 fae6 	bl	801046c <VL53L0X_WrByte>
 800cea0:	4603      	mov	r3, r0
 800cea2:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
		Status |= VL53L0X_WrByte(Dev,
 800cea4:	2200      	movs	r2, #0
 800cea6:	210b      	movs	r1, #11
 800cea8:	6878      	ldr	r0, [r7, #4]
 800ceaa:	f003 fadf 	bl	801046c <VL53L0X_WrByte>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	461a      	mov	r2, r3
 800ceb2:	7bfb      	ldrb	r3, [r7, #15]
 800ceb4:	4313      	orrs	r3, r2
 800ceb6:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
		Status |= VL53L0X_RdByte(Dev,
 800ceb8:	f107 030d 	add.w	r3, r7, #13
 800cebc:	461a      	mov	r2, r3
 800cebe:	2113      	movs	r1, #19
 800cec0:	6878      	ldr	r0, [r7, #4]
 800cec2:	f003 fb55 	bl	8010570 <VL53L0X_RdByte>
 800cec6:	4603      	mov	r3, r0
 800cec8:	461a      	mov	r2, r3
 800ceca:	7bfb      	ldrb	r3, [r7, #15]
 800cecc:	4313      	orrs	r3, r2
 800cece:	73fb      	strb	r3, [r7, #15]
			VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
		LoopCount++;
 800ced0:	7bbb      	ldrb	r3, [r7, #14]
 800ced2:	3301      	adds	r3, #1
 800ced4:	73bb      	strb	r3, [r7, #14]
	} while (((Byte & 0x07) != 0x00)
 800ced6:	7b7b      	ldrb	r3, [r7, #13]
 800ced8:	f003 0307 	and.w	r3, r3, #7
			&& (LoopCount < 3)
			&& (Status == VL53L0X_ERROR_NONE));
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d006      	beq.n	800ceee <VL53L0X_ClearInterruptMask+0x6a>
			&& (LoopCount < 3)
 800cee0:	7bbb      	ldrb	r3, [r7, #14]
 800cee2:	2b02      	cmp	r3, #2
 800cee4:	d803      	bhi.n	800ceee <VL53L0X_ClearInterruptMask+0x6a>
			&& (Status == VL53L0X_ERROR_NONE));
 800cee6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d0d3      	beq.n	800ce96 <VL53L0X_ClearInterruptMask+0x12>


	if (LoopCount >= 3)
 800ceee:	7bbb      	ldrb	r3, [r7, #14]
 800cef0:	2b02      	cmp	r3, #2
 800cef2:	d901      	bls.n	800cef8 <VL53L0X_ClearInterruptMask+0x74>
		Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 800cef4:	23f4      	movs	r3, #244	; 0xf4
 800cef6:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800cef8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cefc:	4618      	mov	r0, r3
 800cefe:	3710      	adds	r7, #16
 800cf00:	46bd      	mov	sp, r7
 800cf02:	bd80      	pop	{r7, pc}

0800cf04 <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
	uint32_t *pInterruptMaskStatus)
{
 800cf04:	b580      	push	{r7, lr}
 800cf06:	b084      	sub	sp, #16
 800cf08:	af00      	add	r7, sp, #0
 800cf0a:	6078      	str	r0, [r7, #4]
 800cf0c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cf0e:	2300      	movs	r3, #0
 800cf10:	73fb      	strb	r3, [r7, #15]
	uint8_t Byte;
	LOG_FUNCTION_START("");

	Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 800cf12:	f107 030e 	add.w	r3, r7, #14
 800cf16:	461a      	mov	r2, r3
 800cf18:	2113      	movs	r1, #19
 800cf1a:	6878      	ldr	r0, [r7, #4]
 800cf1c:	f003 fb28 	bl	8010570 <VL53L0X_RdByte>
 800cf20:	4603      	mov	r3, r0
 800cf22:	73fb      	strb	r3, [r7, #15]
	*pInterruptMaskStatus = Byte & 0x07;
 800cf24:	7bbb      	ldrb	r3, [r7, #14]
 800cf26:	f003 0207 	and.w	r2, r3, #7
 800cf2a:	683b      	ldr	r3, [r7, #0]
 800cf2c:	601a      	str	r2, [r3, #0]

	if (Byte & 0x18)
 800cf2e:	7bbb      	ldrb	r3, [r7, #14]
 800cf30:	f003 0318 	and.w	r3, r3, #24
 800cf34:	2b00      	cmp	r3, #0
 800cf36:	d001      	beq.n	800cf3c <VL53L0X_GetInterruptMaskStatus+0x38>
		Status = VL53L0X_ERROR_RANGE_ERROR;
 800cf38:	23fa      	movs	r3, #250	; 0xfa
 800cf3a:	73fb      	strb	r3, [r7, #15]

	LOG_FUNCTION_END(Status);
	return Status;
 800cf3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cf40:	4618      	mov	r0, r3
 800cf42:	3710      	adds	r7, #16
 800cf44:	46bd      	mov	sp, r7
 800cf46:	bd80      	pop	{r7, pc}

0800cf48 <VL53L0X_SetReferenceSpads>:
 * Internal functions
 *****************************************************************************/

VL53L0X_Error VL53L0X_SetReferenceSpads(VL53L0X_DEV Dev, uint32_t count,
	uint8_t isApertureSpads)
{
 800cf48:	b580      	push	{r7, lr}
 800cf4a:	b086      	sub	sp, #24
 800cf4c:	af00      	add	r7, sp, #0
 800cf4e:	60f8      	str	r0, [r7, #12]
 800cf50:	60b9      	str	r1, [r7, #8]
 800cf52:	4613      	mov	r3, r2
 800cf54:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cf56:	2300      	movs	r3, #0
 800cf58:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_set_reference_spads(Dev, count, isApertureSpads);
 800cf5a:	79fb      	ldrb	r3, [r7, #7]
 800cf5c:	461a      	mov	r2, r3
 800cf5e:	68b9      	ldr	r1, [r7, #8]
 800cf60:	68f8      	ldr	r0, [r7, #12]
 800cf62:	f000 fc55 	bl	800d810 <VL53L0X_set_reference_spads>
 800cf66:	4603      	mov	r3, r0
 800cf68:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);

	return Status;
 800cf6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf6e:	4618      	mov	r0, r3
 800cf70:	3718      	adds	r7, #24
 800cf72:	46bd      	mov	sp, r7
 800cf74:	bd80      	pop	{r7, pc}

0800cf76 <VL53L0X_PerformRefSpadManagement>:
	return Status;
}

VL53L0X_Error VL53L0X_PerformRefSpadManagement(VL53L0X_DEV Dev,
	uint32_t *refSpadCount, uint8_t *isApertureSpads)
{
 800cf76:	b580      	push	{r7, lr}
 800cf78:	b086      	sub	sp, #24
 800cf7a:	af00      	add	r7, sp, #0
 800cf7c:	60f8      	str	r0, [r7, #12]
 800cf7e:	60b9      	str	r1, [r7, #8]
 800cf80:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800cf82:	2300      	movs	r3, #0
 800cf84:	75fb      	strb	r3, [r7, #23]
	LOG_FUNCTION_START("");

	Status = VL53L0X_perform_ref_spad_management(Dev, refSpadCount,
 800cf86:	687a      	ldr	r2, [r7, #4]
 800cf88:	68b9      	ldr	r1, [r7, #8]
 800cf8a:	68f8      	ldr	r0, [r7, #12]
 800cf8c:	f000 fa34 	bl	800d3f8 <VL53L0X_perform_ref_spad_management>
 800cf90:	4603      	mov	r3, r0
 800cf92:	75fb      	strb	r3, [r7, #23]
		isApertureSpads);

	LOG_FUNCTION_END(Status);

	return Status;
 800cf94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cf98:	4618      	mov	r0, r3
 800cf9a:	3718      	adds	r7, #24
 800cf9c:	46bd      	mov	sp, r7
 800cf9e:	bd80      	pop	{r7, pc}

0800cfa0 <VL53L0X_PerformContinuousRangingMeasurement>:


VL53L0X_Error VL53L0X_PerformContinuousRangingMeasurement(VL53L0X_Dev_t *device, VL53L0X_RangingMeasurementData_t *ranging_data) {
 800cfa0:	b580      	push	{r7, lr}
 800cfa2:	b084      	sub	sp, #16
 800cfa4:	af00      	add	r7, sp, #0
 800cfa6:	6078      	str	r0, [r7, #4]
 800cfa8:	6039      	str	r1, [r7, #0]
    VL53L0X_Error status;

    // Set the device to high accuracy mode
    status = VL53L0X_SetDeviceMode(device, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING);
 800cfaa:	2101      	movs	r1, #1
 800cfac:	6878      	ldr	r0, [r7, #4]
 800cfae:	f7fe fea3 	bl	800bcf8 <VL53L0X_SetDeviceMode>
 800cfb2:	4603      	mov	r3, r0
 800cfb4:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800cfb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d002      	beq.n	800cfc4 <VL53L0X_PerformContinuousRangingMeasurement+0x24>
        return status;
 800cfbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfc2:	e019      	b.n	800cff8 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Start continuous ranging measurement
    status = VL53L0X_StartMeasurement(device);
 800cfc4:	6878      	ldr	r0, [r7, #4]
 800cfc6:	f7ff fbad 	bl	800c724 <VL53L0X_StartMeasurement>
 800cfca:	4603      	mov	r3, r0
 800cfcc:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800cfce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d002      	beq.n	800cfdc <VL53L0X_PerformContinuousRangingMeasurement+0x3c>
        return status;
 800cfd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfda:	e00d      	b.n	800cff8 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    // Get ranging measurement data
    status = VL53L0X_GetRangingMeasurementData(device, ranging_data);
 800cfdc:	6839      	ldr	r1, [r7, #0]
 800cfde:	6878      	ldr	r0, [r7, #4]
 800cfe0:	f7ff fca2 	bl	800c928 <VL53L0X_GetRangingMeasurementData>
 800cfe4:	4603      	mov	r3, r0
 800cfe6:	73fb      	strb	r3, [r7, #15]
    if (status != VL53L0X_ERROR_NONE) {
 800cfe8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d002      	beq.n	800cff6 <VL53L0X_PerformContinuousRangingMeasurement+0x56>
        return status;
 800cff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cff4:	e000      	b.n	800cff8 <VL53L0X_PerformContinuousRangingMeasurement+0x58>
    }

    return VL53L0X_ERROR_NONE;
 800cff6:	2300      	movs	r3, #0
}
 800cff8:	4618      	mov	r0, r3
 800cffa:	3710      	adds	r7, #16
 800cffc:	46bd      	mov	sp, r7
 800cffe:	bd80      	pop	{r7, pc}

0800d000 <VL53L0X_get_offset_calibration_data_micro_meter>:
	return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(VL53L0X_DEV Dev,
		int32_t *pOffsetCalibrationDataMicroMeter)
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b084      	sub	sp, #16
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d00a:	2300      	movs	r3, #0
 800d00c:	73fb      	strb	r3, [r7, #15]
	uint16_t RangeOffsetRegister;
	int16_t cMaxOffset = 2047;
 800d00e:	f240 73ff 	movw	r3, #2047	; 0x7ff
 800d012:	81bb      	strh	r3, [r7, #12]
	int16_t cOffsetRange = 4096;
 800d014:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d018:	817b      	strh	r3, [r7, #10]

	/* Note that offset has 10.2 format */

	Status = VL53L0X_RdWord(Dev,
 800d01a:	f107 0308 	add.w	r3, r7, #8
 800d01e:	461a      	mov	r2, r3
 800d020:	2128      	movs	r1, #40	; 0x28
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f003 face 	bl	80105c4 <VL53L0X_RdWord>
 800d028:	4603      	mov	r3, r0
 800d02a:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
				&RangeOffsetRegister);

	if (Status == VL53L0X_ERROR_NONE) {
 800d02c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d030:	2b00      	cmp	r3, #0
 800d032:	d11e      	bne.n	800d072 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 800d034:	893b      	ldrh	r3, [r7, #8]
 800d036:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d03a:	b29b      	uxth	r3, r3
 800d03c:	813b      	strh	r3, [r7, #8]

		/* Apply 12 bit 2's compliment conversion */
		if (RangeOffsetRegister > cMaxOffset)
 800d03e:	893b      	ldrh	r3, [r7, #8]
 800d040:	461a      	mov	r2, r3
 800d042:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800d046:	429a      	cmp	r2, r3
 800d048:	dd0b      	ble.n	800d062 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)(RangeOffsetRegister - cOffsetRange)
 800d04a:	893a      	ldrh	r2, [r7, #8]
 800d04c:	897b      	ldrh	r3, [r7, #10]
 800d04e:	1ad3      	subs	r3, r2, r3
 800d050:	b29b      	uxth	r3, r3
 800d052:	b21b      	sxth	r3, r3
 800d054:	461a      	mov	r2, r3
					* 250;
 800d056:	23fa      	movs	r3, #250	; 0xfa
 800d058:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800d05c:	683b      	ldr	r3, [r7, #0]
 800d05e:	601a      	str	r2, [r3, #0]
 800d060:	e007      	b.n	800d072 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
		else
			*pOffsetCalibrationDataMicroMeter =
				(int16_t)RangeOffsetRegister * 250;
 800d062:	893b      	ldrh	r3, [r7, #8]
 800d064:	b21b      	sxth	r3, r3
 800d066:	461a      	mov	r2, r3
 800d068:	23fa      	movs	r3, #250	; 0xfa
 800d06a:	fb03 f202 	mul.w	r2, r3, r2
			*pOffsetCalibrationDataMicroMeter =
 800d06e:	683b      	ldr	r3, [r7, #0]
 800d070:	601a      	str	r2, [r3, #0]

	}

	return Status;
 800d072:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d076:	4618      	mov	r0, r3
 800d078:	3710      	adds	r7, #16
 800d07a:	46bd      	mov	sp, r7
 800d07c:	bd80      	pop	{r7, pc}

0800d07e <get_next_good_spad>:
	return Status;
}

void get_next_good_spad(uint8_t goodSpadArray[], uint32_t size,
			uint32_t curr, int32_t *next)
{
 800d07e:	b480      	push	{r7}
 800d080:	b08b      	sub	sp, #44	; 0x2c
 800d082:	af00      	add	r7, sp, #0
 800d084:	60f8      	str	r0, [r7, #12]
 800d086:	60b9      	str	r1, [r7, #8]
 800d088:	607a      	str	r2, [r7, #4]
 800d08a:	603b      	str	r3, [r7, #0]
	uint32_t startIndex;
	uint32_t fineOffset;
	uint32_t cSpadsPerByte = 8;
 800d08c:	2308      	movs	r3, #8
 800d08e:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;
	uint8_t dataByte;
	uint8_t success = 0;
 800d090:	2300      	movs	r3, #0
 800d092:	77bb      	strb	r3, [r7, #30]
	 *
	 * The coarse index is the byte index of the array and the fine index is
	 * the index of the bit within each byte.
	 */

	*next = -1;
 800d094:	683b      	ldr	r3, [r7, #0]
 800d096:	f04f 32ff 	mov.w	r2, #4294967295
 800d09a:	601a      	str	r2, [r3, #0]

	startIndex = curr / cSpadsPerByte;
 800d09c:	687a      	ldr	r2, [r7, #4]
 800d09e:	69bb      	ldr	r3, [r7, #24]
 800d0a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d0a4:	617b      	str	r3, [r7, #20]
	fineOffset = curr % cSpadsPerByte;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	69ba      	ldr	r2, [r7, #24]
 800d0aa:	fbb3 f2f2 	udiv	r2, r3, r2
 800d0ae:	69b9      	ldr	r1, [r7, #24]
 800d0b0:	fb01 f202 	mul.w	r2, r1, r2
 800d0b4:	1a9b      	subs	r3, r3, r2
 800d0b6:	613b      	str	r3, [r7, #16]

	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800d0b8:	697b      	ldr	r3, [r7, #20]
 800d0ba:	627b      	str	r3, [r7, #36]	; 0x24
 800d0bc:	e030      	b.n	800d120 <get_next_good_spad+0xa2>
				coarseIndex++) {
		fineIndex = 0;
 800d0be:	2300      	movs	r3, #0
 800d0c0:	623b      	str	r3, [r7, #32]
		dataByte = goodSpadArray[coarseIndex];
 800d0c2:	68fa      	ldr	r2, [r7, #12]
 800d0c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0c6:	4413      	add	r3, r2
 800d0c8:	781b      	ldrb	r3, [r3, #0]
 800d0ca:	77fb      	strb	r3, [r7, #31]

		if (coarseIndex == startIndex) {
 800d0cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d0ce:	697b      	ldr	r3, [r7, #20]
 800d0d0:	429a      	cmp	r2, r3
 800d0d2:	d11e      	bne.n	800d112 <get_next_good_spad+0x94>
			/* locate the bit position of the provided current
			 * spad bit before iterating */
			dataByte >>= fineOffset;
 800d0d4:	7ffa      	ldrb	r2, [r7, #31]
 800d0d6:	693b      	ldr	r3, [r7, #16]
 800d0d8:	fa42 f303 	asr.w	r3, r2, r3
 800d0dc:	77fb      	strb	r3, [r7, #31]
			fineIndex = fineOffset;
 800d0de:	693b      	ldr	r3, [r7, #16]
 800d0e0:	623b      	str	r3, [r7, #32]
		}

		while (fineIndex < cSpadsPerByte) {
 800d0e2:	e016      	b.n	800d112 <get_next_good_spad+0x94>
			if ((dataByte & 0x1) == 1) {
 800d0e4:	7ffb      	ldrb	r3, [r7, #31]
 800d0e6:	f003 0301 	and.w	r3, r3, #1
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d00b      	beq.n	800d106 <get_next_good_spad+0x88>
				success = 1;
 800d0ee:	2301      	movs	r3, #1
 800d0f0:	77bb      	strb	r3, [r7, #30]
				*next = coarseIndex * cSpadsPerByte + fineIndex;
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f4:	69ba      	ldr	r2, [r7, #24]
 800d0f6:	fb03 f202 	mul.w	r2, r3, r2
 800d0fa:	6a3b      	ldr	r3, [r7, #32]
 800d0fc:	4413      	add	r3, r2
 800d0fe:	461a      	mov	r2, r3
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	601a      	str	r2, [r3, #0]
				break;
 800d104:	e009      	b.n	800d11a <get_next_good_spad+0x9c>
			}
			dataByte >>= 1;
 800d106:	7ffb      	ldrb	r3, [r7, #31]
 800d108:	085b      	lsrs	r3, r3, #1
 800d10a:	77fb      	strb	r3, [r7, #31]
			fineIndex++;
 800d10c:	6a3b      	ldr	r3, [r7, #32]
 800d10e:	3301      	adds	r3, #1
 800d110:	623b      	str	r3, [r7, #32]
		while (fineIndex < cSpadsPerByte) {
 800d112:	6a3a      	ldr	r2, [r7, #32]
 800d114:	69bb      	ldr	r3, [r7, #24]
 800d116:	429a      	cmp	r2, r3
 800d118:	d3e4      	bcc.n	800d0e4 <get_next_good_spad+0x66>
				coarseIndex++) {
 800d11a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11c:	3301      	adds	r3, #1
 800d11e:	627b      	str	r3, [r7, #36]	; 0x24
	for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 800d120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d122:	68bb      	ldr	r3, [r7, #8]
 800d124:	429a      	cmp	r2, r3
 800d126:	d202      	bcs.n	800d12e <get_next_good_spad+0xb0>
 800d128:	7fbb      	ldrb	r3, [r7, #30]
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d0c7      	beq.n	800d0be <get_next_good_spad+0x40>
		}
	}
}
 800d12e:	bf00      	nop
 800d130:	372c      	adds	r7, #44	; 0x2c
 800d132:	46bd      	mov	sp, r7
 800d134:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d138:	4770      	bx	lr
	...

0800d13c <is_aperture>:


uint8_t is_aperture(uint32_t spadIndex)
{
 800d13c:	b480      	push	{r7}
 800d13e:	b085      	sub	sp, #20
 800d140:	af00      	add	r7, sp, #0
 800d142:	6078      	str	r0, [r7, #4]
	/*
	 * This function reports if a given spad index is an aperture SPAD by
	 * deriving the quadrant.
	 */
	uint32_t quadrant;
	uint8_t isAperture = 1;
 800d144:	2301      	movs	r3, #1
 800d146:	73fb      	strb	r3, [r7, #15]
	quadrant = spadIndex >> 6;
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	099b      	lsrs	r3, r3, #6
 800d14c:	60bb      	str	r3, [r7, #8]
	if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 800d14e:	4a07      	ldr	r2, [pc, #28]	; (800d16c <is_aperture+0x30>)
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d156:	2b00      	cmp	r3, #0
 800d158:	d101      	bne.n	800d15e <is_aperture+0x22>
		isAperture = 0;
 800d15a:	2300      	movs	r3, #0
 800d15c:	73fb      	strb	r3, [r7, #15]

	return isAperture;
 800d15e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d160:	4618      	mov	r0, r3
 800d162:	3714      	adds	r7, #20
 800d164:	46bd      	mov	sp, r7
 800d166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d16a:	4770      	bx	lr
 800d16c:	2000044c 	.word	0x2000044c

0800d170 <enable_spad_bit>:


VL53L0X_Error enable_spad_bit(uint8_t spadArray[], uint32_t size,
	uint32_t spadIndex)
{
 800d170:	b480      	push	{r7}
 800d172:	b089      	sub	sp, #36	; 0x24
 800d174:	af00      	add	r7, sp, #0
 800d176:	60f8      	str	r0, [r7, #12]
 800d178:	60b9      	str	r1, [r7, #8]
 800d17a:	607a      	str	r2, [r7, #4]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800d17c:	2300      	movs	r3, #0
 800d17e:	77fb      	strb	r3, [r7, #31]
	uint32_t cSpadsPerByte = 8;
 800d180:	2308      	movs	r3, #8
 800d182:	61bb      	str	r3, [r7, #24]
	uint32_t coarseIndex;
	uint32_t fineIndex;

	coarseIndex = spadIndex / cSpadsPerByte;
 800d184:	687a      	ldr	r2, [r7, #4]
 800d186:	69bb      	ldr	r3, [r7, #24]
 800d188:	fbb2 f3f3 	udiv	r3, r2, r3
 800d18c:	617b      	str	r3, [r7, #20]
	fineIndex = spadIndex % cSpadsPerByte;
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	69ba      	ldr	r2, [r7, #24]
 800d192:	fbb3 f2f2 	udiv	r2, r3, r2
 800d196:	69b9      	ldr	r1, [r7, #24]
 800d198:	fb01 f202 	mul.w	r2, r1, r2
 800d19c:	1a9b      	subs	r3, r3, r2
 800d19e:	613b      	str	r3, [r7, #16]
	if (coarseIndex >= size)
 800d1a0:	697a      	ldr	r2, [r7, #20]
 800d1a2:	68bb      	ldr	r3, [r7, #8]
 800d1a4:	429a      	cmp	r2, r3
 800d1a6:	d302      	bcc.n	800d1ae <enable_spad_bit+0x3e>
		status = VL53L0X_ERROR_REF_SPAD_INIT;
 800d1a8:	23ce      	movs	r3, #206	; 0xce
 800d1aa:	77fb      	strb	r3, [r7, #31]
 800d1ac:	e010      	b.n	800d1d0 <enable_spad_bit+0x60>
	else
		spadArray[coarseIndex] |= (1 << fineIndex);
 800d1ae:	68fa      	ldr	r2, [r7, #12]
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	4413      	add	r3, r2
 800d1b4:	781b      	ldrb	r3, [r3, #0]
 800d1b6:	b25a      	sxtb	r2, r3
 800d1b8:	2101      	movs	r1, #1
 800d1ba:	693b      	ldr	r3, [r7, #16]
 800d1bc:	fa01 f303 	lsl.w	r3, r1, r3
 800d1c0:	b25b      	sxtb	r3, r3
 800d1c2:	4313      	orrs	r3, r2
 800d1c4:	b259      	sxtb	r1, r3
 800d1c6:	68fa      	ldr	r2, [r7, #12]
 800d1c8:	697b      	ldr	r3, [r7, #20]
 800d1ca:	4413      	add	r3, r2
 800d1cc:	b2ca      	uxtb	r2, r1
 800d1ce:	701a      	strb	r2, [r3, #0]

	return status;
 800d1d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	3724      	adds	r7, #36	; 0x24
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1de:	4770      	bx	lr

0800d1e0 <set_ref_spad_map>:

	return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800d1e0:	b580      	push	{r7, lr}
 800d1e2:	b084      	sub	sp, #16
 800d1e4:	af00      	add	r7, sp, #0
 800d1e6:	6078      	str	r0, [r7, #4]
 800d1e8:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_WriteMulti(Dev,
 800d1ea:	2306      	movs	r3, #6
 800d1ec:	683a      	ldr	r2, [r7, #0]
 800d1ee:	21b0      	movs	r1, #176	; 0xb0
 800d1f0:	6878      	ldr	r0, [r7, #4]
 800d1f2:	f003 f8df 	bl	80103b4 <VL53L0X_WriteMulti>
 800d1f6:	4603      	mov	r3, r0
 800d1f8:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray, 6);
	return status;
 800d1fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3710      	adds	r7, #16
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}

0800d206 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray)
{
 800d206:	b580      	push	{r7, lr}
 800d208:	b084      	sub	sp, #16
 800d20a:	af00      	add	r7, sp, #0
 800d20c:	6078      	str	r0, [r7, #4]
 800d20e:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ReadMulti(Dev,
 800d210:	2306      	movs	r3, #6
 800d212:	683a      	ldr	r2, [r7, #0]
 800d214:	21b0      	movs	r1, #176	; 0xb0
 800d216:	6878      	ldr	r0, [r7, #4]
 800d218:	f003 f8fc 	bl	8010414 <VL53L0X_ReadMulti>
 800d21c:	4603      	mov	r3, r0
 800d21e:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0,
				refSpadArray,
				6);
	return status;
 800d220:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d224:	4618      	mov	r0, r3
 800d226:	3710      	adds	r7, #16
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}

0800d22c <enable_ref_spads>:
				uint32_t size,
				uint32_t start,
				uint32_t offset,
				uint32_t spadCount,
				uint32_t *lastSpad)
{
 800d22c:	b580      	push	{r7, lr}
 800d22e:	b08c      	sub	sp, #48	; 0x30
 800d230:	af00      	add	r7, sp, #0
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	607a      	str	r2, [r7, #4]
 800d236:	603b      	str	r3, [r7, #0]
 800d238:	460b      	mov	r3, r1
 800d23a:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800d23c:	2300      	movs	r3, #0
 800d23e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t index;
	uint32_t i;
	int32_t nextGoodSpad = offset;
 800d242:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d244:	61fb      	str	r3, [r7, #28]
	 *
	 * This function applies to only aperture or only non-aperture spads.
	 * Checks are performed to ensure this.
	 */

	currentSpad = offset;
 800d246:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d248:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800d24a:	2300      	movs	r3, #0
 800d24c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d24e:	e02b      	b.n	800d2a8 <enable_ref_spads+0x7c>
		get_next_good_spad(goodSpadArray, size, currentSpad,
 800d250:	f107 031c 	add.w	r3, r7, #28
 800d254:	6a3a      	ldr	r2, [r7, #32]
 800d256:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d258:	6878      	ldr	r0, [r7, #4]
 800d25a:	f7ff ff10 	bl	800d07e <get_next_good_spad>
			&nextGoodSpad);

		if (nextGoodSpad == -1) {
 800d25e:	69fb      	ldr	r3, [r7, #28]
 800d260:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d264:	d103      	bne.n	800d26e <enable_ref_spads+0x42>
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800d266:	23ce      	movs	r3, #206	; 0xce
 800d268:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800d26c:	e020      	b.n	800d2b0 <enable_ref_spads+0x84>
		}

		/* Confirm that the next good SPAD is non-aperture */
		if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 800d26e:	69fb      	ldr	r3, [r7, #28]
 800d270:	461a      	mov	r2, r3
 800d272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d274:	4413      	add	r3, r2
 800d276:	4618      	mov	r0, r3
 800d278:	f7ff ff60 	bl	800d13c <is_aperture>
 800d27c:	4603      	mov	r3, r0
 800d27e:	461a      	mov	r2, r3
 800d280:	7afb      	ldrb	r3, [r7, #11]
 800d282:	4293      	cmp	r3, r2
 800d284:	d003      	beq.n	800d28e <enable_ref_spads+0x62>
			/* if we can't get the required number of good aperture
			 * spads from the current quadrant then this is an error
			 */
			status = VL53L0X_ERROR_REF_SPAD_INIT;
 800d286:	23ce      	movs	r3, #206	; 0xce
 800d288:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			break;
 800d28c:	e010      	b.n	800d2b0 <enable_ref_spads+0x84>
		}
		currentSpad = (uint32_t)nextGoodSpad;
 800d28e:	69fb      	ldr	r3, [r7, #28]
 800d290:	623b      	str	r3, [r7, #32]
		enable_spad_bit(spadArray, size, currentSpad);
 800d292:	6a3a      	ldr	r2, [r7, #32]
 800d294:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800d296:	6838      	ldr	r0, [r7, #0]
 800d298:	f7ff ff6a 	bl	800d170 <enable_spad_bit>
		currentSpad++;
 800d29c:	6a3b      	ldr	r3, [r7, #32]
 800d29e:	3301      	adds	r3, #1
 800d2a0:	623b      	str	r3, [r7, #32]
	for (index = 0; index < spadCount; index++) {
 800d2a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d2a4:	3301      	adds	r3, #1
 800d2a6:	62bb      	str	r3, [r7, #40]	; 0x28
 800d2a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d2aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d2ac:	429a      	cmp	r2, r3
 800d2ae:	d3cf      	bcc.n	800d250 <enable_ref_spads+0x24>
	}
	*lastSpad = currentSpad;
 800d2b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2b2:	6a3a      	ldr	r2, [r7, #32]
 800d2b4:	601a      	str	r2, [r3, #0]

	if (status == VL53L0X_ERROR_NONE)
 800d2b6:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d2ba:	2b00      	cmp	r3, #0
 800d2bc:	d106      	bne.n	800d2cc <enable_ref_spads+0xa0>
		status = set_ref_spad_map(Dev, spadArray);
 800d2be:	6839      	ldr	r1, [r7, #0]
 800d2c0:	68f8      	ldr	r0, [r7, #12]
 800d2c2:	f7ff ff8d 	bl	800d1e0 <set_ref_spad_map>
 800d2c6:	4603      	mov	r3, r0
 800d2c8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f


	if (status == VL53L0X_ERROR_NONE) {
 800d2cc:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d2d0:	2b00      	cmp	r3, #0
 800d2d2:	d121      	bne.n	800d318 <enable_ref_spads+0xec>
		status = get_ref_spad_map(Dev, checkSpadArray);
 800d2d4:	f107 0314 	add.w	r3, r7, #20
 800d2d8:	4619      	mov	r1, r3
 800d2da:	68f8      	ldr	r0, [r7, #12]
 800d2dc:	f7ff ff93 	bl	800d206 <get_ref_spad_map>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

		i = 0;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	627b      	str	r3, [r7, #36]	; 0x24

		/* Compare spad maps. If not equal report error. */
		while (i < size) {
 800d2ea:	e011      	b.n	800d310 <enable_ref_spads+0xe4>
			if (spadArray[i] != checkSpadArray[i]) {
 800d2ec:	683a      	ldr	r2, [r7, #0]
 800d2ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2f0:	4413      	add	r3, r2
 800d2f2:	781a      	ldrb	r2, [r3, #0]
 800d2f4:	f107 0114 	add.w	r1, r7, #20
 800d2f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2fa:	440b      	add	r3, r1
 800d2fc:	781b      	ldrb	r3, [r3, #0]
 800d2fe:	429a      	cmp	r2, r3
 800d300:	d003      	beq.n	800d30a <enable_ref_spads+0xde>
				status = VL53L0X_ERROR_REF_SPAD_INIT;
 800d302:	23ce      	movs	r3, #206	; 0xce
 800d304:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				break;
 800d308:	e006      	b.n	800d318 <enable_ref_spads+0xec>
			}
			i++;
 800d30a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d30c:	3301      	adds	r3, #1
 800d30e:	627b      	str	r3, [r7, #36]	; 0x24
		while (i < size) {
 800d310:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d314:	429a      	cmp	r2, r3
 800d316:	d3e9      	bcc.n	800d2ec <enable_ref_spads+0xc0>
		}
	}
	return status;
 800d318:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d31c:	4618      	mov	r0, r3
 800d31e:	3730      	adds	r7, #48	; 0x30
 800d320:	46bd      	mov	sp, r7
 800d322:	bd80      	pop	{r7, pc}

0800d324 <perform_ref_signal_measurement>:


VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
		uint16_t *refSignalRate)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b08a      	sub	sp, #40	; 0x28
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
 800d32c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error status = VL53L0X_ERROR_NONE;
 800d32e:	2300      	movs	r3, #0
 800d330:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	VL53L0X_RangingMeasurementData_t rangingMeasurementData;

	uint8_t SequenceConfig = 0;
 800d334:	2300      	movs	r3, #0
 800d336:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800d340:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

	/*
	 * This function performs a reference signal rate measurement.
	 */
	if (status == VL53L0X_ERROR_NONE)
 800d344:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d107      	bne.n	800d35c <perform_ref_signal_measurement+0x38>
		status = VL53L0X_WrByte(Dev,
 800d34c:	22c0      	movs	r2, #192	; 0xc0
 800d34e:	2101      	movs	r1, #1
 800d350:	6878      	ldr	r0, [r7, #4]
 800d352:	f003 f88b 	bl	801046c <VL53L0X_WrByte>
 800d356:	4603      	mov	r3, r0
 800d358:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);

	if (status == VL53L0X_ERROR_NONE)
 800d35c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d360:	2b00      	cmp	r3, #0
 800d362:	d108      	bne.n	800d376 <perform_ref_signal_measurement+0x52>
		status = VL53L0X_PerformSingleRangingMeasurement(Dev,
 800d364:	f107 0308 	add.w	r3, r7, #8
 800d368:	4619      	mov	r1, r3
 800d36a:	6878      	ldr	r0, [r7, #4]
 800d36c:	f7ff fc00 	bl	800cb70 <VL53L0X_PerformSingleRangingMeasurement>
 800d370:	4603      	mov	r3, r0
 800d372:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&rangingMeasurementData);

	if (status == VL53L0X_ERROR_NONE)
 800d376:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d107      	bne.n	800d38e <perform_ref_signal_measurement+0x6a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d37e:	2201      	movs	r2, #1
 800d380:	21ff      	movs	r1, #255	; 0xff
 800d382:	6878      	ldr	r0, [r7, #4]
 800d384:	f003 f872 	bl	801046c <VL53L0X_WrByte>
 800d388:	4603      	mov	r3, r0
 800d38a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE)
 800d38e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d392:	2b00      	cmp	r3, #0
 800d394:	d107      	bne.n	800d3a6 <perform_ref_signal_measurement+0x82>
		status = VL53L0X_RdWord(Dev,
 800d396:	683a      	ldr	r2, [r7, #0]
 800d398:	21b6      	movs	r1, #182	; 0xb6
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f003 f912 	bl	80105c4 <VL53L0X_RdWord>
 800d3a0:	4603      	mov	r3, r0
 800d3a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
			refSignalRate);

	if (status == VL53L0X_ERROR_NONE)
 800d3a6:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d107      	bne.n	800d3be <perform_ref_signal_measurement+0x9a>
		status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d3ae:	2200      	movs	r2, #0
 800d3b0:	21ff      	movs	r1, #255	; 0xff
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f003 f85a 	bl	801046c <VL53L0X_WrByte>
 800d3b8:	4603      	mov	r3, r0
 800d3ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (status == VL53L0X_ERROR_NONE) {
 800d3be:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d3c2:	2b00      	cmp	r3, #0
 800d3c4:	d112      	bne.n	800d3ec <perform_ref_signal_measurement+0xc8>
		/* restore the previous Sequence Config */
		status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800d3c6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800d3ca:	461a      	mov	r2, r3
 800d3cc:	2101      	movs	r1, #1
 800d3ce:	6878      	ldr	r0, [r7, #4]
 800d3d0:	f003 f84c 	bl	801046c <VL53L0X_WrByte>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				SequenceConfig);
		if (status == VL53L0X_ERROR_NONE)
 800d3da:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d104      	bne.n	800d3ec <perform_ref_signal_measurement+0xc8>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800d3e8:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
	}

	return status;
 800d3ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d3f0:	4618      	mov	r0, r3
 800d3f2:	3728      	adds	r7, #40	; 0x28
 800d3f4:	46bd      	mov	sp, r7
 800d3f6:	bd80      	pop	{r7, pc}

0800d3f8 <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
				uint32_t *refSpadCount,
				uint8_t *isApertureSpads)
{
 800d3f8:	b590      	push	{r4, r7, lr}
 800d3fa:	b09d      	sub	sp, #116	; 0x74
 800d3fc:	af06      	add	r7, sp, #24
 800d3fe:	60f8      	str	r0, [r7, #12]
 800d400:	60b9      	str	r1, [r7, #8]
 800d402:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d404:	2300      	movs	r3, #0
 800d406:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t lastSpadArray[6];
	uint8_t startSelect = 0xB4;
 800d40a:	23b4      	movs	r3, #180	; 0xb4
 800d40c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
	uint32_t minimumSpadCount = 3;
 800d410:	2303      	movs	r3, #3
 800d412:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t maxSpadCount = 44;
 800d414:	232c      	movs	r3, #44	; 0x2c
 800d416:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t currentSpadIndex = 0;
 800d418:	2300      	movs	r3, #0
 800d41a:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t lastSpadIndex = 0;
 800d41c:	2300      	movs	r3, #0
 800d41e:	61bb      	str	r3, [r7, #24]
	int32_t nextGoodSpad = 0;
 800d420:	2300      	movs	r3, #0
 800d422:	617b      	str	r3, [r7, #20]
	uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 800d424:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800d428:	85fb      	strh	r3, [r7, #46]	; 0x2e
	uint16_t peakSignalRateRef;
	uint32_t needAptSpads = 0;
 800d42a:	2300      	movs	r3, #0
 800d42c:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t index = 0;
 800d42e:	2300      	movs	r3, #0
 800d430:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t spadArraySize = 6;
 800d432:	2306      	movs	r3, #6
 800d434:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t signalRateDiff = 0;
 800d436:	2300      	movs	r3, #0
 800d438:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t lastSignalRateDiff = 0;
 800d43a:	2300      	movs	r3, #0
 800d43c:	647b      	str	r3, [r7, #68]	; 0x44
	uint8_t complete = 0;
 800d43e:	2300      	movs	r3, #0
 800d440:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
	uint8_t VhvSettings = 0;
 800d444:	2300      	movs	r3, #0
 800d446:	747b      	strb	r3, [r7, #17]
	uint8_t PhaseCal = 0;
 800d448:	2300      	movs	r3, #0
 800d44a:	743b      	strb	r3, [r7, #16]
	uint32_t refSpadCount_int = 0;
 800d44c:	2300      	movs	r3, #0
 800d44e:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint8_t	 isApertureSpads_int = 0;
 800d450:	2300      	movs	r3, #0
 800d452:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	 * of the non-aperture quadrant and runs in to the adjacent aperture
	 * quadrant.
	 */


	targetRefRate = PALDevDataGet(Dev, targetRefRate);
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	f8b3 313c 	ldrh.w	r3, [r3, #316]	; 0x13c
 800d45c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	 * This is a short term implementation. The good spad map will be
	 * provided as an input.
	 * Note that there are 6 bytes. Only the first 44 bits will be used to
	 * represent spads.
	 */
	for (index = 0; index < spadArraySize; index++)
 800d45e:	2300      	movs	r3, #0
 800d460:	64bb      	str	r3, [r7, #72]	; 0x48
 800d462:	e009      	b.n	800d478 <VL53L0X_perform_ref_spad_management+0x80>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800d464:	68fa      	ldr	r2, [r7, #12]
 800d466:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d468:	4413      	add	r3, r2
 800d46a:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800d46e:	2200      	movs	r2, #0
 800d470:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800d472:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d474:	3301      	adds	r3, #1
 800d476:	64bb      	str	r3, [r7, #72]	; 0x48
 800d478:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d47a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d47c:	429a      	cmp	r2, r3
 800d47e:	d3f1      	bcc.n	800d464 <VL53L0X_perform_ref_spad_management+0x6c>


	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d480:	2201      	movs	r2, #1
 800d482:	21ff      	movs	r1, #255	; 0xff
 800d484:	68f8      	ldr	r0, [r7, #12]
 800d486:	f002 fff1 	bl	801046c <VL53L0X_WrByte>
 800d48a:	4603      	mov	r3, r0
 800d48c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800d490:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d494:	2b00      	cmp	r3, #0
 800d496:	d107      	bne.n	800d4a8 <VL53L0X_perform_ref_spad_management+0xb0>
		Status = VL53L0X_WrByte(Dev,
 800d498:	2200      	movs	r2, #0
 800d49a:	214f      	movs	r1, #79	; 0x4f
 800d49c:	68f8      	ldr	r0, [r7, #12]
 800d49e:	f002 ffe5 	bl	801046c <VL53L0X_WrByte>
 800d4a2:	4603      	mov	r3, r0
 800d4a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800d4a8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d107      	bne.n	800d4c0 <VL53L0X_perform_ref_spad_management+0xc8>
		Status = VL53L0X_WrByte(Dev,
 800d4b0:	222c      	movs	r2, #44	; 0x2c
 800d4b2:	214e      	movs	r1, #78	; 0x4e
 800d4b4:	68f8      	ldr	r0, [r7, #12]
 800d4b6:	f002 ffd9 	bl	801046c <VL53L0X_WrByte>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800d4c0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d4c4:	2b00      	cmp	r3, #0
 800d4c6:	d107      	bne.n	800d4d8 <VL53L0X_perform_ref_spad_management+0xe0>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	21ff      	movs	r1, #255	; 0xff
 800d4cc:	68f8      	ldr	r0, [r7, #12]
 800d4ce:	f002 ffcd 	bl	801046c <VL53L0X_WrByte>
 800d4d2:	4603      	mov	r3, r0
 800d4d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	if (Status == VL53L0X_ERROR_NONE)
 800d4d8:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d109      	bne.n	800d4f4 <VL53L0X_perform_ref_spad_management+0xfc>
		Status = VL53L0X_WrByte(Dev,
 800d4e0:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800d4e4:	461a      	mov	r2, r3
 800d4e6:	21b6      	movs	r1, #182	; 0xb6
 800d4e8:	68f8      	ldr	r0, [r7, #12]
 800d4ea:	f002 ffbf 	bl	801046c <VL53L0X_WrByte>
 800d4ee:	4603      	mov	r3, r0
 800d4f0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);


	if (Status == VL53L0X_ERROR_NONE)
 800d4f4:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d107      	bne.n	800d50c <VL53L0X_perform_ref_spad_management+0x114>
		Status = VL53L0X_WrByte(Dev,
 800d4fc:	2200      	movs	r2, #0
 800d4fe:	2180      	movs	r1, #128	; 0x80
 800d500:	68f8      	ldr	r0, [r7, #12]
 800d502:	f002 ffb3 	bl	801046c <VL53L0X_WrByte>
 800d506:	4603      	mov	r3, r0
 800d508:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);

	/* Perform ref calibration */
	if (Status == VL53L0X_ERROR_NONE)
 800d50c:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d510:	2b00      	cmp	r3, #0
 800d512:	d10a      	bne.n	800d52a <VL53L0X_perform_ref_spad_management+0x132>
		Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings,
 800d514:	f107 0210 	add.w	r2, r7, #16
 800d518:	f107 0111 	add.w	r1, r7, #17
 800d51c:	2300      	movs	r3, #0
 800d51e:	68f8      	ldr	r0, [r7, #12]
 800d520:	f000 fbbb 	bl	800dc9a <VL53L0X_perform_ref_calibration>
 800d524:	4603      	mov	r3, r0
 800d526:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&PhaseCal, 0);

	if (Status == VL53L0X_ERROR_NONE) {
 800d52a:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d121      	bne.n	800d576 <VL53L0X_perform_ref_spad_management+0x17e>
		/* Enable Minimum NON-APERTURE Spads */
		currentSpadIndex = 0;
 800d532:	2300      	movs	r3, #0
 800d534:	653b      	str	r3, [r7, #80]	; 0x50
		lastSpadIndex = currentSpadIndex;
 800d536:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d538:	61bb      	str	r3, [r7, #24]
		needAptSpads = 0;
 800d53a:	2300      	movs	r3, #0
 800d53c:	64fb      	str	r3, [r7, #76]	; 0x4c
		Status = enable_ref_spads(Dev,
 800d53e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d540:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800d542:	68fb      	ldr	r3, [r7, #12]
 800d544:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	f503 7492 	add.w	r4, r3, #292	; 0x124
		Status = enable_ref_spads(Dev,
 800d54e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800d552:	f107 0218 	add.w	r2, r7, #24
 800d556:	9204      	str	r2, [sp, #16]
 800d558:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d55a:	9203      	str	r2, [sp, #12]
 800d55c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d55e:	9202      	str	r2, [sp, #8]
 800d560:	9301      	str	r3, [sp, #4]
 800d562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d564:	9300      	str	r3, [sp, #0]
 800d566:	4623      	mov	r3, r4
 800d568:	4602      	mov	r2, r0
 800d56a:	68f8      	ldr	r0, [r7, #12]
 800d56c:	f7ff fe5e 	bl	800d22c <enable_ref_spads>
 800d570:	4603      	mov	r3, r0
 800d572:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d576:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d174      	bne.n	800d668 <VL53L0X_perform_ref_spad_management+0x270>
		currentSpadIndex = lastSpadIndex;
 800d57e:	69bb      	ldr	r3, [r7, #24]
 800d580:	653b      	str	r3, [r7, #80]	; 0x50

		Status = perform_ref_signal_measurement(Dev,
 800d582:	f107 0312 	add.w	r3, r7, #18
 800d586:	4619      	mov	r1, r3
 800d588:	68f8      	ldr	r0, [r7, #12]
 800d58a:	f7ff fecb 	bl	800d324 <perform_ref_signal_measurement>
 800d58e:	4603      	mov	r3, r0
 800d590:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			&peakSignalRateRef);
		if ((Status == VL53L0X_ERROR_NONE) &&
 800d594:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d598:	2b00      	cmp	r3, #0
 800d59a:	d161      	bne.n	800d660 <VL53L0X_perform_ref_spad_management+0x268>
			(peakSignalRateRef > targetRefRate)) {
 800d59c:	8a7b      	ldrh	r3, [r7, #18]
		if ((Status == VL53L0X_ERROR_NONE) &&
 800d59e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d25d      	bcs.n	800d660 <VL53L0X_perform_ref_spad_management+0x268>
			/* Signal rate measurement too high,
			 * switch to APERTURE SPADs */

			for (index = 0; index < spadArraySize; index++)
 800d5a4:	2300      	movs	r3, #0
 800d5a6:	64bb      	str	r3, [r7, #72]	; 0x48
 800d5a8:	e009      	b.n	800d5be <VL53L0X_perform_ref_spad_management+0x1c6>
				Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800d5aa:	68fa      	ldr	r2, [r7, #12]
 800d5ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d5ae:	4413      	add	r3, r2
 800d5b0:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	701a      	strb	r2, [r3, #0]
			for (index = 0; index < spadArraySize; index++)
 800d5b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d5ba:	3301      	adds	r3, #1
 800d5bc:	64bb      	str	r3, [r7, #72]	; 0x48
 800d5be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d5c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5c2:	429a      	cmp	r2, r3
 800d5c4:	d3f1      	bcc.n	800d5aa <VL53L0X_perform_ref_spad_management+0x1b2>


			/* Increment to the first APERTURE spad */
			while ((is_aperture(startSelect + currentSpadIndex)
 800d5c6:	e002      	b.n	800d5ce <VL53L0X_perform_ref_spad_management+0x1d6>
				== 0) && (currentSpadIndex < maxSpadCount)) {
				currentSpadIndex++;
 800d5c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d5ca:	3301      	adds	r3, #1
 800d5cc:	653b      	str	r3, [r7, #80]	; 0x50
			while ((is_aperture(startSelect + currentSpadIndex)
 800d5ce:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 800d5d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d5d4:	4413      	add	r3, r2
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	f7ff fdb0 	bl	800d13c <is_aperture>
 800d5dc:	4603      	mov	r3, r0
 800d5de:	2b00      	cmp	r3, #0
 800d5e0:	d103      	bne.n	800d5ea <VL53L0X_perform_ref_spad_management+0x1f2>
				== 0) && (currentSpadIndex < maxSpadCount)) {
 800d5e2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d5e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e6:	429a      	cmp	r2, r3
 800d5e8:	d3ee      	bcc.n	800d5c8 <VL53L0X_perform_ref_spad_management+0x1d0>
			}

			needAptSpads = 1;
 800d5ea:	2301      	movs	r3, #1
 800d5ec:	64fb      	str	r3, [r7, #76]	; 0x4c

			Status = enable_ref_spads(Dev,
 800d5ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d5f0:	b2d9      	uxtb	r1, r3
					needAptSpads,
					Dev->Data.SpadData.RefGoodSpadMap,
 800d5f2:	68fb      	ldr	r3, [r7, #12]
 800d5f4:	f503 7095 	add.w	r0, r3, #298	; 0x12a
					Dev->Data.SpadData.RefSpadEnables,
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	f503 7492 	add.w	r4, r3, #292	; 0x124
			Status = enable_ref_spads(Dev,
 800d5fe:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800d602:	f107 0218 	add.w	r2, r7, #24
 800d606:	9204      	str	r2, [sp, #16]
 800d608:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d60a:	9203      	str	r2, [sp, #12]
 800d60c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d60e:	9202      	str	r2, [sp, #8]
 800d610:	9301      	str	r3, [sp, #4]
 800d612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d614:	9300      	str	r3, [sp, #0]
 800d616:	4623      	mov	r3, r4
 800d618:	4602      	mov	r2, r0
 800d61a:	68f8      	ldr	r0, [r7, #12]
 800d61c:	f7ff fe06 	bl	800d22c <enable_ref_spads>
 800d620:	4603      	mov	r3, r0
 800d622:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					startSelect,
					currentSpadIndex,
					minimumSpadCount,
					&lastSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800d626:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d11b      	bne.n	800d666 <VL53L0X_perform_ref_spad_management+0x26e>
				currentSpadIndex = lastSpadIndex;
 800d62e:	69bb      	ldr	r3, [r7, #24]
 800d630:	653b      	str	r3, [r7, #80]	; 0x50
				Status = perform_ref_signal_measurement(Dev,
 800d632:	f107 0312 	add.w	r3, r7, #18
 800d636:	4619      	mov	r1, r3
 800d638:	68f8      	ldr	r0, [r7, #12]
 800d63a:	f7ff fe73 	bl	800d324 <perform_ref_signal_measurement>
 800d63e:	4603      	mov	r3, r0
 800d640:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
						&peakSignalRateRef);

				if ((Status == VL53L0X_ERROR_NONE) &&
 800d644:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d10c      	bne.n	800d666 <VL53L0X_perform_ref_spad_management+0x26e>
					(peakSignalRateRef > targetRefRate)) {
 800d64c:	8a7b      	ldrh	r3, [r7, #18]
				if ((Status == VL53L0X_ERROR_NONE) &&
 800d64e:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d650:	429a      	cmp	r2, r3
 800d652:	d208      	bcs.n	800d666 <VL53L0X_perform_ref_spad_management+0x26e>
					 * setting the minimum number of
					 * APERTURE spads. Can do no more
					 * therefore set the min number of
					 * aperture spads as the result.
					 */
					isApertureSpads_int = 1;
 800d654:	2301      	movs	r3, #1
 800d656:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
					refSpadCount_int = minimumSpadCount;
 800d65a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d65c:	63fb      	str	r3, [r7, #60]	; 0x3c
			if (Status == VL53L0X_ERROR_NONE) {
 800d65e:	e002      	b.n	800d666 <VL53L0X_perform_ref_spad_management+0x26e>
				}
			}
		} else {
			needAptSpads = 0;
 800d660:	2300      	movs	r3, #0
 800d662:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d664:	e000      	b.n	800d668 <VL53L0X_perform_ref_spad_management+0x270>
			if (Status == VL53L0X_ERROR_NONE) {
 800d666:	bf00      	nop
		}
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800d668:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	f040 80af 	bne.w	800d7d0 <VL53L0X_perform_ref_spad_management+0x3d8>
		(peakSignalRateRef < targetRefRate)) {
 800d672:	8a7b      	ldrh	r3, [r7, #18]
	if ((Status == VL53L0X_ERROR_NONE) &&
 800d674:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d676:	429a      	cmp	r2, r3
 800d678:	f240 80aa 	bls.w	800d7d0 <VL53L0X_perform_ref_spad_management+0x3d8>
		/* At this point, the minimum number of either aperture
		 * or non-aperture spads have been set. Proceed to add
		 * spads and perform measurements until the target
		 * reference is reached.
		 */
		isApertureSpads_int = needAptSpads;
 800d67c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d67e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		refSpadCount_int	= minimumSpadCount;
 800d682:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d684:	63fb      	str	r3, [r7, #60]	; 0x3c

		memcpy(lastSpadArray, Dev->Data.SpadData.RefSpadEnables,
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	f503 7192 	add.w	r1, r3, #292	; 0x124
 800d68c:	f107 031c 	add.w	r3, r7, #28
 800d690:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d692:	4618      	mov	r0, r3
 800d694:	f003 fcde 	bl	8011054 <memcpy>
				spadArraySize);
		lastSignalRateDiff = abs(peakSignalRateRef -
 800d698:	8a7b      	ldrh	r3, [r7, #18]
 800d69a:	461a      	mov	r2, r3
 800d69c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d69e:	1ad3      	subs	r3, r2, r3
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	bfb8      	it	lt
 800d6a4:	425b      	neglt	r3, r3
 800d6a6:	647b      	str	r3, [r7, #68]	; 0x44
			targetRefRate);
		complete = 0;
 800d6a8:	2300      	movs	r3, #0
 800d6aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

		while (!complete) {
 800d6ae:	e086      	b.n	800d7be <VL53L0X_perform_ref_spad_management+0x3c6>
			get_next_good_spad(
				Dev->Data.SpadData.RefGoodSpadMap,
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	f503 7095 	add.w	r0, r3, #298	; 0x12a
			get_next_good_spad(
 800d6b6:	f107 0314 	add.w	r3, r7, #20
 800d6ba:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d6bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d6be:	f7ff fcde 	bl	800d07e <get_next_good_spad>
				spadArraySize, currentSpadIndex,
				&nextGoodSpad);

			if (nextGoodSpad == -1) {
 800d6c2:	697b      	ldr	r3, [r7, #20]
 800d6c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6c8:	d103      	bne.n	800d6d2 <VL53L0X_perform_ref_spad_management+0x2da>
				Status = VL53L0X_ERROR_REF_SPAD_INIT;
 800d6ca:	23ce      	movs	r3, #206	; 0xce
 800d6cc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
				break;
 800d6d0:	e07e      	b.n	800d7d0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			/* Cannot combine Aperture and Non-Aperture spads, so
			 * ensure the current spad is of the correct type.
			 */
			if (is_aperture((uint32_t)startSelect + nextGoodSpad) !=
 800d6d2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800d6d6:	697a      	ldr	r2, [r7, #20]
 800d6d8:	4413      	add	r3, r2
 800d6da:	4618      	mov	r0, r3
 800d6dc:	f7ff fd2e 	bl	800d13c <is_aperture>
 800d6e0:	4603      	mov	r3, r0
 800d6e2:	461a      	mov	r2, r3
 800d6e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d6e6:	4293      	cmp	r3, r2
 800d6e8:	d003      	beq.n	800d6f2 <VL53L0X_perform_ref_spad_management+0x2fa>
					needAptSpads) {
				/* At this point we have enabled the maximum
				 * number of Aperture spads.
				 */
				complete = 1;
 800d6ea:	2301      	movs	r3, #1
 800d6ec:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
				break;
 800d6f0:	e06e      	b.n	800d7d0 <VL53L0X_perform_ref_spad_management+0x3d8>
			}

			(refSpadCount_int)++;
 800d6f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d6f4:	3301      	adds	r3, #1
 800d6f6:	63fb      	str	r3, [r7, #60]	; 0x3c

			currentSpadIndex = nextGoodSpad;
 800d6f8:	697b      	ldr	r3, [r7, #20]
 800d6fa:	653b      	str	r3, [r7, #80]	; 0x50
			Status = enable_spad_bit(
					Dev->Data.SpadData.RefSpadEnables,
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	f503 7392 	add.w	r3, r3, #292	; 0x124
			Status = enable_spad_bit(
 800d702:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d704:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d706:	4618      	mov	r0, r3
 800d708:	f7ff fd32 	bl	800d170 <enable_spad_bit>
 800d70c:	4603      	mov	r3, r0
 800d70e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					spadArraySize, currentSpadIndex);

			if (Status == VL53L0X_ERROR_NONE) {
 800d712:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d716:	2b00      	cmp	r3, #0
 800d718:	d10c      	bne.n	800d734 <VL53L0X_perform_ref_spad_management+0x33c>
				currentSpadIndex++;
 800d71a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d71c:	3301      	adds	r3, #1
 800d71e:	653b      	str	r3, [r7, #80]	; 0x50
				/* Proceed to apply the additional spad and
				 * perform measurement. */
				Status = set_ref_spad_map(Dev,
					Dev->Data.SpadData.RefSpadEnables);
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	f503 7392 	add.w	r3, r3, #292	; 0x124
				Status = set_ref_spad_map(Dev,
 800d726:	4619      	mov	r1, r3
 800d728:	68f8      	ldr	r0, [r7, #12]
 800d72a:	f7ff fd59 	bl	800d1e0 <set_ref_spad_map>
 800d72e:	4603      	mov	r3, r0
 800d730:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			}

			if (Status != VL53L0X_ERROR_NONE)
 800d734:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d146      	bne.n	800d7ca <VL53L0X_perform_ref_spad_management+0x3d2>
				break;

			Status = perform_ref_signal_measurement(Dev,
 800d73c:	f107 0312 	add.w	r3, r7, #18
 800d740:	4619      	mov	r1, r3
 800d742:	68f8      	ldr	r0, [r7, #12]
 800d744:	f7ff fdee 	bl	800d324 <perform_ref_signal_measurement>
 800d748:	4603      	mov	r3, r0
 800d74a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
					&peakSignalRateRef);

			if (Status != VL53L0X_ERROR_NONE)
 800d74e:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d752:	2b00      	cmp	r3, #0
 800d754:	d13b      	bne.n	800d7ce <VL53L0X_perform_ref_spad_management+0x3d6>
				break;

			signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 800d756:	8a7b      	ldrh	r3, [r7, #18]
 800d758:	461a      	mov	r2, r3
 800d75a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d75c:	1ad3      	subs	r3, r2, r3
 800d75e:	2b00      	cmp	r3, #0
 800d760:	bfb8      	it	lt
 800d762:	425b      	neglt	r3, r3
 800d764:	627b      	str	r3, [r7, #36]	; 0x24

			if (peakSignalRateRef > targetRefRate) {
 800d766:	8a7b      	ldrh	r3, [r7, #18]
 800d768:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d21c      	bcs.n	800d7a8 <VL53L0X_perform_ref_spad_management+0x3b0>
				/* Select the spad map that provides the
				 * measurement closest to the target rate,
				 * either above or below it.
				 */
				if (signalRateDiff > lastSignalRateDiff) {
 800d76e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d770:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d772:	429a      	cmp	r2, r3
 800d774:	d914      	bls.n	800d7a0 <VL53L0X_perform_ref_spad_management+0x3a8>
					/* Previous spad map produced a closer
					 * measurement, so choose this. */
					Status = set_ref_spad_map(Dev,
 800d776:	f107 031c 	add.w	r3, r7, #28
 800d77a:	4619      	mov	r1, r3
 800d77c:	68f8      	ldr	r0, [r7, #12]
 800d77e:	f7ff fd2f 	bl	800d1e0 <set_ref_spad_map>
 800d782:	4603      	mov	r3, r0
 800d784:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
							lastSpadArray);
					memcpy(
					Dev->Data.SpadData.RefSpadEnables,
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f503 7392 	add.w	r3, r3, #292	; 0x124
					memcpy(
 800d78e:	f107 011c 	add.w	r1, r7, #28
 800d792:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d794:	4618      	mov	r0, r3
 800d796:	f003 fc5d 	bl	8011054 <memcpy>
					lastSpadArray, spadArraySize);

					(refSpadCount_int)--;
 800d79a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d79c:	3b01      	subs	r3, #1
 800d79e:	63fb      	str	r3, [r7, #60]	; 0x3c
				}
				complete = 1;
 800d7a0:	2301      	movs	r3, #1
 800d7a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800d7a6:	e00a      	b.n	800d7be <VL53L0X_perform_ref_spad_management+0x3c6>
			} else {
				/* Continue to add spads */
				lastSignalRateDiff = signalRateDiff;
 800d7a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7aa:	647b      	str	r3, [r7, #68]	; 0x44
				memcpy(lastSpadArray,
					Dev->Data.SpadData.RefSpadEnables,
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	f503 7192 	add.w	r1, r3, #292	; 0x124
				memcpy(lastSpadArray,
 800d7b2:	f107 031c 	add.w	r3, r7, #28
 800d7b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d7b8:	4618      	mov	r0, r3
 800d7ba:	f003 fc4b 	bl	8011054 <memcpy>
		while (!complete) {
 800d7be:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	f43f af74 	beq.w	800d6b0 <VL53L0X_perform_ref_spad_management+0x2b8>
 800d7c8:	e002      	b.n	800d7d0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800d7ca:	bf00      	nop
 800d7cc:	e000      	b.n	800d7d0 <VL53L0X_perform_ref_spad_management+0x3d8>
				break;
 800d7ce:	bf00      	nop
			}

		} /* while */
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800d7d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d115      	bne.n	800d804 <VL53L0X_perform_ref_spad_management+0x40c>
		*refSpadCount = refSpadCount_int;
 800d7d8:	68bb      	ldr	r3, [r7, #8]
 800d7da:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d7dc:	601a      	str	r2, [r3, #0]
		*isApertureSpads = isApertureSpads_int;
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 800d7e4:	701a      	strb	r2, [r3, #0]

		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	2201      	movs	r2, #1
 800d7ea:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d7ee:	68bb      	ldr	r3, [r7, #8]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	b2da      	uxtb	r2, r3
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(*refSpadCount));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	781a      	ldrb	r2, [r3, #0]
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, *isApertureSpads);
	}

	return Status;
 800d804:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 800d808:	4618      	mov	r0, r3
 800d80a:	375c      	adds	r7, #92	; 0x5c
 800d80c:	46bd      	mov	sp, r7
 800d80e:	bd90      	pop	{r4, r7, pc}

0800d810 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev,
				 uint32_t count, uint8_t isApertureSpads)
{
 800d810:	b590      	push	{r4, r7, lr}
 800d812:	b093      	sub	sp, #76	; 0x4c
 800d814:	af06      	add	r7, sp, #24
 800d816:	60f8      	str	r0, [r7, #12]
 800d818:	60b9      	str	r1, [r7, #8]
 800d81a:	4613      	mov	r3, r2
 800d81c:	71fb      	strb	r3, [r7, #7]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d81e:	2300      	movs	r3, #0
 800d820:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t currentSpadIndex = 0;
 800d824:	2300      	movs	r3, #0
 800d826:	62bb      	str	r3, [r7, #40]	; 0x28
	uint8_t startSelect = 0xB4;
 800d828:	23b4      	movs	r3, #180	; 0xb4
 800d82a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t spadArraySize = 6;
 800d82e:	2306      	movs	r3, #6
 800d830:	61fb      	str	r3, [r7, #28]
	uint32_t maxSpadCount = 44;
 800d832:	232c      	movs	r3, #44	; 0x2c
 800d834:	61bb      	str	r3, [r7, #24]
	 * aperture or
	 * non-aperture, as requested.
	 * The good spad map will be applied.
	 */

	Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d836:	2201      	movs	r2, #1
 800d838:	21ff      	movs	r1, #255	; 0xff
 800d83a:	68f8      	ldr	r0, [r7, #12]
 800d83c:	f002 fe16 	bl	801046c <VL53L0X_WrByte>
 800d840:	4603      	mov	r3, r0
 800d842:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800d846:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	d107      	bne.n	800d85e <VL53L0X_set_reference_spads+0x4e>
		Status = VL53L0X_WrByte(Dev,
 800d84e:	2200      	movs	r2, #0
 800d850:	214f      	movs	r1, #79	; 0x4f
 800d852:	68f8      	ldr	r0, [r7, #12]
 800d854:	f002 fe0a 	bl	801046c <VL53L0X_WrByte>
 800d858:	4603      	mov	r3, r0
 800d85a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);

	if (Status == VL53L0X_ERROR_NONE)
 800d85e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d862:	2b00      	cmp	r3, #0
 800d864:	d107      	bne.n	800d876 <VL53L0X_set_reference_spads+0x66>
		Status = VL53L0X_WrByte(Dev,
 800d866:	222c      	movs	r2, #44	; 0x2c
 800d868:	214e      	movs	r1, #78	; 0x4e
 800d86a:	68f8      	ldr	r0, [r7, #12]
 800d86c:	f002 fdfe 	bl	801046c <VL53L0X_WrByte>
 800d870:	4603      	mov	r3, r0
 800d872:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

	if (Status == VL53L0X_ERROR_NONE)
 800d876:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d87a:	2b00      	cmp	r3, #0
 800d87c:	d107      	bne.n	800d88e <VL53L0X_set_reference_spads+0x7e>
		Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800d87e:	2200      	movs	r2, #0
 800d880:	21ff      	movs	r1, #255	; 0xff
 800d882:	68f8      	ldr	r0, [r7, #12]
 800d884:	f002 fdf2 	bl	801046c <VL53L0X_WrByte>
 800d888:	4603      	mov	r3, r0
 800d88a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if (Status == VL53L0X_ERROR_NONE)
 800d88e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d892:	2b00      	cmp	r3, #0
 800d894:	d109      	bne.n	800d8aa <VL53L0X_set_reference_spads+0x9a>
		Status = VL53L0X_WrByte(Dev,
 800d896:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d89a:	461a      	mov	r2, r3
 800d89c:	21b6      	movs	r1, #182	; 0xb6
 800d89e:	68f8      	ldr	r0, [r7, #12]
 800d8a0:	f002 fde4 	bl	801046c <VL53L0X_WrByte>
 800d8a4:	4603      	mov	r3, r0
 800d8a6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
			startSelect);

	for (index = 0; index < spadArraySize; index++)
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	627b      	str	r3, [r7, #36]	; 0x24
 800d8ae:	e009      	b.n	800d8c4 <VL53L0X_set_reference_spads+0xb4>
		Dev->Data.SpadData.RefSpadEnables[index] = 0;
 800d8b0:	68fa      	ldr	r2, [r7, #12]
 800d8b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8b4:	4413      	add	r3, r2
 800d8b6:	f503 7392 	add.w	r3, r3, #292	; 0x124
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	701a      	strb	r2, [r3, #0]
	for (index = 0; index < spadArraySize; index++)
 800d8be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8c0:	3301      	adds	r3, #1
 800d8c2:	627b      	str	r3, [r7, #36]	; 0x24
 800d8c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d8c6:	69fb      	ldr	r3, [r7, #28]
 800d8c8:	429a      	cmp	r2, r3
 800d8ca:	d3f1      	bcc.n	800d8b0 <VL53L0X_set_reference_spads+0xa0>

	if (isApertureSpads) {
 800d8cc:	79fb      	ldrb	r3, [r7, #7]
 800d8ce:	2b00      	cmp	r3, #0
 800d8d0:	d011      	beq.n	800d8f6 <VL53L0X_set_reference_spads+0xe6>
		/* Increment to the first APERTURE spad */
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800d8d2:	e002      	b.n	800d8da <VL53L0X_set_reference_spads+0xca>
			  (currentSpadIndex < maxSpadCount)) {
			currentSpadIndex++;
 800d8d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8d6:	3301      	adds	r3, #1
 800d8d8:	62bb      	str	r3, [r7, #40]	; 0x28
		while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 800d8da:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800d8de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8e0:	4413      	add	r3, r2
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	f7ff fc2a 	bl	800d13c <is_aperture>
 800d8e8:	4603      	mov	r3, r0
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d103      	bne.n	800d8f6 <VL53L0X_set_reference_spads+0xe6>
 800d8ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d8f0:	69bb      	ldr	r3, [r7, #24]
 800d8f2:	429a      	cmp	r2, r3
 800d8f4:	d3ee      	bcc.n	800d8d4 <VL53L0X_set_reference_spads+0xc4>
		}
	}
	Status = enable_ref_spads(Dev,
				isApertureSpads,
				Dev->Data.SpadData.RefGoodSpadMap,
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	f503 7095 	add.w	r0, r3, #298	; 0x12a
				Dev->Data.SpadData.RefSpadEnables,
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	f503 7492 	add.w	r4, r3, #292	; 0x124
	Status = enable_ref_spads(Dev,
 800d902:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800d906:	79f9      	ldrb	r1, [r7, #7]
 800d908:	f107 0214 	add.w	r2, r7, #20
 800d90c:	9204      	str	r2, [sp, #16]
 800d90e:	68ba      	ldr	r2, [r7, #8]
 800d910:	9203      	str	r2, [sp, #12]
 800d912:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d914:	9202      	str	r2, [sp, #8]
 800d916:	9301      	str	r3, [sp, #4]
 800d918:	69fb      	ldr	r3, [r7, #28]
 800d91a:	9300      	str	r3, [sp, #0]
 800d91c:	4623      	mov	r3, r4
 800d91e:	4602      	mov	r2, r0
 800d920:	68f8      	ldr	r0, [r7, #12]
 800d922:	f7ff fc83 	bl	800d22c <enable_ref_spads>
 800d926:	4603      	mov	r3, r0
 800d928:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				startSelect,
				currentSpadIndex,
				count,
				&lastSpadIndex);

	if (Status == VL53L0X_ERROR_NONE) {
 800d92c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800d930:	2b00      	cmp	r3, #0
 800d932:	d10c      	bne.n	800d94e <VL53L0X_set_reference_spads+0x13e>
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	2201      	movs	r2, #1
 800d938:	f883 2115 	strb.w	r2, [r3, #277]	; 0x115
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	b2da      	uxtb	r2, r3
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
			ReferenceSpadCount, (uint8_t)(count));
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800d946:	68fb      	ldr	r3, [r7, #12]
 800d948:	79fa      	ldrb	r2, [r7, #7]
 800d94a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
			ReferenceSpadType, isApertureSpads);
	}

	return Status;
 800d94e:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800d952:	4618      	mov	r0, r3
 800d954:	3734      	adds	r7, #52	; 0x34
 800d956:	46bd      	mov	sp, r7
 800d958:	bd90      	pop	{r4, r7, pc}

0800d95a <VL53L0X_perform_single_ref_calibration>:
}


VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
		uint8_t vhv_init_byte)
{
 800d95a:	b580      	push	{r7, lr}
 800d95c:	b084      	sub	sp, #16
 800d95e:	af00      	add	r7, sp, #0
 800d960:	6078      	str	r0, [r7, #4]
 800d962:	460b      	mov	r3, r1
 800d964:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d966:	2300      	movs	r3, #0
 800d968:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800d96a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d10a      	bne.n	800d988 <VL53L0X_perform_single_ref_calibration+0x2e>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 800d972:	78fb      	ldrb	r3, [r7, #3]
 800d974:	f043 0301 	orr.w	r3, r3, #1
 800d978:	b2db      	uxtb	r3, r3
 800d97a:	461a      	mov	r2, r3
 800d97c:	2100      	movs	r1, #0
 800d97e:	6878      	ldr	r0, [r7, #4]
 800d980:	f002 fd74 	bl	801046c <VL53L0X_WrByte>
 800d984:	4603      	mov	r3, r0
 800d986:	73fb      	strb	r3, [r7, #15]
				VL53L0X_REG_SYSRANGE_MODE_START_STOP |
				vhv_init_byte);

	if (Status == VL53L0X_ERROR_NONE)
 800d988:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d104      	bne.n	800d99a <VL53L0X_perform_single_ref_calibration+0x40>
		Status = VL53L0X_measurement_poll_for_completion(Dev);
 800d990:	6878      	ldr	r0, [r7, #4]
 800d992:	f000 f9e2 	bl	800dd5a <VL53L0X_measurement_poll_for_completion>
 800d996:	4603      	mov	r3, r0
 800d998:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800d99a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d105      	bne.n	800d9ae <VL53L0X_perform_single_ref_calibration+0x54>
		Status = VL53L0X_ClearInterruptMask(Dev, 0);
 800d9a2:	2100      	movs	r1, #0
 800d9a4:	6878      	ldr	r0, [r7, #4]
 800d9a6:	f7ff fa6d 	bl	800ce84 <VL53L0X_ClearInterruptMask>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	73fb      	strb	r3, [r7, #15]

	if (Status == VL53L0X_ERROR_NONE)
 800d9ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d9b2:	2b00      	cmp	r3, #0
 800d9b4:	d106      	bne.n	800d9c4 <VL53L0X_perform_single_ref_calibration+0x6a>
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 800d9b6:	2200      	movs	r2, #0
 800d9b8:	2100      	movs	r1, #0
 800d9ba:	6878      	ldr	r0, [r7, #4]
 800d9bc:	f002 fd56 	bl	801046c <VL53L0X_WrByte>
 800d9c0:	4603      	mov	r3, r0
 800d9c2:	73fb      	strb	r3, [r7, #15]

	return Status;
 800d9c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d9c8:	4618      	mov	r0, r3
 800d9ca:	3710      	adds	r7, #16
 800d9cc:	46bd      	mov	sp, r7
 800d9ce:	bd80      	pop	{r7, pc}

0800d9d0 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(VL53L0X_DEV Dev, uint8_t read_not_write,
	uint8_t VhvSettings, uint8_t PhaseCal,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal,
	const uint8_t vhv_enable, const uint8_t phase_enable)
{
 800d9d0:	b580      	push	{r7, lr}
 800d9d2:	b084      	sub	sp, #16
 800d9d4:	af00      	add	r7, sp, #0
 800d9d6:	6078      	str	r0, [r7, #4]
 800d9d8:	4608      	mov	r0, r1
 800d9da:	4611      	mov	r1, r2
 800d9dc:	461a      	mov	r2, r3
 800d9de:	4603      	mov	r3, r0
 800d9e0:	70fb      	strb	r3, [r7, #3]
 800d9e2:	460b      	mov	r3, r1
 800d9e4:	70bb      	strb	r3, [r7, #2]
 800d9e6:	4613      	mov	r3, r2
 800d9e8:	707b      	strb	r3, [r7, #1]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	73fb      	strb	r3, [r7, #15]
	uint8_t PhaseCalint = 0;
 800d9ee:	2300      	movs	r3, #0
 800d9f0:	73bb      	strb	r3, [r7, #14]

	/* Read VHV from device */
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800d9f2:	2201      	movs	r2, #1
 800d9f4:	21ff      	movs	r1, #255	; 0xff
 800d9f6:	6878      	ldr	r0, [r7, #4]
 800d9f8:	f002 fd38 	bl	801046c <VL53L0X_WrByte>
 800d9fc:	4603      	mov	r3, r0
 800d9fe:	461a      	mov	r2, r3
 800da00:	7bfb      	ldrb	r3, [r7, #15]
 800da02:	4313      	orrs	r3, r2
 800da04:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800da06:	2200      	movs	r2, #0
 800da08:	2100      	movs	r1, #0
 800da0a:	6878      	ldr	r0, [r7, #4]
 800da0c:	f002 fd2e 	bl	801046c <VL53L0X_WrByte>
 800da10:	4603      	mov	r3, r0
 800da12:	461a      	mov	r2, r3
 800da14:	7bfb      	ldrb	r3, [r7, #15]
 800da16:	4313      	orrs	r3, r2
 800da18:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800da1a:	2200      	movs	r2, #0
 800da1c:	21ff      	movs	r1, #255	; 0xff
 800da1e:	6878      	ldr	r0, [r7, #4]
 800da20:	f002 fd24 	bl	801046c <VL53L0X_WrByte>
 800da24:	4603      	mov	r3, r0
 800da26:	461a      	mov	r2, r3
 800da28:	7bfb      	ldrb	r3, [r7, #15]
 800da2a:	4313      	orrs	r3, r2
 800da2c:	73fb      	strb	r3, [r7, #15]

	if (read_not_write) {
 800da2e:	78fb      	ldrb	r3, [r7, #3]
 800da30:	2b00      	cmp	r3, #0
 800da32:	d01e      	beq.n	800da72 <VL53L0X_ref_calibration_io+0xa2>
		if (vhv_enable)
 800da34:	f897 3020 	ldrb.w	r3, [r7, #32]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d009      	beq.n	800da50 <VL53L0X_ref_calibration_io+0x80>
			Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 800da3c:	69ba      	ldr	r2, [r7, #24]
 800da3e:	21cb      	movs	r1, #203	; 0xcb
 800da40:	6878      	ldr	r0, [r7, #4]
 800da42:	f002 fd95 	bl	8010570 <VL53L0X_RdByte>
 800da46:	4603      	mov	r3, r0
 800da48:	461a      	mov	r2, r3
 800da4a:	7bfb      	ldrb	r3, [r7, #15]
 800da4c:	4313      	orrs	r3, r2
 800da4e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800da50:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800da54:	2b00      	cmp	r3, #0
 800da56:	d02a      	beq.n	800daae <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 800da58:	f107 030e 	add.w	r3, r7, #14
 800da5c:	461a      	mov	r2, r3
 800da5e:	21ee      	movs	r1, #238	; 0xee
 800da60:	6878      	ldr	r0, [r7, #4]
 800da62:	f002 fd85 	bl	8010570 <VL53L0X_RdByte>
 800da66:	4603      	mov	r3, r0
 800da68:	461a      	mov	r2, r3
 800da6a:	7bfb      	ldrb	r3, [r7, #15]
 800da6c:	4313      	orrs	r3, r2
 800da6e:	73fb      	strb	r3, [r7, #15]
 800da70:	e01d      	b.n	800daae <VL53L0X_ref_calibration_io+0xde>
	} else {
		if (vhv_enable)
 800da72:	f897 3020 	ldrb.w	r3, [r7, #32]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d00a      	beq.n	800da90 <VL53L0X_ref_calibration_io+0xc0>
			Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 800da7a:	78bb      	ldrb	r3, [r7, #2]
 800da7c:	461a      	mov	r2, r3
 800da7e:	21cb      	movs	r1, #203	; 0xcb
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f002 fcf3 	bl	801046c <VL53L0X_WrByte>
 800da86:	4603      	mov	r3, r0
 800da88:	461a      	mov	r2, r3
 800da8a:	7bfb      	ldrb	r3, [r7, #15]
 800da8c:	4313      	orrs	r3, r2
 800da8e:	73fb      	strb	r3, [r7, #15]
		if (phase_enable)
 800da90:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800da94:	2b00      	cmp	r3, #0
 800da96:	d00a      	beq.n	800daae <VL53L0X_ref_calibration_io+0xde>
			Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 800da98:	787b      	ldrb	r3, [r7, #1]
 800da9a:	2280      	movs	r2, #128	; 0x80
 800da9c:	21ee      	movs	r1, #238	; 0xee
 800da9e:	6878      	ldr	r0, [r7, #4]
 800daa0:	f002 fd32 	bl	8010508 <VL53L0X_UpdateByte>
 800daa4:	4603      	mov	r3, r0
 800daa6:	461a      	mov	r2, r3
 800daa8:	7bfb      	ldrb	r3, [r7, #15]
 800daaa:	4313      	orrs	r3, r2
 800daac:	73fb      	strb	r3, [r7, #15]
	}

	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800daae:	2201      	movs	r2, #1
 800dab0:	21ff      	movs	r1, #255	; 0xff
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f002 fcda 	bl	801046c <VL53L0X_WrByte>
 800dab8:	4603      	mov	r3, r0
 800daba:	461a      	mov	r2, r3
 800dabc:	7bfb      	ldrb	r3, [r7, #15]
 800dabe:	4313      	orrs	r3, r2
 800dac0:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800dac2:	2201      	movs	r2, #1
 800dac4:	2100      	movs	r1, #0
 800dac6:	6878      	ldr	r0, [r7, #4]
 800dac8:	f002 fcd0 	bl	801046c <VL53L0X_WrByte>
 800dacc:	4603      	mov	r3, r0
 800dace:	461a      	mov	r2, r3
 800dad0:	7bfb      	ldrb	r3, [r7, #15]
 800dad2:	4313      	orrs	r3, r2
 800dad4:	73fb      	strb	r3, [r7, #15]
	Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800dad6:	2200      	movs	r2, #0
 800dad8:	21ff      	movs	r1, #255	; 0xff
 800dada:	6878      	ldr	r0, [r7, #4]
 800dadc:	f002 fcc6 	bl	801046c <VL53L0X_WrByte>
 800dae0:	4603      	mov	r3, r0
 800dae2:	461a      	mov	r2, r3
 800dae4:	7bfb      	ldrb	r3, [r7, #15]
 800dae6:	4313      	orrs	r3, r2
 800dae8:	73fb      	strb	r3, [r7, #15]

	*pPhaseCal = (uint8_t)(PhaseCalint&0xEF);
 800daea:	7bbb      	ldrb	r3, [r7, #14]
 800daec:	f023 0310 	bic.w	r3, r3, #16
 800daf0:	b2da      	uxtb	r2, r3
 800daf2:	69fb      	ldr	r3, [r7, #28]
 800daf4:	701a      	strb	r2, [r3, #0]

	return Status;
 800daf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dafa:	4618      	mov	r0, r3
 800dafc:	3710      	adds	r7, #16
 800dafe:	46bd      	mov	sp, r7
 800db00:	bd80      	pop	{r7, pc}

0800db02 <VL53L0X_perform_vhv_calibration>:


VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800db02:	b580      	push	{r7, lr}
 800db04:	b08a      	sub	sp, #40	; 0x28
 800db06:	af04      	add	r7, sp, #16
 800db08:	60f8      	str	r0, [r7, #12]
 800db0a:	60b9      	str	r1, [r7, #8]
 800db0c:	4611      	mov	r1, r2
 800db0e:	461a      	mov	r2, r3
 800db10:	460b      	mov	r3, r1
 800db12:	71fb      	strb	r3, [r7, #7]
 800db14:	4613      	mov	r3, r2
 800db16:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800db18:	2300      	movs	r3, #0
 800db1a:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800db1c:	2300      	movs	r3, #0
 800db1e:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800db20:	2300      	movs	r3, #0
 800db22:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800db24:	2300      	movs	r3, #0
 800db26:	753b      	strb	r3, [r7, #20]
	uint8_t PhaseCalInt = 0;
 800db28:	2300      	movs	r3, #0
 800db2a:	74fb      	strb	r3, [r7, #19]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800db2c:	79bb      	ldrb	r3, [r7, #6]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d003      	beq.n	800db3a <VL53L0X_perform_vhv_calibration+0x38>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800db38:	75bb      	strb	r3, [r7, #22]

	/* Run VHV */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 800db3a:	2201      	movs	r2, #1
 800db3c:	2101      	movs	r1, #1
 800db3e:	68f8      	ldr	r0, [r7, #12]
 800db40:	f002 fc94 	bl	801046c <VL53L0X_WrByte>
 800db44:	4603      	mov	r3, r0
 800db46:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800db48:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d105      	bne.n	800db5c <VL53L0X_perform_vhv_calibration+0x5a>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 800db50:	2140      	movs	r1, #64	; 0x40
 800db52:	68f8      	ldr	r0, [r7, #12]
 800db54:	f7ff ff01 	bl	800d95a <VL53L0X_perform_single_ref_calibration>
 800db58:	4603      	mov	r3, r0
 800db5a:	75fb      	strb	r3, [r7, #23]

	/* Read VHV from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800db5c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800db60:	2b00      	cmp	r3, #0
 800db62:	d115      	bne.n	800db90 <VL53L0X_perform_vhv_calibration+0x8e>
 800db64:	79fb      	ldrb	r3, [r7, #7]
 800db66:	2b01      	cmp	r3, #1
 800db68:	d112      	bne.n	800db90 <VL53L0X_perform_vhv_calibration+0x8e>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800db6a:	7d39      	ldrb	r1, [r7, #20]
 800db6c:	7d7a      	ldrb	r2, [r7, #21]
 800db6e:	2300      	movs	r3, #0
 800db70:	9303      	str	r3, [sp, #12]
 800db72:	2301      	movs	r3, #1
 800db74:	9302      	str	r3, [sp, #8]
 800db76:	f107 0313 	add.w	r3, r7, #19
 800db7a:	9301      	str	r3, [sp, #4]
 800db7c:	68bb      	ldr	r3, [r7, #8]
 800db7e:	9300      	str	r3, [sp, #0]
 800db80:	460b      	mov	r3, r1
 800db82:	2101      	movs	r1, #1
 800db84:	68f8      	ldr	r0, [r7, #12]
 800db86:	f7ff ff23 	bl	800d9d0 <VL53L0X_ref_calibration_io>
 800db8a:	4603      	mov	r3, r0
 800db8c:	75fb      	strb	r3, [r7, #23]
 800db8e:	e002      	b.n	800db96 <VL53L0X_perform_vhv_calibration+0x94>
			VhvSettings, PhaseCal, /* Not used here */
			pVhvSettings, &PhaseCalInt,
			1, 0);
	} else
		*pVhvSettings = 0;
 800db90:	68bb      	ldr	r3, [r7, #8]
 800db92:	2200      	movs	r2, #0
 800db94:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800db96:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d112      	bne.n	800dbc4 <VL53L0X_perform_vhv_calibration+0xc2>
 800db9e:	79bb      	ldrb	r3, [r7, #6]
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d00f      	beq.n	800dbc4 <VL53L0X_perform_vhv_calibration+0xc2>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800dba4:	7dbb      	ldrb	r3, [r7, #22]
 800dba6:	461a      	mov	r2, r3
 800dba8:	2101      	movs	r1, #1
 800dbaa:	68f8      	ldr	r0, [r7, #12]
 800dbac:	f002 fc5e 	bl	801046c <VL53L0X_WrByte>
 800dbb0:	4603      	mov	r3, r0
 800dbb2:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800dbb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dbb8:	2b00      	cmp	r3, #0
 800dbba:	d103      	bne.n	800dbc4 <VL53L0X_perform_vhv_calibration+0xc2>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	7dba      	ldrb	r2, [r7, #22]
 800dbc0:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800dbc4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dbc8:	4618      	mov	r0, r3
 800dbca:	3718      	adds	r7, #24
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	bd80      	pop	{r7, pc}

0800dbd0 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
	uint8_t *pPhaseCal, const uint8_t get_data_enable,
	const uint8_t restore_config)
{
 800dbd0:	b580      	push	{r7, lr}
 800dbd2:	b08a      	sub	sp, #40	; 0x28
 800dbd4:	af04      	add	r7, sp, #16
 800dbd6:	60f8      	str	r0, [r7, #12]
 800dbd8:	60b9      	str	r1, [r7, #8]
 800dbda:	4611      	mov	r1, r2
 800dbdc:	461a      	mov	r2, r3
 800dbde:	460b      	mov	r3, r1
 800dbe0:	71fb      	strb	r3, [r7, #7]
 800dbe2:	4613      	mov	r3, r2
 800dbe4:	71bb      	strb	r3, [r7, #6]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800dbea:	2300      	movs	r3, #0
 800dbec:	75bb      	strb	r3, [r7, #22]
	uint8_t VhvSettings = 0;
 800dbee:	2300      	movs	r3, #0
 800dbf0:	757b      	strb	r3, [r7, #21]
	uint8_t PhaseCal = 0;
 800dbf2:	2300      	movs	r3, #0
 800dbf4:	753b      	strb	r3, [r7, #20]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	if (restore_config)
 800dbf6:	79bb      	ldrb	r3, [r7, #6]
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	d003      	beq.n	800dc04 <VL53L0X_perform_phase_calibration+0x34>
		SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800dbfc:	68fb      	ldr	r3, [r7, #12]
 800dbfe:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800dc02:	75bb      	strb	r3, [r7, #22]

	/* Run PhaseCal */
	Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 800dc04:	2202      	movs	r2, #2
 800dc06:	2101      	movs	r1, #1
 800dc08:	68f8      	ldr	r0, [r7, #12]
 800dc0a:	f002 fc2f 	bl	801046c <VL53L0X_WrByte>
 800dc0e:	4603      	mov	r3, r0
 800dc10:	75fb      	strb	r3, [r7, #23]

	if (Status == VL53L0X_ERROR_NONE)
 800dc12:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d105      	bne.n	800dc26 <VL53L0X_perform_phase_calibration+0x56>
		Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 800dc1a:	2100      	movs	r1, #0
 800dc1c:	68f8      	ldr	r0, [r7, #12]
 800dc1e:	f7ff fe9c 	bl	800d95a <VL53L0X_perform_single_ref_calibration>
 800dc22:	4603      	mov	r3, r0
 800dc24:	75fb      	strb	r3, [r7, #23]

	/* Read PhaseCal from device */
	if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 800dc26:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d115      	bne.n	800dc5a <VL53L0X_perform_phase_calibration+0x8a>
 800dc2e:	79fb      	ldrb	r3, [r7, #7]
 800dc30:	2b01      	cmp	r3, #1
 800dc32:	d112      	bne.n	800dc5a <VL53L0X_perform_phase_calibration+0x8a>
		Status = VL53L0X_ref_calibration_io(Dev, 1,
 800dc34:	7d39      	ldrb	r1, [r7, #20]
 800dc36:	7d7a      	ldrb	r2, [r7, #21]
 800dc38:	2301      	movs	r3, #1
 800dc3a:	9303      	str	r3, [sp, #12]
 800dc3c:	2300      	movs	r3, #0
 800dc3e:	9302      	str	r3, [sp, #8]
 800dc40:	68bb      	ldr	r3, [r7, #8]
 800dc42:	9301      	str	r3, [sp, #4]
 800dc44:	f107 0313 	add.w	r3, r7, #19
 800dc48:	9300      	str	r3, [sp, #0]
 800dc4a:	460b      	mov	r3, r1
 800dc4c:	2101      	movs	r1, #1
 800dc4e:	68f8      	ldr	r0, [r7, #12]
 800dc50:	f7ff febe 	bl	800d9d0 <VL53L0X_ref_calibration_io>
 800dc54:	4603      	mov	r3, r0
 800dc56:	75fb      	strb	r3, [r7, #23]
 800dc58:	e002      	b.n	800dc60 <VL53L0X_perform_phase_calibration+0x90>
			VhvSettings, PhaseCal, /* Not used here */
			&VhvSettingsint, pPhaseCal,
			0, 1);
	} else
		*pPhaseCal = 0;
 800dc5a:	68bb      	ldr	r3, [r7, #8]
 800dc5c:	2200      	movs	r2, #0
 800dc5e:	701a      	strb	r2, [r3, #0]


	if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 800dc60:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc64:	2b00      	cmp	r3, #0
 800dc66:	d112      	bne.n	800dc8e <VL53L0X_perform_phase_calibration+0xbe>
 800dc68:	79bb      	ldrb	r3, [r7, #6]
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d00f      	beq.n	800dc8e <VL53L0X_perform_phase_calibration+0xbe>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800dc6e:	7dbb      	ldrb	r3, [r7, #22]
 800dc70:	461a      	mov	r2, r3
 800dc72:	2101      	movs	r1, #1
 800dc74:	68f8      	ldr	r0, [r7, #12]
 800dc76:	f002 fbf9 	bl	801046c <VL53L0X_WrByte>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800dc7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d103      	bne.n	800dc8e <VL53L0X_perform_phase_calibration+0xbe>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	7dba      	ldrb	r2, [r7, #22]
 800dc8a:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800dc8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dc92:	4618      	mov	r0, r3
 800dc94:	3718      	adds	r7, #24
 800dc96:	46bd      	mov	sp, r7
 800dc98:	bd80      	pop	{r7, pc}

0800dc9a <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
	uint8_t *pVhvSettings, uint8_t *pPhaseCal, uint8_t get_data_enable)
{
 800dc9a:	b580      	push	{r7, lr}
 800dc9c:	b086      	sub	sp, #24
 800dc9e:	af00      	add	r7, sp, #0
 800dca0:	60f8      	str	r0, [r7, #12]
 800dca2:	60b9      	str	r1, [r7, #8]
 800dca4:	607a      	str	r2, [r7, #4]
 800dca6:	70fb      	strb	r3, [r7, #3]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dca8:	2300      	movs	r3, #0
 800dcaa:	75fb      	strb	r3, [r7, #23]
	uint8_t SequenceConfig = 0;
 800dcac:	2300      	movs	r3, #0
 800dcae:	75bb      	strb	r3, [r7, #22]

	/* store the value of the sequence config,
	 * this will be reset before the end of the function
	 */

	SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 800dcb6:	75bb      	strb	r3, [r7, #22]

	/* In the following function we don't save the config to optimize
	 * writes on device. Config is saved and restored only once. */
	Status = VL53L0X_perform_vhv_calibration(
 800dcb8:	78fa      	ldrb	r2, [r7, #3]
 800dcba:	2300      	movs	r3, #0
 800dcbc:	68b9      	ldr	r1, [r7, #8]
 800dcbe:	68f8      	ldr	r0, [r7, #12]
 800dcc0:	f7ff ff1f 	bl	800db02 <VL53L0X_perform_vhv_calibration>
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	75fb      	strb	r3, [r7, #23]
			Dev, pVhvSettings, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE)
 800dcc8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d107      	bne.n	800dce0 <VL53L0X_perform_ref_calibration+0x46>
		Status = VL53L0X_perform_phase_calibration(
 800dcd0:	78fa      	ldrb	r2, [r7, #3]
 800dcd2:	2300      	movs	r3, #0
 800dcd4:	6879      	ldr	r1, [r7, #4]
 800dcd6:	68f8      	ldr	r0, [r7, #12]
 800dcd8:	f7ff ff7a 	bl	800dbd0 <VL53L0X_perform_phase_calibration>
 800dcdc:	4603      	mov	r3, r0
 800dcde:	75fb      	strb	r3, [r7, #23]
			Dev, pPhaseCal, get_data_enable, 0);


	if (Status == VL53L0X_ERROR_NONE) {
 800dce0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d10f      	bne.n	800dd08 <VL53L0X_perform_ref_calibration+0x6e>
		/* restore the previous Sequence Config */
		Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800dce8:	7dbb      	ldrb	r3, [r7, #22]
 800dcea:	461a      	mov	r2, r3
 800dcec:	2101      	movs	r1, #1
 800dcee:	68f8      	ldr	r0, [r7, #12]
 800dcf0:	f002 fbbc 	bl	801046c <VL53L0X_WrByte>
 800dcf4:	4603      	mov	r3, r0
 800dcf6:	75fb      	strb	r3, [r7, #23]
				SequenceConfig);
		if (Status == VL53L0X_ERROR_NONE)
 800dcf8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dcfc:	2b00      	cmp	r3, #0
 800dcfe:	d103      	bne.n	800dd08 <VL53L0X_perform_ref_calibration+0x6e>
			PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 800dd00:	68fb      	ldr	r3, [r7, #12]
 800dd02:	7dba      	ldrb	r2, [r7, #22]
 800dd04:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130

	}

	return Status;
 800dd08:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd0c:	4618      	mov	r0, r3
 800dd0e:	3718      	adds	r7, #24
 800dd10:	46bd      	mov	sp, r7
 800dd12:	bd80      	pop	{r7, pc}

0800dd14 <VL53L0X_set_ref_calibration>:

VL53L0X_Error VL53L0X_set_ref_calibration(VL53L0X_DEV Dev,
		uint8_t VhvSettings, uint8_t PhaseCal)
{
 800dd14:	b580      	push	{r7, lr}
 800dd16:	b088      	sub	sp, #32
 800dd18:	af04      	add	r7, sp, #16
 800dd1a:	6078      	str	r0, [r7, #4]
 800dd1c:	460b      	mov	r3, r1
 800dd1e:	70fb      	strb	r3, [r7, #3]
 800dd20:	4613      	mov	r3, r2
 800dd22:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dd24:	2300      	movs	r3, #0
 800dd26:	73fb      	strb	r3, [r7, #15]
	uint8_t pVhvSettings;
	uint8_t pPhaseCal;

	Status = VL53L0X_ref_calibration_io(Dev, 0,
 800dd28:	78b9      	ldrb	r1, [r7, #2]
 800dd2a:	78fa      	ldrb	r2, [r7, #3]
 800dd2c:	2301      	movs	r3, #1
 800dd2e:	9303      	str	r3, [sp, #12]
 800dd30:	2301      	movs	r3, #1
 800dd32:	9302      	str	r3, [sp, #8]
 800dd34:	f107 030d 	add.w	r3, r7, #13
 800dd38:	9301      	str	r3, [sp, #4]
 800dd3a:	f107 030e 	add.w	r3, r7, #14
 800dd3e:	9300      	str	r3, [sp, #0]
 800dd40:	460b      	mov	r3, r1
 800dd42:	2100      	movs	r1, #0
 800dd44:	6878      	ldr	r0, [r7, #4]
 800dd46:	f7ff fe43 	bl	800d9d0 <VL53L0X_ref_calibration_io>
 800dd4a:	4603      	mov	r3, r0
 800dd4c:	73fb      	strb	r3, [r7, #15]
		VhvSettings, PhaseCal,
		&pVhvSettings, &pPhaseCal,
		1, 1);

	return Status;
 800dd4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800dd52:	4618      	mov	r0, r3
 800dd54:	3710      	adds	r7, #16
 800dd56:	46bd      	mov	sp, r7
 800dd58:	bd80      	pop	{r7, pc}

0800dd5a <VL53L0X_measurement_poll_for_completion>:
	}
	return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev)
{
 800dd5a:	b580      	push	{r7, lr}
 800dd5c:	b086      	sub	sp, #24
 800dd5e:	af00      	add	r7, sp, #0
 800dd60:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800dd62:	2300      	movs	r3, #0
 800dd64:	75fb      	strb	r3, [r7, #23]
	uint8_t NewDataReady = 0;
 800dd66:	2300      	movs	r3, #0
 800dd68:	73fb      	strb	r3, [r7, #15]
	uint32_t LoopNb;

	LOG_FUNCTION_START("");

	LoopNb = 0;
 800dd6a:	2300      	movs	r3, #0
 800dd6c:	613b      	str	r3, [r7, #16]

	do {
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800dd6e:	f107 030f 	add.w	r3, r7, #15
 800dd72:	4619      	mov	r1, r3
 800dd74:	6878      	ldr	r0, [r7, #4]
 800dd76:	f7fe fd97 	bl	800c8a8 <VL53L0X_GetMeasurementDataReady>
 800dd7a:	4603      	mov	r3, r0
 800dd7c:	75fb      	strb	r3, [r7, #23]
		if (Status != 0)
 800dd7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d110      	bne.n	800dda8 <VL53L0X_measurement_poll_for_completion+0x4e>
			break; /* the error is set */

		if (NewDataReady == 1)
 800dd86:	7bfb      	ldrb	r3, [r7, #15]
 800dd88:	2b01      	cmp	r3, #1
 800dd8a:	d00f      	beq.n	800ddac <VL53L0X_measurement_poll_for_completion+0x52>
			break; /* done note that status == 0 */

		LoopNb++;
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	3301      	adds	r3, #1
 800dd90:	613b      	str	r3, [r7, #16]
		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 800dd92:	693b      	ldr	r3, [r7, #16]
 800dd94:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800dd98:	d302      	bcc.n	800dda0 <VL53L0X_measurement_poll_for_completion+0x46>
			Status = VL53L0X_ERROR_TIME_OUT;
 800dd9a:	23f9      	movs	r3, #249	; 0xf9
 800dd9c:	75fb      	strb	r3, [r7, #23]
			break;
 800dd9e:	e006      	b.n	800ddae <VL53L0X_measurement_poll_for_completion+0x54>
		}

		VL53L0X_PollingDelay(Dev);
 800dda0:	6878      	ldr	r0, [r7, #4]
 800dda2:	f002 fc83 	bl	80106ac <VL53L0X_PollingDelay>
		Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 800dda6:	e7e2      	b.n	800dd6e <VL53L0X_measurement_poll_for_completion+0x14>
			break; /* the error is set */
 800dda8:	bf00      	nop
 800ddaa:	e000      	b.n	800ddae <VL53L0X_measurement_poll_for_completion+0x54>
			break; /* done note that status == 0 */
 800ddac:	bf00      	nop
	} while (1);

	LOG_FUNCTION_END(Status);

	return Status;
 800ddae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3718      	adds	r7, #24
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}

0800ddba <VL53L0X_decode_vcsel_period>:


uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg)
{
 800ddba:	b480      	push	{r7}
 800ddbc:	b085      	sub	sp, #20
 800ddbe:	af00      	add	r7, sp, #0
 800ddc0:	4603      	mov	r3, r0
 800ddc2:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real
	 * period in PLL clocks
	 */

	uint8_t vcsel_period_pclks = 0;
 800ddc4:	2300      	movs	r3, #0
 800ddc6:	73fb      	strb	r3, [r7, #15]

	vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 800ddc8:	79fb      	ldrb	r3, [r7, #7]
 800ddca:	3301      	adds	r3, #1
 800ddcc:	b2db      	uxtb	r3, r3
 800ddce:	005b      	lsls	r3, r3, #1
 800ddd0:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_pclks;
 800ddd2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddd4:	4618      	mov	r0, r3
 800ddd6:	3714      	adds	r7, #20
 800ddd8:	46bd      	mov	sp, r7
 800ddda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddde:	4770      	bx	lr

0800dde0 <VL53L0X_encode_vcsel_period>:

uint8_t VL53L0X_encode_vcsel_period(uint8_t vcsel_period_pclks)
{
 800dde0:	b480      	push	{r7}
 800dde2:	b085      	sub	sp, #20
 800dde4:	af00      	add	r7, sp, #0
 800dde6:	4603      	mov	r3, r0
 800dde8:	71fb      	strb	r3, [r7, #7]
	/*!
	 * Converts the encoded VCSEL period register value into the real period
	 * in PLL clocks
	 */

	uint8_t vcsel_period_reg = 0;
 800ddea:	2300      	movs	r3, #0
 800ddec:	73fb      	strb	r3, [r7, #15]

	vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;
 800ddee:	79fb      	ldrb	r3, [r7, #7]
 800ddf0:	085b      	lsrs	r3, r3, #1
 800ddf2:	b2db      	uxtb	r3, r3
 800ddf4:	3b01      	subs	r3, #1
 800ddf6:	73fb      	strb	r3, [r7, #15]

	return vcsel_period_reg;
 800ddf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800ddfa:	4618      	mov	r0, r3
 800ddfc:	3714      	adds	r7, #20
 800ddfe:	46bd      	mov	sp, r7
 800de00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de04:	4770      	bx	lr

0800de06 <VL53L0X_isqrt>:


uint32_t VL53L0X_isqrt(uint32_t num)
{
 800de06:	b480      	push	{r7}
 800de08:	b085      	sub	sp, #20
 800de0a:	af00      	add	r7, sp, #0
 800de0c:	6078      	str	r0, [r7, #4]
	 * Implements an integer square root
	 *
	 * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
	 */

	uint32_t  res = 0;
 800de0e:	2300      	movs	r3, #0
 800de10:	60fb      	str	r3, [r7, #12]
	uint32_t  bit = 1 << 30;
 800de12:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800de16:	60bb      	str	r3, [r7, #8]
	/* The second-to-top bit is set:
	 *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

	 /* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800de18:	e002      	b.n	800de20 <VL53L0X_isqrt+0x1a>
		bit >>= 2;
 800de1a:	68bb      	ldr	r3, [r7, #8]
 800de1c:	089b      	lsrs	r3, r3, #2
 800de1e:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 800de20:	68ba      	ldr	r2, [r7, #8]
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	429a      	cmp	r2, r3
 800de26:	d8f8      	bhi.n	800de1a <VL53L0X_isqrt+0x14>


	while (bit != 0) {
 800de28:	e017      	b.n	800de5a <VL53L0X_isqrt+0x54>
		if (num >= res + bit) {
 800de2a:	68fa      	ldr	r2, [r7, #12]
 800de2c:	68bb      	ldr	r3, [r7, #8]
 800de2e:	4413      	add	r3, r2
 800de30:	687a      	ldr	r2, [r7, #4]
 800de32:	429a      	cmp	r2, r3
 800de34:	d30b      	bcc.n	800de4e <VL53L0X_isqrt+0x48>
			num -= res + bit;
 800de36:	68fa      	ldr	r2, [r7, #12]
 800de38:	68bb      	ldr	r3, [r7, #8]
 800de3a:	4413      	add	r3, r2
 800de3c:	687a      	ldr	r2, [r7, #4]
 800de3e:	1ad3      	subs	r3, r2, r3
 800de40:	607b      	str	r3, [r7, #4]
			res = (res >> 1) + bit;
 800de42:	68fb      	ldr	r3, [r7, #12]
 800de44:	085b      	lsrs	r3, r3, #1
 800de46:	68ba      	ldr	r2, [r7, #8]
 800de48:	4413      	add	r3, r2
 800de4a:	60fb      	str	r3, [r7, #12]
 800de4c:	e002      	b.n	800de54 <VL53L0X_isqrt+0x4e>
		} else
			res >>= 1;
 800de4e:	68fb      	ldr	r3, [r7, #12]
 800de50:	085b      	lsrs	r3, r3, #1
 800de52:	60fb      	str	r3, [r7, #12]

		bit >>= 2;
 800de54:	68bb      	ldr	r3, [r7, #8]
 800de56:	089b      	lsrs	r3, r3, #2
 800de58:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 800de5a:	68bb      	ldr	r3, [r7, #8]
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d1e4      	bne.n	800de2a <VL53L0X_isqrt+0x24>
	}

	return res;
 800de60:	68fb      	ldr	r3, [r7, #12]
}
 800de62:	4618      	mov	r0, r3
 800de64:	3714      	adds	r7, #20
 800de66:	46bd      	mov	sp, r7
 800de68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de6c:	4770      	bx	lr

0800de6e <VL53L0X_device_read_strobe>:
	return res;
}


VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev)
{
 800de6e:	b580      	push	{r7, lr}
 800de70:	b086      	sub	sp, #24
 800de72:	af00      	add	r7, sp, #0
 800de74:	6078      	str	r0, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800de76:	2300      	movs	r3, #0
 800de78:	75fb      	strb	r3, [r7, #23]
	uint8_t strobe;
	uint32_t LoopNb;
	LOG_FUNCTION_START("");

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 800de7a:	2200      	movs	r2, #0
 800de7c:	2183      	movs	r1, #131	; 0x83
 800de7e:	6878      	ldr	r0, [r7, #4]
 800de80:	f002 faf4 	bl	801046c <VL53L0X_WrByte>
 800de84:	4603      	mov	r3, r0
 800de86:	461a      	mov	r2, r3
 800de88:	7dfb      	ldrb	r3, [r7, #23]
 800de8a:	4313      	orrs	r3, r2
 800de8c:	75fb      	strb	r3, [r7, #23]

	/* polling
	 * use timeout to avoid deadlock*/
	if (Status == VL53L0X_ERROR_NONE) {
 800de8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800de92:	2b00      	cmp	r3, #0
 800de94:	d11e      	bne.n	800ded4 <VL53L0X_device_read_strobe+0x66>
		LoopNb = 0;
 800de96:	2300      	movs	r3, #0
 800de98:	613b      	str	r3, [r7, #16]
		do {
			Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 800de9a:	f107 030f 	add.w	r3, r7, #15
 800de9e:	461a      	mov	r2, r3
 800dea0:	2183      	movs	r1, #131	; 0x83
 800dea2:	6878      	ldr	r0, [r7, #4]
 800dea4:	f002 fb64 	bl	8010570 <VL53L0X_RdByte>
 800dea8:	4603      	mov	r3, r0
 800deaa:	75fb      	strb	r3, [r7, #23]
			if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 800deac:	7bfb      	ldrb	r3, [r7, #15]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d10a      	bne.n	800dec8 <VL53L0X_device_read_strobe+0x5a>
 800deb2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d106      	bne.n	800dec8 <VL53L0X_device_read_strobe+0x5a>
					break;

			LoopNb = LoopNb + 1;
 800deba:	693b      	ldr	r3, [r7, #16]
 800debc:	3301      	adds	r3, #1
 800debe:	613b      	str	r3, [r7, #16]
		} while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 800dec0:	693b      	ldr	r3, [r7, #16]
 800dec2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800dec6:	d3e8      	bcc.n	800de9a <VL53L0X_device_read_strobe+0x2c>

		if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 800dec8:	693b      	ldr	r3, [r7, #16]
 800deca:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800dece:	d301      	bcc.n	800ded4 <VL53L0X_device_read_strobe+0x66>
			Status = VL53L0X_ERROR_TIME_OUT;
 800ded0:	23f9      	movs	r3, #249	; 0xf9
 800ded2:	75fb      	strb	r3, [r7, #23]

	}

	Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 800ded4:	2201      	movs	r2, #1
 800ded6:	2183      	movs	r1, #131	; 0x83
 800ded8:	6878      	ldr	r0, [r7, #4]
 800deda:	f002 fac7 	bl	801046c <VL53L0X_WrByte>
 800dede:	4603      	mov	r3, r0
 800dee0:	461a      	mov	r2, r3
 800dee2:	7dfb      	ldrb	r3, [r7, #23]
 800dee4:	4313      	orrs	r3, r2
 800dee6:	75fb      	strb	r3, [r7, #23]

	LOG_FUNCTION_END(Status);
	return Status;
 800dee8:	f997 3017 	ldrsb.w	r3, [r7, #23]

}
 800deec:	4618      	mov	r0, r3
 800deee:	3718      	adds	r7, #24
 800def0:	46bd      	mov	sp, r7
 800def2:	bd80      	pop	{r7, pc}

0800def4 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option)
{
 800def4:	b580      	push	{r7, lr}
 800def6:	b098      	sub	sp, #96	; 0x60
 800def8:	af00      	add	r7, sp, #0
 800defa:	6078      	str	r0, [r7, #4]
 800defc:	460b      	mov	r3, r1
 800defe:	70fb      	strb	r3, [r7, #3]

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800df00:	2300      	movs	r3, #0
 800df02:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t byte;
	uint32_t TmpDWord;
	uint8_t ModuleId;
	uint8_t Revision;
	uint8_t ReferenceSpadCount = 0;
 800df06:	2300      	movs	r3, #0
 800df08:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t ReferenceSpadType = 0;
 800df0c:	2300      	movs	r3, #0
 800df0e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
	uint32_t PartUIDUpper = 0;
 800df12:	2300      	movs	r3, #0
 800df14:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PartUIDLower = 0;
 800df16:	2300      	movs	r3, #0
 800df18:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t OffsetFixed1104_mm = 0;
 800df1a:	2300      	movs	r3, #0
 800df1c:	64bb      	str	r3, [r7, #72]	; 0x48
	int16_t OffsetMicroMeters = 0;
 800df1e:	2300      	movs	r3, #0
 800df20:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
	uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 800df24:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 800df28:	647b      	str	r3, [r7, #68]	; 0x44
	uint32_t DistMeasFixed1104_400_mm = 0;
 800df2a:	2300      	movs	r3, #0
 800df2c:	657b      	str	r3, [r7, #84]	; 0x54
	uint32_t SignalRateMeasFixed1104_400_mm = 0;
 800df2e:	2300      	movs	r3, #0
 800df30:	653b      	str	r3, [r7, #80]	; 0x50
	char ProductId[19];
	char *ProductId_tmp;
	uint8_t ReadDataFromDeviceDone;
	FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 800df32:	2300      	movs	r3, #0
 800df34:	643b      	str	r3, [r7, #64]	; 0x40
	int i;


	LOG_FUNCTION_START("");

	ReadDataFromDeviceDone = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800df3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			ReadDataFromDeviceDone);

	/* This access is done only once after that a GetDeviceInfo or
	 * datainit is done*/
	if (ReadDataFromDeviceDone != 7) {
 800df40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800df44:	2b07      	cmp	r3, #7
 800df46:	f000 8408 	beq.w	800e75a <VL53L0X_get_info_from_device+0x866>

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800df4a:	2201      	movs	r2, #1
 800df4c:	2180      	movs	r1, #128	; 0x80
 800df4e:	6878      	ldr	r0, [r7, #4]
 800df50:	f002 fa8c 	bl	801046c <VL53L0X_WrByte>
 800df54:	4603      	mov	r3, r0
 800df56:	461a      	mov	r2, r3
 800df58:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df5c:	4313      	orrs	r3, r2
 800df5e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800df62:	2201      	movs	r2, #1
 800df64:	21ff      	movs	r1, #255	; 0xff
 800df66:	6878      	ldr	r0, [r7, #4]
 800df68:	f002 fa80 	bl	801046c <VL53L0X_WrByte>
 800df6c:	4603      	mov	r3, r0
 800df6e:	461a      	mov	r2, r3
 800df70:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df74:	4313      	orrs	r3, r2
 800df76:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 800df7a:	2200      	movs	r2, #0
 800df7c:	2100      	movs	r1, #0
 800df7e:	6878      	ldr	r0, [r7, #4]
 800df80:	f002 fa74 	bl	801046c <VL53L0X_WrByte>
 800df84:	4603      	mov	r3, r0
 800df86:	461a      	mov	r2, r3
 800df88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800df8c:	4313      	orrs	r3, r2
 800df8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800df92:	2206      	movs	r2, #6
 800df94:	21ff      	movs	r1, #255	; 0xff
 800df96:	6878      	ldr	r0, [r7, #4]
 800df98:	f002 fa68 	bl	801046c <VL53L0X_WrByte>
 800df9c:	4603      	mov	r3, r0
 800df9e:	461a      	mov	r2, r3
 800dfa0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dfa4:	4313      	orrs	r3, r2
 800dfa6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800dfaa:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800dfae:	461a      	mov	r2, r3
 800dfb0:	2183      	movs	r1, #131	; 0x83
 800dfb2:	6878      	ldr	r0, [r7, #4]
 800dfb4:	f002 fadc 	bl	8010570 <VL53L0X_RdByte>
 800dfb8:	4603      	mov	r3, r0
 800dfba:	461a      	mov	r2, r3
 800dfbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dfc0:	4313      	orrs	r3, r2
 800dfc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte|4);
 800dfc6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800dfca:	f043 0304 	orr.w	r3, r3, #4
 800dfce:	b2db      	uxtb	r3, r3
 800dfd0:	461a      	mov	r2, r3
 800dfd2:	2183      	movs	r1, #131	; 0x83
 800dfd4:	6878      	ldr	r0, [r7, #4]
 800dfd6:	f002 fa49 	bl	801046c <VL53L0X_WrByte>
 800dfda:	4603      	mov	r3, r0
 800dfdc:	461a      	mov	r2, r3
 800dfde:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dfe2:	4313      	orrs	r3, r2
 800dfe4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 800dfe8:	2207      	movs	r2, #7
 800dfea:	21ff      	movs	r1, #255	; 0xff
 800dfec:	6878      	ldr	r0, [r7, #4]
 800dfee:	f002 fa3d 	bl	801046c <VL53L0X_WrByte>
 800dff2:	4603      	mov	r3, r0
 800dff4:	461a      	mov	r2, r3
 800dff6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800dffa:	4313      	orrs	r3, r2
 800dffc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 800e000:	2201      	movs	r2, #1
 800e002:	2181      	movs	r1, #129	; 0x81
 800e004:	6878      	ldr	r0, [r7, #4]
 800e006:	f002 fa31 	bl	801046c <VL53L0X_WrByte>
 800e00a:	4603      	mov	r3, r0
 800e00c:	461a      	mov	r2, r3
 800e00e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e012:	4313      	orrs	r3, r2
 800e014:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_PollingDelay(Dev);
 800e018:	6878      	ldr	r0, [r7, #4]
 800e01a:	f002 fb47 	bl	80106ac <VL53L0X_PollingDelay>
 800e01e:	4603      	mov	r3, r0
 800e020:	461a      	mov	r2, r3
 800e022:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e026:	4313      	orrs	r3, r2
 800e028:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 800e02c:	2201      	movs	r2, #1
 800e02e:	2180      	movs	r1, #128	; 0x80
 800e030:	6878      	ldr	r0, [r7, #4]
 800e032:	f002 fa1b 	bl	801046c <VL53L0X_WrByte>
 800e036:	4603      	mov	r3, r0
 800e038:	461a      	mov	r2, r3
 800e03a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e03e:	4313      	orrs	r3, r2
 800e040:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		if (((option & 1) == 1) &&
 800e044:	78fb      	ldrb	r3, [r7, #3]
 800e046:	f003 0301 	and.w	r3, r3, #1
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	f000 8098 	beq.w	800e180 <VL53L0X_get_info_from_device+0x28c>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800e050:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e054:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800e058:	2b00      	cmp	r3, #0
 800e05a:	f040 8091 	bne.w	800e180 <VL53L0X_get_info_from_device+0x28c>
			Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 800e05e:	226b      	movs	r2, #107	; 0x6b
 800e060:	2194      	movs	r1, #148	; 0x94
 800e062:	6878      	ldr	r0, [r7, #4]
 800e064:	f002 fa02 	bl	801046c <VL53L0X_WrByte>
 800e068:	4603      	mov	r3, r0
 800e06a:	461a      	mov	r2, r3
 800e06c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e070:	4313      	orrs	r3, r2
 800e072:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e076:	6878      	ldr	r0, [r7, #4]
 800e078:	f7ff fef9 	bl	800de6e <VL53L0X_device_read_strobe>
 800e07c:	4603      	mov	r3, r0
 800e07e:	461a      	mov	r2, r3
 800e080:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e084:	4313      	orrs	r3, r2
 800e086:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e08a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e08e:	461a      	mov	r2, r3
 800e090:	2190      	movs	r1, #144	; 0x90
 800e092:	6878      	ldr	r0, [r7, #4]
 800e094:	f002 face 	bl	8010634 <VL53L0X_RdDWord>
 800e098:	4603      	mov	r3, r0
 800e09a:	461a      	mov	r2, r3
 800e09c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e0a0:	4313      	orrs	r3, r2
 800e0a2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 800e0a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0a8:	0a1b      	lsrs	r3, r3, #8
 800e0aa:	b2db      	uxtb	r3, r3
 800e0ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e0b0:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
			ReferenceSpadType  = (uint8_t)((TmpDWord >> 15) & 0x01);
 800e0b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0b6:	0bdb      	lsrs	r3, r3, #15
 800e0b8:	b2db      	uxtb	r3, r3
 800e0ba:	f003 0301 	and.w	r3, r3, #1
 800e0be:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 800e0c2:	2224      	movs	r2, #36	; 0x24
 800e0c4:	2194      	movs	r1, #148	; 0x94
 800e0c6:	6878      	ldr	r0, [r7, #4]
 800e0c8:	f002 f9d0 	bl	801046c <VL53L0X_WrByte>
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	461a      	mov	r2, r3
 800e0d0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e0d4:	4313      	orrs	r3, r2
 800e0d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e0da:	6878      	ldr	r0, [r7, #4]
 800e0dc:	f7ff fec7 	bl	800de6e <VL53L0X_device_read_strobe>
 800e0e0:	4603      	mov	r3, r0
 800e0e2:	461a      	mov	r2, r3
 800e0e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e0e8:	4313      	orrs	r3, r2
 800e0ea:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e0ee:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e0f2:	461a      	mov	r2, r3
 800e0f4:	2190      	movs	r1, #144	; 0x90
 800e0f6:	6878      	ldr	r0, [r7, #4]
 800e0f8:	f002 fa9c 	bl	8010634 <VL53L0X_RdDWord>
 800e0fc:	4603      	mov	r3, r0
 800e0fe:	461a      	mov	r2, r3
 800e100:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e104:	4313      	orrs	r3, r2
 800e106:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f


			NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24)
 800e10a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e10c:	0e1b      	lsrs	r3, r3, #24
 800e10e:	b2db      	uxtb	r3, r3
 800e110:	723b      	strb	r3, [r7, #8]
				& 0xff);
			NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16)
 800e112:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e114:	0c1b      	lsrs	r3, r3, #16
 800e116:	b2db      	uxtb	r3, r3
 800e118:	727b      	strb	r3, [r7, #9]
				& 0xff);
			NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8)
 800e11a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e11c:	0a1b      	lsrs	r3, r3, #8
 800e11e:	b2db      	uxtb	r3, r3
 800e120:	72bb      	strb	r3, [r7, #10]
				& 0xff);
			NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 800e122:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e124:	b2db      	uxtb	r3, r3
 800e126:	72fb      	strb	r3, [r7, #11]

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 800e128:	2225      	movs	r2, #37	; 0x25
 800e12a:	2194      	movs	r1, #148	; 0x94
 800e12c:	6878      	ldr	r0, [r7, #4]
 800e12e:	f002 f99d 	bl	801046c <VL53L0X_WrByte>
 800e132:	4603      	mov	r3, r0
 800e134:	461a      	mov	r2, r3
 800e136:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e13a:	4313      	orrs	r3, r2
 800e13c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e140:	6878      	ldr	r0, [r7, #4]
 800e142:	f7ff fe94 	bl	800de6e <VL53L0X_device_read_strobe>
 800e146:	4603      	mov	r3, r0
 800e148:	461a      	mov	r2, r3
 800e14a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e14e:	4313      	orrs	r3, r2
 800e150:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e154:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e158:	461a      	mov	r2, r3
 800e15a:	2190      	movs	r1, #144	; 0x90
 800e15c:	6878      	ldr	r0, [r7, #4]
 800e15e:	f002 fa69 	bl	8010634 <VL53L0X_RdDWord>
 800e162:	4603      	mov	r3, r0
 800e164:	461a      	mov	r2, r3
 800e166:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e16a:	4313      	orrs	r3, r2
 800e16c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24)
 800e170:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e172:	0e1b      	lsrs	r3, r3, #24
 800e174:	b2db      	uxtb	r3, r3
 800e176:	733b      	strb	r3, [r7, #12]
				& 0xff);
			NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16)
 800e178:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e17a:	0c1b      	lsrs	r3, r3, #16
 800e17c:	b2db      	uxtb	r3, r3
 800e17e:	737b      	strb	r3, [r7, #13]
				& 0xff);
		}

		if (((option & 2) == 2) &&
 800e180:	78fb      	ldrb	r3, [r7, #3]
 800e182:	f003 0302 	and.w	r3, r3, #2
 800e186:	2b00      	cmp	r3, #0
 800e188:	f000 8189 	beq.w	800e49e <VL53L0X_get_info_from_device+0x5aa>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800e18c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e190:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800e194:	2b00      	cmp	r3, #0
 800e196:	f040 8182 	bne.w	800e49e <VL53L0X_get_info_from_device+0x5aa>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 800e19a:	2202      	movs	r2, #2
 800e19c:	2194      	movs	r1, #148	; 0x94
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f002 f964 	bl	801046c <VL53L0X_WrByte>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	461a      	mov	r2, r3
 800e1a8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e1ac:	4313      	orrs	r3, r2
 800e1ae:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e1b2:	6878      	ldr	r0, [r7, #4]
 800e1b4:	f7ff fe5b 	bl	800de6e <VL53L0X_device_read_strobe>
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	461a      	mov	r2, r3
 800e1bc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e1c0:	4313      	orrs	r3, r2
 800e1c2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 800e1c6:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	2190      	movs	r1, #144	; 0x90
 800e1ce:	6878      	ldr	r0, [r7, #4]
 800e1d0:	f002 f9ce 	bl	8010570 <VL53L0X_RdByte>
 800e1d4:	4603      	mov	r3, r0
 800e1d6:	461a      	mov	r2, r3
 800e1d8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e1dc:	4313      	orrs	r3, r2
 800e1de:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800e1e2:	227b      	movs	r2, #123	; 0x7b
 800e1e4:	2194      	movs	r1, #148	; 0x94
 800e1e6:	6878      	ldr	r0, [r7, #4]
 800e1e8:	f002 f940 	bl	801046c <VL53L0X_WrByte>
 800e1ec:	4603      	mov	r3, r0
 800e1ee:	461a      	mov	r2, r3
 800e1f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e1f4:	4313      	orrs	r3, r2
 800e1f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e1fa:	6878      	ldr	r0, [r7, #4]
 800e1fc:	f7ff fe37 	bl	800de6e <VL53L0X_device_read_strobe>
 800e200:	4603      	mov	r3, r0
 800e202:	461a      	mov	r2, r3
 800e204:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e208:	4313      	orrs	r3, r2
 800e20a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 800e20e:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800e212:	461a      	mov	r2, r3
 800e214:	2190      	movs	r1, #144	; 0x90
 800e216:	6878      	ldr	r0, [r7, #4]
 800e218:	f002 f9aa 	bl	8010570 <VL53L0X_RdByte>
 800e21c:	4603      	mov	r3, r0
 800e21e:	461a      	mov	r2, r3
 800e220:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e224:	4313      	orrs	r3, r2
 800e226:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 800e22a:	2277      	movs	r2, #119	; 0x77
 800e22c:	2194      	movs	r1, #148	; 0x94
 800e22e:	6878      	ldr	r0, [r7, #4]
 800e230:	f002 f91c 	bl	801046c <VL53L0X_WrByte>
 800e234:	4603      	mov	r3, r0
 800e236:	461a      	mov	r2, r3
 800e238:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e23c:	4313      	orrs	r3, r2
 800e23e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e242:	6878      	ldr	r0, [r7, #4]
 800e244:	f7ff fe13 	bl	800de6e <VL53L0X_device_read_strobe>
 800e248:	4603      	mov	r3, r0
 800e24a:	461a      	mov	r2, r3
 800e24c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e250:	4313      	orrs	r3, r2
 800e252:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e256:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e25a:	461a      	mov	r2, r3
 800e25c:	2190      	movs	r1, #144	; 0x90
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f002 f9e8 	bl	8010634 <VL53L0X_RdDWord>
 800e264:	4603      	mov	r3, r0
 800e266:	461a      	mov	r2, r3
 800e268:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e26c:	4313      	orrs	r3, r2
 800e26e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 800e272:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e274:	0e5b      	lsrs	r3, r3, #25
 800e276:	b2db      	uxtb	r3, r3
 800e278:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e27c:	b2db      	uxtb	r3, r3
 800e27e:	743b      	strb	r3, [r7, #16]
			ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 800e280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e282:	0c9b      	lsrs	r3, r3, #18
 800e284:	b2db      	uxtb	r3, r3
 800e286:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e28a:	b2db      	uxtb	r3, r3
 800e28c:	747b      	strb	r3, [r7, #17]
			ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 800e28e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e290:	0adb      	lsrs	r3, r3, #11
 800e292:	b2db      	uxtb	r3, r3
 800e294:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e298:	b2db      	uxtb	r3, r3
 800e29a:	74bb      	strb	r3, [r7, #18]
			ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 800e29c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e29e:	091b      	lsrs	r3, r3, #4
 800e2a0:	b2db      	uxtb	r3, r3
 800e2a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e2a6:	b2db      	uxtb	r3, r3
 800e2a8:	74fb      	strb	r3, [r7, #19]

			byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 800e2aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2ac:	b2db      	uxtb	r3, r3
 800e2ae:	00db      	lsls	r3, r3, #3
 800e2b0:	b2db      	uxtb	r3, r3
 800e2b2:	f003 0378 	and.w	r3, r3, #120	; 0x78
 800e2b6:	b2db      	uxtb	r3, r3
 800e2b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 800e2bc:	2278      	movs	r2, #120	; 0x78
 800e2be:	2194      	movs	r1, #148	; 0x94
 800e2c0:	6878      	ldr	r0, [r7, #4]
 800e2c2:	f002 f8d3 	bl	801046c <VL53L0X_WrByte>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	461a      	mov	r2, r3
 800e2ca:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e2ce:	4313      	orrs	r3, r2
 800e2d0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e2d4:	6878      	ldr	r0, [r7, #4]
 800e2d6:	f7ff fdca 	bl	800de6e <VL53L0X_device_read_strobe>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	461a      	mov	r2, r3
 800e2de:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e2e2:	4313      	orrs	r3, r2
 800e2e4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e2e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e2ec:	461a      	mov	r2, r3
 800e2ee:	2190      	movs	r1, #144	; 0x90
 800e2f0:	6878      	ldr	r0, [r7, #4]
 800e2f2:	f002 f99f 	bl	8010634 <VL53L0X_RdDWord>
 800e2f6:	4603      	mov	r3, r0
 800e2f8:	461a      	mov	r2, r3
 800e2fa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e2fe:	4313      	orrs	r3, r2
 800e300:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[4] = (char)(byte +
					((TmpDWord >> 29) & 0x07f));
 800e304:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e306:	0f5b      	lsrs	r3, r3, #29
 800e308:	b2db      	uxtb	r3, r3
 800e30a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e30e:	b2da      	uxtb	r2, r3
			ProductId[4] = (char)(byte +
 800e310:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e314:	4413      	add	r3, r2
 800e316:	b2db      	uxtb	r3, r3
 800e318:	753b      	strb	r3, [r7, #20]
			ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 800e31a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e31c:	0d9b      	lsrs	r3, r3, #22
 800e31e:	b2db      	uxtb	r3, r3
 800e320:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e324:	b2db      	uxtb	r3, r3
 800e326:	757b      	strb	r3, [r7, #21]
			ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 800e328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e32a:	0bdb      	lsrs	r3, r3, #15
 800e32c:	b2db      	uxtb	r3, r3
 800e32e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e332:	b2db      	uxtb	r3, r3
 800e334:	75bb      	strb	r3, [r7, #22]
			ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 800e336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e338:	0a1b      	lsrs	r3, r3, #8
 800e33a:	b2db      	uxtb	r3, r3
 800e33c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e340:	b2db      	uxtb	r3, r3
 800e342:	75fb      	strb	r3, [r7, #23]
			ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 800e344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e346:	085b      	lsrs	r3, r3, #1
 800e348:	b2db      	uxtb	r3, r3
 800e34a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e34e:	b2db      	uxtb	r3, r3
 800e350:	763b      	strb	r3, [r7, #24]

			byte = (uint8_t)((TmpDWord & 0x001) << 6);
 800e352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e354:	b2db      	uxtb	r3, r3
 800e356:	019b      	lsls	r3, r3, #6
 800e358:	b2db      	uxtb	r3, r3
 800e35a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e35e:	b2db      	uxtb	r3, r3
 800e360:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 800e364:	2279      	movs	r2, #121	; 0x79
 800e366:	2194      	movs	r1, #148	; 0x94
 800e368:	6878      	ldr	r0, [r7, #4]
 800e36a:	f002 f87f 	bl	801046c <VL53L0X_WrByte>
 800e36e:	4603      	mov	r3, r0
 800e370:	461a      	mov	r2, r3
 800e372:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e376:	4313      	orrs	r3, r2
 800e378:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800e37c:	6878      	ldr	r0, [r7, #4]
 800e37e:	f7ff fd76 	bl	800de6e <VL53L0X_device_read_strobe>
 800e382:	4603      	mov	r3, r0
 800e384:	461a      	mov	r2, r3
 800e386:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e38a:	4313      	orrs	r3, r2
 800e38c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e390:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e394:	461a      	mov	r2, r3
 800e396:	2190      	movs	r1, #144	; 0x90
 800e398:	6878      	ldr	r0, [r7, #4]
 800e39a:	f002 f94b 	bl	8010634 <VL53L0X_RdDWord>
 800e39e:	4603      	mov	r3, r0
 800e3a0:	461a      	mov	r2, r3
 800e3a2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e3a6:	4313      	orrs	r3, r2
 800e3a8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[9] = (char)(byte +
					((TmpDWord >> 26) & 0x07f));
 800e3ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ae:	0e9b      	lsrs	r3, r3, #26
 800e3b0:	b2db      	uxtb	r3, r3
 800e3b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3b6:	b2da      	uxtb	r2, r3
			ProductId[9] = (char)(byte +
 800e3b8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e3bc:	4413      	add	r3, r2
 800e3be:	b2db      	uxtb	r3, r3
 800e3c0:	767b      	strb	r3, [r7, #25]
			ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 800e3c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3c4:	0cdb      	lsrs	r3, r3, #19
 800e3c6:	b2db      	uxtb	r3, r3
 800e3c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3cc:	b2db      	uxtb	r3, r3
 800e3ce:	76bb      	strb	r3, [r7, #26]
			ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 800e3d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d2:	0b1b      	lsrs	r3, r3, #12
 800e3d4:	b2db      	uxtb	r3, r3
 800e3d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3da:	b2db      	uxtb	r3, r3
 800e3dc:	76fb      	strb	r3, [r7, #27]
			ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 800e3de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3e0:	095b      	lsrs	r3, r3, #5
 800e3e2:	b2db      	uxtb	r3, r3
 800e3e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3e8:	b2db      	uxtb	r3, r3
 800e3ea:	773b      	strb	r3, [r7, #28]

			byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 800e3ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3ee:	b2db      	uxtb	r3, r3
 800e3f0:	009b      	lsls	r3, r3, #2
 800e3f2:	b2db      	uxtb	r3, r3
 800e3f4:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 800e3f8:	b2db      	uxtb	r3, r3
 800e3fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 800e3fe:	227a      	movs	r2, #122	; 0x7a
 800e400:	2194      	movs	r1, #148	; 0x94
 800e402:	6878      	ldr	r0, [r7, #4]
 800e404:	f002 f832 	bl	801046c <VL53L0X_WrByte>
 800e408:	4603      	mov	r3, r0
 800e40a:	461a      	mov	r2, r3
 800e40c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e410:	4313      	orrs	r3, r2
 800e412:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_device_read_strobe(Dev);
 800e416:	6878      	ldr	r0, [r7, #4]
 800e418:	f7ff fd29 	bl	800de6e <VL53L0X_device_read_strobe>
 800e41c:	4603      	mov	r3, r0
 800e41e:	461a      	mov	r2, r3
 800e420:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e424:	4313      	orrs	r3, r2
 800e426:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e42a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e42e:	461a      	mov	r2, r3
 800e430:	2190      	movs	r1, #144	; 0x90
 800e432:	6878      	ldr	r0, [r7, #4]
 800e434:	f002 f8fe 	bl	8010634 <VL53L0X_RdDWord>
 800e438:	4603      	mov	r3, r0
 800e43a:	461a      	mov	r2, r3
 800e43c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e440:	4313      	orrs	r3, r2
 800e442:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			ProductId[13] = (char)(byte +
					((TmpDWord >> 30) & 0x07f));
 800e446:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e448:	0f9b      	lsrs	r3, r3, #30
 800e44a:	b2db      	uxtb	r3, r3
 800e44c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e450:	b2da      	uxtb	r2, r3
			ProductId[13] = (char)(byte +
 800e452:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e456:	4413      	add	r3, r2
 800e458:	b2db      	uxtb	r3, r3
 800e45a:	777b      	strb	r3, [r7, #29]
			ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 800e45c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e45e:	0ddb      	lsrs	r3, r3, #23
 800e460:	b2db      	uxtb	r3, r3
 800e462:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e466:	b2db      	uxtb	r3, r3
 800e468:	77bb      	strb	r3, [r7, #30]
			ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 800e46a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e46c:	0c1b      	lsrs	r3, r3, #16
 800e46e:	b2db      	uxtb	r3, r3
 800e470:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e474:	b2db      	uxtb	r3, r3
 800e476:	77fb      	strb	r3, [r7, #31]
			ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 800e478:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e47a:	0a5b      	lsrs	r3, r3, #9
 800e47c:	b2db      	uxtb	r3, r3
 800e47e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e482:	b2db      	uxtb	r3, r3
 800e484:	f887 3020 	strb.w	r3, [r7, #32]
			ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 800e488:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e48a:	089b      	lsrs	r3, r3, #2
 800e48c:	b2db      	uxtb	r3, r3
 800e48e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e492:	b2db      	uxtb	r3, r3
 800e494:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			ProductId[18] = '\0';
 800e498:	2300      	movs	r3, #0
 800e49a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

		}

		if (((option & 4) == 4) &&
 800e49e:	78fb      	ldrb	r3, [r7, #3]
 800e4a0:	f003 0304 	and.w	r3, r3, #4
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	f000 80f1 	beq.w	800e68c <VL53L0X_get_info_from_device+0x798>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800e4aa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e4ae:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	f040 80ea 	bne.w	800e68c <VL53L0X_get_info_from_device+0x798>

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 800e4b8:	227b      	movs	r2, #123	; 0x7b
 800e4ba:	2194      	movs	r1, #148	; 0x94
 800e4bc:	6878      	ldr	r0, [r7, #4]
 800e4be:	f001 ffd5 	bl	801046c <VL53L0X_WrByte>
 800e4c2:	4603      	mov	r3, r0
 800e4c4:	461a      	mov	r2, r3
 800e4c6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e4ca:	4313      	orrs	r3, r2
 800e4cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e4d0:	6878      	ldr	r0, [r7, #4]
 800e4d2:	f7ff fccc 	bl	800de6e <VL53L0X_device_read_strobe>
 800e4d6:	4603      	mov	r3, r0
 800e4d8:	461a      	mov	r2, r3
 800e4da:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e4de:	4313      	orrs	r3, r2
 800e4e0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 800e4e4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e4e8:	461a      	mov	r2, r3
 800e4ea:	2190      	movs	r1, #144	; 0x90
 800e4ec:	6878      	ldr	r0, [r7, #4]
 800e4ee:	f002 f8a1 	bl	8010634 <VL53L0X_RdDWord>
 800e4f2:	4603      	mov	r3, r0
 800e4f4:	461a      	mov	r2, r3
 800e4f6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e4fa:	4313      	orrs	r3, r2
 800e4fc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 800e500:	227c      	movs	r2, #124	; 0x7c
 800e502:	2194      	movs	r1, #148	; 0x94
 800e504:	6878      	ldr	r0, [r7, #4]
 800e506:	f001 ffb1 	bl	801046c <VL53L0X_WrByte>
 800e50a:	4603      	mov	r3, r0
 800e50c:	461a      	mov	r2, r3
 800e50e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e512:	4313      	orrs	r3, r2
 800e514:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e518:	6878      	ldr	r0, [r7, #4]
 800e51a:	f7ff fca8 	bl	800de6e <VL53L0X_device_read_strobe>
 800e51e:	4603      	mov	r3, r0
 800e520:	461a      	mov	r2, r3
 800e522:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e526:	4313      	orrs	r3, r2
 800e528:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 800e52c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800e530:	461a      	mov	r2, r3
 800e532:	2190      	movs	r1, #144	; 0x90
 800e534:	6878      	ldr	r0, [r7, #4]
 800e536:	f002 f87d 	bl	8010634 <VL53L0X_RdDWord>
 800e53a:	4603      	mov	r3, r0
 800e53c:	461a      	mov	r2, r3
 800e53e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e542:	4313      	orrs	r3, r2
 800e544:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 800e548:	2273      	movs	r2, #115	; 0x73
 800e54a:	2194      	movs	r1, #148	; 0x94
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f001 ff8d 	bl	801046c <VL53L0X_WrByte>
 800e552:	4603      	mov	r3, r0
 800e554:	461a      	mov	r2, r3
 800e556:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e55a:	4313      	orrs	r3, r2
 800e55c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e560:	6878      	ldr	r0, [r7, #4]
 800e562:	f7ff fc84 	bl	800de6e <VL53L0X_device_read_strobe>
 800e566:	4603      	mov	r3, r0
 800e568:	461a      	mov	r2, r3
 800e56a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e56e:	4313      	orrs	r3, r2
 800e570:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e574:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e578:	461a      	mov	r2, r3
 800e57a:	2190      	movs	r1, #144	; 0x90
 800e57c:	6878      	ldr	r0, [r7, #4]
 800e57e:	f002 f859 	bl	8010634 <VL53L0X_RdDWord>
 800e582:	4603      	mov	r3, r0
 800e584:	461a      	mov	r2, r3
 800e586:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e58a:	4313      	orrs	r3, r2
 800e58c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm = (TmpDWord &
				0x0000000ff) << 8;
 800e590:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e592:	021b      	lsls	r3, r3, #8
			SignalRateMeasFixed1104_400_mm = (TmpDWord &
 800e594:	b29b      	uxth	r3, r3
 800e596:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 800e598:	2274      	movs	r2, #116	; 0x74
 800e59a:	2194      	movs	r1, #148	; 0x94
 800e59c:	6878      	ldr	r0, [r7, #4]
 800e59e:	f001 ff65 	bl	801046c <VL53L0X_WrByte>
 800e5a2:	4603      	mov	r3, r0
 800e5a4:	461a      	mov	r2, r3
 800e5a6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e5aa:	4313      	orrs	r3, r2
 800e5ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e5b0:	6878      	ldr	r0, [r7, #4]
 800e5b2:	f7ff fc5c 	bl	800de6e <VL53L0X_device_read_strobe>
 800e5b6:	4603      	mov	r3, r0
 800e5b8:	461a      	mov	r2, r3
 800e5ba:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e5be:	4313      	orrs	r3, r2
 800e5c0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e5c4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e5c8:	461a      	mov	r2, r3
 800e5ca:	2190      	movs	r1, #144	; 0x90
 800e5cc:	6878      	ldr	r0, [r7, #4]
 800e5ce:	f002 f831 	bl	8010634 <VL53L0X_RdDWord>
 800e5d2:	4603      	mov	r3, r0
 800e5d4:	461a      	mov	r2, r3
 800e5d6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e5da:	4313      	orrs	r3, r2
 800e5dc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
				0xff000000) >> 24);
 800e5e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e5e2:	0e1b      	lsrs	r3, r3, #24
			SignalRateMeasFixed1104_400_mm |= ((TmpDWord &
 800e5e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e5e6:	4313      	orrs	r3, r2
 800e5e8:	653b      	str	r3, [r7, #80]	; 0x50

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 800e5ea:	2275      	movs	r2, #117	; 0x75
 800e5ec:	2194      	movs	r1, #148	; 0x94
 800e5ee:	6878      	ldr	r0, [r7, #4]
 800e5f0:	f001 ff3c 	bl	801046c <VL53L0X_WrByte>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	461a      	mov	r2, r3
 800e5f8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e5fc:	4313      	orrs	r3, r2
 800e5fe:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e602:	6878      	ldr	r0, [r7, #4]
 800e604:	f7ff fc33 	bl	800de6e <VL53L0X_device_read_strobe>
 800e608:	4603      	mov	r3, r0
 800e60a:	461a      	mov	r2, r3
 800e60c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e610:	4313      	orrs	r3, r2
 800e612:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e616:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e61a:	461a      	mov	r2, r3
 800e61c:	2190      	movs	r1, #144	; 0x90
 800e61e:	6878      	ldr	r0, [r7, #4]
 800e620:	f002 f808 	bl	8010634 <VL53L0X_RdDWord>
 800e624:	4603      	mov	r3, r0
 800e626:	461a      	mov	r2, r3
 800e628:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e62c:	4313      	orrs	r3, r2
 800e62e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
							<< 8;
 800e632:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e634:	021b      	lsls	r3, r3, #8
			DistMeasFixed1104_400_mm = (TmpDWord & 0x0000000ff)
 800e636:	b29b      	uxth	r3, r3
 800e638:	657b      	str	r3, [r7, #84]	; 0x54

			Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 800e63a:	2276      	movs	r2, #118	; 0x76
 800e63c:	2194      	movs	r1, #148	; 0x94
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f001 ff14 	bl	801046c <VL53L0X_WrByte>
 800e644:	4603      	mov	r3, r0
 800e646:	461a      	mov	r2, r3
 800e648:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e64c:	4313      	orrs	r3, r2
 800e64e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_device_read_strobe(Dev);
 800e652:	6878      	ldr	r0, [r7, #4]
 800e654:	f7ff fc0b 	bl	800de6e <VL53L0X_device_read_strobe>
 800e658:	4603      	mov	r3, r0
 800e65a:	461a      	mov	r2, r3
 800e65c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e660:	4313      	orrs	r3, r2
 800e662:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 800e666:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800e66a:	461a      	mov	r2, r3
 800e66c:	2190      	movs	r1, #144	; 0x90
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f001 ffe0 	bl	8010634 <VL53L0X_RdDWord>
 800e674:	4603      	mov	r3, r0
 800e676:	461a      	mov	r2, r3
 800e678:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e67c:	4313      	orrs	r3, r2
 800e67e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
							>> 24);
 800e682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e684:	0e1b      	lsrs	r3, r3, #24
			DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000)
 800e686:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e688:	4313      	orrs	r3, r2
 800e68a:	657b      	str	r3, [r7, #84]	; 0x54
		}

		Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 800e68c:	2200      	movs	r2, #0
 800e68e:	2181      	movs	r1, #129	; 0x81
 800e690:	6878      	ldr	r0, [r7, #4]
 800e692:	f001 feeb 	bl	801046c <VL53L0X_WrByte>
 800e696:	4603      	mov	r3, r0
 800e698:	461a      	mov	r2, r3
 800e69a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e69e:	4313      	orrs	r3, r2
 800e6a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 800e6a4:	2206      	movs	r2, #6
 800e6a6:	21ff      	movs	r1, #255	; 0xff
 800e6a8:	6878      	ldr	r0, [r7, #4]
 800e6aa:	f001 fedf 	bl	801046c <VL53L0X_WrByte>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	461a      	mov	r2, r3
 800e6b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e6b6:	4313      	orrs	r3, r2
 800e6b8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 800e6bc:	f107 0337 	add.w	r3, r7, #55	; 0x37
 800e6c0:	461a      	mov	r2, r3
 800e6c2:	2183      	movs	r1, #131	; 0x83
 800e6c4:	6878      	ldr	r0, [r7, #4]
 800e6c6:	f001 ff53 	bl	8010570 <VL53L0X_RdByte>
 800e6ca:	4603      	mov	r3, r0
 800e6cc:	461a      	mov	r2, r3
 800e6ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e6d2:	4313      	orrs	r3, r2
 800e6d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x83, byte&0xfb);
 800e6d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e6dc:	f023 0304 	bic.w	r3, r3, #4
 800e6e0:	b2db      	uxtb	r3, r3
 800e6e2:	461a      	mov	r2, r3
 800e6e4:	2183      	movs	r1, #131	; 0x83
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f001 fec0 	bl	801046c <VL53L0X_WrByte>
 800e6ec:	4603      	mov	r3, r0
 800e6ee:	461a      	mov	r2, r3
 800e6f0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e6f4:	4313      	orrs	r3, r2
 800e6f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800e6fa:	2201      	movs	r2, #1
 800e6fc:	21ff      	movs	r1, #255	; 0xff
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f001 feb4 	bl	801046c <VL53L0X_WrByte>
 800e704:	4603      	mov	r3, r0
 800e706:	461a      	mov	r2, r3
 800e708:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e70c:	4313      	orrs	r3, r2
 800e70e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 800e712:	2201      	movs	r2, #1
 800e714:	2100      	movs	r1, #0
 800e716:	6878      	ldr	r0, [r7, #4]
 800e718:	f001 fea8 	bl	801046c <VL53L0X_WrByte>
 800e71c:	4603      	mov	r3, r0
 800e71e:	461a      	mov	r2, r3
 800e720:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e724:	4313      	orrs	r3, r2
 800e726:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

		Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800e72a:	2200      	movs	r2, #0
 800e72c:	21ff      	movs	r1, #255	; 0xff
 800e72e:	6878      	ldr	r0, [r7, #4]
 800e730:	f001 fe9c 	bl	801046c <VL53L0X_WrByte>
 800e734:	4603      	mov	r3, r0
 800e736:	461a      	mov	r2, r3
 800e738:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e73c:	4313      	orrs	r3, r2
 800e73e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 800e742:	2200      	movs	r2, #0
 800e744:	2180      	movs	r1, #128	; 0x80
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	f001 fe90 	bl	801046c <VL53L0X_WrByte>
 800e74c:	4603      	mov	r3, r0
 800e74e:	461a      	mov	r2, r3
 800e750:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800e754:	4313      	orrs	r3, r2
 800e756:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	}

	if ((Status == VL53L0X_ERROR_NONE) &&
 800e75a:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
 800e75e:	2b00      	cmp	r3, #0
 800e760:	f040 808f 	bne.w	800e882 <VL53L0X_get_info_from_device+0x98e>
 800e764:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e768:	2b07      	cmp	r3, #7
 800e76a:	f000 808a 	beq.w	800e882 <VL53L0X_get_info_from_device+0x98e>
		(ReadDataFromDeviceDone != 7)) {
		/* Assign to variable if status is ok */
		if (((option & 1) == 1) &&
 800e76e:	78fb      	ldrb	r3, [r7, #3]
 800e770:	f003 0301 	and.w	r3, r3, #1
 800e774:	2b00      	cmp	r3, #0
 800e776:	d024      	beq.n	800e7c2 <VL53L0X_get_info_from_device+0x8ce>
			((ReadDataFromDeviceDone & 1) == 0)) {
 800e778:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e77c:	f003 0301 	and.w	r3, r3, #1
		if (((option & 1) == 1) &&
 800e780:	2b00      	cmp	r3, #0
 800e782:	d11e      	bne.n	800e7c2 <VL53L0X_get_info_from_device+0x8ce>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e784:	687b      	ldr	r3, [r7, #4]
 800e786:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800e78a:	f883 2113 	strb.w	r2, [r3, #275]	; 0x113
				ReferenceSpadCount, ReferenceSpadCount);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	f897 205d 	ldrb.w	r2, [r7, #93]	; 0x5d
 800e794:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
				ReferenceSpadType, ReferenceSpadType);

			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800e798:	2300      	movs	r3, #0
 800e79a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e79c:	e00e      	b.n	800e7bc <VL53L0X_get_info_from_device+0x8c8>
				Dev->Data.SpadData.RefGoodSpadMap[i] =
					NvmRefGoodSpadMap[i];
 800e79e:	f107 0208 	add.w	r2, r7, #8
 800e7a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7a4:	4413      	add	r3, r2
 800e7a6:	7819      	ldrb	r1, [r3, #0]
				Dev->Data.SpadData.RefGoodSpadMap[i] =
 800e7a8:	687a      	ldr	r2, [r7, #4]
 800e7aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7ac:	4413      	add	r3, r2
 800e7ae:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800e7b2:	460a      	mov	r2, r1
 800e7b4:	701a      	strb	r2, [r3, #0]
			for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 800e7b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7b8:	3301      	adds	r3, #1
 800e7ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e7bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e7be:	2b05      	cmp	r3, #5
 800e7c0:	dded      	ble.n	800e79e <VL53L0X_get_info_from_device+0x8aa>
			}
		}

		if (((option & 2) == 2) &&
 800e7c2:	78fb      	ldrb	r3, [r7, #3]
 800e7c4:	f003 0302 	and.w	r3, r3, #2
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d018      	beq.n	800e7fe <VL53L0X_get_info_from_device+0x90a>
			((ReadDataFromDeviceDone & 2) == 0)) {
 800e7cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e7d0:	f003 0302 	and.w	r3, r3, #2
		if (((option & 2) == 2) &&
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d112      	bne.n	800e7fe <VL53L0X_get_info_from_device+0x90a>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e7d8:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	f883 20f1 	strb.w	r2, [r3, #241]	; 0xf1
					ModuleId, ModuleId);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e7e2:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	f883 20f2 	strb.w	r2, [r3, #242]	; 0xf2
					Revision, Revision);

			ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev,
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	33f3      	adds	r3, #243	; 0xf3
 800e7f0:	63bb      	str	r3, [r7, #56]	; 0x38
					ProductId);
			VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 800e7f2:	f107 0310 	add.w	r3, r7, #16
 800e7f6:	4619      	mov	r1, r3
 800e7f8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800e7fa:	f003 fc42 	bl	8012082 <strcpy>

		}

		if (((option & 4) == 4) &&
 800e7fe:	78fb      	ldrb	r3, [r7, #3]
 800e800:	f003 0304 	and.w	r3, r3, #4
 800e804:	2b00      	cmp	r3, #0
 800e806:	d030      	beq.n	800e86a <VL53L0X_get_info_from_device+0x976>
			((ReadDataFromDeviceDone & 4) == 0)) {
 800e808:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800e80c:	f003 0304 	and.w	r3, r3, #4
		if (((option & 4) == 4) &&
 800e810:	2b00      	cmp	r3, #0
 800e812:	d12a      	bne.n	800e86a <VL53L0X_get_info_from_device+0x976>
			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e814:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e816:	687b      	ldr	r3, [r7, #4]
 800e818:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
						PartUIDUpper, PartUIDUpper);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e81c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e81e:	687b      	ldr	r3, [r7, #4]
 800e820:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
						PartUIDLower, PartUIDLower);

			SignalRateMeasFixed400mmFix =
 800e824:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e826:	025b      	lsls	r3, r3, #9
 800e828:	643b      	str	r3, [r7, #64]	; 0x40
				VL53L0X_FIXPOINT97TOFIXPOINT1616(
					SignalRateMeasFixed1104_400_mm);

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800e82a:	687b      	ldr	r3, [r7, #4]
 800e82c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800e82e:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
				SignalRateMeasFixed400mm,
				SignalRateMeasFixed400mmFix);

			OffsetMicroMeters = 0;
 800e832:	2300      	movs	r3, #0
 800e834:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			if (DistMeasFixed1104_400_mm != 0) {
 800e838:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d011      	beq.n	800e862 <VL53L0X_get_info_from_device+0x96e>
					OffsetFixed1104_mm =
 800e83e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800e840:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e842:	1ad3      	subs	r3, r2, r3
 800e844:	64bb      	str	r3, [r7, #72]	; 0x48
						DistMeasFixed1104_400_mm -
						DistMeasTgtFixed1104_mm;
					OffsetMicroMeters = (OffsetFixed1104_mm
						* 1000) >> 4;
 800e846:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800e848:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e84c:	fb02 f303 	mul.w	r3, r2, r3
 800e850:	091b      	lsrs	r3, r3, #4
					OffsetMicroMeters = (OffsetFixed1104_mm
 800e852:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
					OffsetMicroMeters *= -1;
 800e856:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 800e85a:	425b      	negs	r3, r3
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			}

			PALDevDataSet(Dev,
 800e862:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	; 0x5a
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	60da      	str	r2, [r3, #12]
				Part2PartOffsetAdjustmentNVMMicroMeter,
				OffsetMicroMeters);
		}
		byte = (uint8_t)(ReadDataFromDeviceDone|option);
 800e86a:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 800e86e:	78fb      	ldrb	r3, [r7, #3]
 800e870:	4313      	orrs	r3, r2
 800e872:	b2db      	uxtb	r3, r3
 800e874:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone,
 800e878:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800e87c:	687b      	ldr	r3, [r7, #4]
 800e87e:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
				byte);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800e882:	f997 305f 	ldrsb.w	r3, [r7, #95]	; 0x5f
}
 800e886:	4618      	mov	r0, r3
 800e888:	3760      	adds	r7, #96	; 0x60
 800e88a:	46bd      	mov	sp, r7
 800e88c:	bd80      	pop	{r7, pc}

0800e88e <VL53L0X_calc_macro_period_ps>:


uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev, uint8_t vcsel_period_pclks)
{
 800e88e:	b480      	push	{r7}
 800e890:	b087      	sub	sp, #28
 800e892:	af00      	add	r7, sp, #0
 800e894:	6078      	str	r0, [r7, #4]
 800e896:	460b      	mov	r3, r1
 800e898:	70fb      	strb	r3, [r7, #3]
	LOG_FUNCTION_START("");

	/* The above calculation will produce rounding errors,
	   therefore set fixed value
	*/
	PLL_period_ps = 1655;
 800e89a:	f240 6277 	movw	r2, #1655	; 0x677
 800e89e:	f04f 0300 	mov.w	r3, #0
 800e8a2:	e9c7 2304 	strd	r2, r3, [r7, #16]

	macro_period_vclks = 2304;
 800e8a6:	f44f 6310 	mov.w	r3, #2304	; 0x900
 800e8aa:	60fb      	str	r3, [r7, #12]
	macro_period_ps = (uint32_t)(macro_period_vclks
			* vcsel_period_pclks * PLL_period_ps);
 800e8ac:	78fb      	ldrb	r3, [r7, #3]
 800e8ae:	68fa      	ldr	r2, [r7, #12]
 800e8b0:	fb02 f303 	mul.w	r3, r2, r3
	macro_period_ps = (uint32_t)(macro_period_vclks
 800e8b4:	693a      	ldr	r2, [r7, #16]
 800e8b6:	fb02 f303 	mul.w	r3, r2, r3
 800e8ba:	60bb      	str	r3, [r7, #8]

	LOG_FUNCTION_END("");
	return macro_period_ps;
 800e8bc:	68bb      	ldr	r3, [r7, #8]
}
 800e8be:	4618      	mov	r0, r3
 800e8c0:	371c      	adds	r7, #28
 800e8c2:	46bd      	mov	sp, r7
 800e8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8c8:	4770      	bx	lr

0800e8ca <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks)
{
 800e8ca:	b480      	push	{r7}
 800e8cc:	b087      	sub	sp, #28
 800e8ce:	af00      	add	r7, sp, #0
 800e8d0:	6078      	str	r0, [r7, #4]
	/*!
	 * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
	 */

	uint16_t encoded_timeout = 0;
 800e8d2:	2300      	movs	r3, #0
 800e8d4:	82fb      	strh	r3, [r7, #22]
	uint32_t ls_byte = 0;
 800e8d6:	2300      	movs	r3, #0
 800e8d8:	613b      	str	r3, [r7, #16]
	uint16_t ms_byte = 0;
 800e8da:	2300      	movs	r3, #0
 800e8dc:	81fb      	strh	r3, [r7, #14]

	if (timeout_macro_clks > 0) {
 800e8de:	687b      	ldr	r3, [r7, #4]
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d017      	beq.n	800e914 <VL53L0X_encode_timeout+0x4a>
		ls_byte = timeout_macro_clks - 1;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	3b01      	subs	r3, #1
 800e8e8:	613b      	str	r3, [r7, #16]

		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e8ea:	e005      	b.n	800e8f8 <VL53L0X_encode_timeout+0x2e>
			ls_byte = ls_byte >> 1;
 800e8ec:	693b      	ldr	r3, [r7, #16]
 800e8ee:	085b      	lsrs	r3, r3, #1
 800e8f0:	613b      	str	r3, [r7, #16]
			ms_byte++;
 800e8f2:	89fb      	ldrh	r3, [r7, #14]
 800e8f4:	3301      	adds	r3, #1
 800e8f6:	81fb      	strh	r3, [r7, #14]
		while ((ls_byte & 0xFFFFFF00) > 0) {
 800e8f8:	693b      	ldr	r3, [r7, #16]
 800e8fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800e8fe:	2b00      	cmp	r3, #0
 800e900:	d1f4      	bne.n	800e8ec <VL53L0X_encode_timeout+0x22>
		}

		encoded_timeout = (ms_byte << 8)
 800e902:	89fb      	ldrh	r3, [r7, #14]
 800e904:	021b      	lsls	r3, r3, #8
 800e906:	b29a      	uxth	r2, r3
				+ (uint16_t) (ls_byte & 0x000000FF);
 800e908:	693b      	ldr	r3, [r7, #16]
 800e90a:	b29b      	uxth	r3, r3
 800e90c:	b2db      	uxtb	r3, r3
 800e90e:	b29b      	uxth	r3, r3
		encoded_timeout = (ms_byte << 8)
 800e910:	4413      	add	r3, r2
 800e912:	82fb      	strh	r3, [r7, #22]
	}

	return encoded_timeout;
 800e914:	8afb      	ldrh	r3, [r7, #22]

}
 800e916:	4618      	mov	r0, r3
 800e918:	371c      	adds	r7, #28
 800e91a:	46bd      	mov	sp, r7
 800e91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e920:	4770      	bx	lr

0800e922 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout)
{
 800e922:	b480      	push	{r7}
 800e924:	b085      	sub	sp, #20
 800e926:	af00      	add	r7, sp, #0
 800e928:	4603      	mov	r3, r0
 800e92a:	80fb      	strh	r3, [r7, #6]
	/*!
	 * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
	 */

	uint32_t timeout_macro_clks = 0;
 800e92c:	2300      	movs	r3, #0
 800e92e:	60fb      	str	r3, [r7, #12]

	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e930:	88fb      	ldrh	r3, [r7, #6]
 800e932:	b2db      	uxtb	r3, r3
			<< (uint32_t) ((encoded_timeout & 0xFF00) >> 8)) + 1;
 800e934:	88fa      	ldrh	r2, [r7, #6]
 800e936:	0a12      	lsrs	r2, r2, #8
 800e938:	b292      	uxth	r2, r2
 800e93a:	4093      	lsls	r3, r2
	timeout_macro_clks = ((uint32_t) (encoded_timeout & 0x00FF)
 800e93c:	3301      	adds	r3, #1
 800e93e:	60fb      	str	r3, [r7, #12]

	return timeout_macro_clks;
 800e940:	68fb      	ldr	r3, [r7, #12]
}
 800e942:	4618      	mov	r0, r3
 800e944:	3714      	adds	r7, #20
 800e946:	46bd      	mov	sp, r7
 800e948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e94c:	4770      	bx	lr
	...

0800e950 <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev,
		uint32_t timeout_period_us,
		uint8_t vcsel_period_pclks)
{
 800e950:	b580      	push	{r7, lr}
 800e952:	b088      	sub	sp, #32
 800e954:	af00      	add	r7, sp, #0
 800e956:	60f8      	str	r0, [r7, #12]
 800e958:	60b9      	str	r1, [r7, #8]
 800e95a:	4613      	mov	r3, r2
 800e95c:	71fb      	strb	r3, [r7, #7]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t timeout_period_mclks = 0;
 800e95e:	2300      	movs	r3, #0
 800e960:	61fb      	str	r3, [r7, #28]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800e962:	79fb      	ldrb	r3, [r7, #7]
 800e964:	4619      	mov	r1, r3
 800e966:	68f8      	ldr	r0, [r7, #12]
 800e968:	f7ff ff91 	bl	800e88e <VL53L0X_calc_macro_period_ps>
 800e96c:	61b8      	str	r0, [r7, #24]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800e96e:	69bb      	ldr	r3, [r7, #24]
 800e970:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e974:	4a0a      	ldr	r2, [pc, #40]	; (800e9a0 <VL53L0X_calc_timeout_mclks+0x50>)
 800e976:	fba2 2303 	umull	r2, r3, r2, r3
 800e97a:	099b      	lsrs	r3, r3, #6
 800e97c:	617b      	str	r3, [r7, #20]

	timeout_period_mclks =
		(uint32_t) (((timeout_period_us * 1000)
 800e97e:	68bb      	ldr	r3, [r7, #8]
 800e980:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e984:	fb03 f202 	mul.w	r2, r3, r2
		+ (macro_period_ns / 2)) / macro_period_ns);
 800e988:	697b      	ldr	r3, [r7, #20]
 800e98a:	085b      	lsrs	r3, r3, #1
 800e98c:	441a      	add	r2, r3
	timeout_period_mclks =
 800e98e:	697b      	ldr	r3, [r7, #20]
 800e990:	fbb2 f3f3 	udiv	r3, r2, r3
 800e994:	61fb      	str	r3, [r7, #28]

    return timeout_period_mclks;
 800e996:	69fb      	ldr	r3, [r7, #28]
}
 800e998:	4618      	mov	r0, r3
 800e99a:	3720      	adds	r7, #32
 800e99c:	46bd      	mov	sp, r7
 800e99e:	bd80      	pop	{r7, pc}
 800e9a0:	10624dd3 	.word	0x10624dd3

0800e9a4 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev,
		uint16_t timeout_period_mclks,
		uint8_t vcsel_period_pclks)
{
 800e9a4:	b580      	push	{r7, lr}
 800e9a6:	b086      	sub	sp, #24
 800e9a8:	af00      	add	r7, sp, #0
 800e9aa:	6078      	str	r0, [r7, #4]
 800e9ac:	460b      	mov	r3, r1
 800e9ae:	807b      	strh	r3, [r7, #2]
 800e9b0:	4613      	mov	r3, r2
 800e9b2:	707b      	strb	r3, [r7, #1]
	uint32_t macro_period_ps;
	uint32_t macro_period_ns;
	uint32_t actual_timeout_period_us = 0;
 800e9b4:	2300      	movs	r3, #0
 800e9b6:	617b      	str	r3, [r7, #20]

	macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 800e9b8:	787b      	ldrb	r3, [r7, #1]
 800e9ba:	4619      	mov	r1, r3
 800e9bc:	6878      	ldr	r0, [r7, #4]
 800e9be:	f7ff ff66 	bl	800e88e <VL53L0X_calc_macro_period_ps>
 800e9c2:	6138      	str	r0, [r7, #16]
	macro_period_ns = (macro_period_ps + 500) / 1000;
 800e9c4:	693b      	ldr	r3, [r7, #16]
 800e9c6:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800e9ca:	4a0a      	ldr	r2, [pc, #40]	; (800e9f4 <VL53L0X_calc_timeout_us+0x50>)
 800e9cc:	fba2 2303 	umull	r2, r3, r2, r3
 800e9d0:	099b      	lsrs	r3, r3, #6
 800e9d2:	60fb      	str	r3, [r7, #12]

	actual_timeout_period_us =
		((timeout_period_mclks * macro_period_ns) + 500) / 1000;
 800e9d4:	887b      	ldrh	r3, [r7, #2]
 800e9d6:	68fa      	ldr	r2, [r7, #12]
 800e9d8:	fb02 f303 	mul.w	r3, r2, r3
 800e9dc:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
	actual_timeout_period_us =
 800e9e0:	4a04      	ldr	r2, [pc, #16]	; (800e9f4 <VL53L0X_calc_timeout_us+0x50>)
 800e9e2:	fba2 2303 	umull	r2, r3, r2, r3
 800e9e6:	099b      	lsrs	r3, r3, #6
 800e9e8:	617b      	str	r3, [r7, #20]

	return actual_timeout_period_us;
 800e9ea:	697b      	ldr	r3, [r7, #20]
}
 800e9ec:	4618      	mov	r0, r3
 800e9ee:	3718      	adds	r7, #24
 800e9f0:	46bd      	mov	sp, r7
 800e9f2:	bd80      	pop	{r7, pc}
 800e9f4:	10624dd3 	.word	0x10624dd3

0800e9f8 <get_sequence_step_timeout>:


VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
				VL53L0X_SequenceStepId SequenceStepId,
				uint32_t *pTimeOutMicroSecs)
{
 800e9f8:	b580      	push	{r7, lr}
 800e9fa:	b08c      	sub	sp, #48	; 0x30
 800e9fc:	af00      	add	r7, sp, #0
 800e9fe:	60f8      	str	r0, [r7, #12]
 800ea00:	460b      	mov	r3, r1
 800ea02:	607a      	str	r2, [r7, #4]
 800ea04:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ea06:	2300      	movs	r3, #0
 800ea08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint8_t CurrentVCSELPulsePeriodPClk;
	uint8_t EncodedTimeOutByte = 0;
 800ea0c:	2300      	movs	r3, #0
 800ea0e:	f887 3020 	strb.w	r3, [r7, #32]
	uint32_t TimeoutMicroSeconds = 0;
 800ea12:	2300      	movs	r3, #0
 800ea14:	62bb      	str	r3, [r7, #40]	; 0x28
	uint16_t PreRangeEncodedTimeOut = 0;
 800ea16:	2300      	movs	r3, #0
 800ea18:	83fb      	strh	r3, [r7, #30]
	uint16_t MsrcTimeOutMClks;
	uint16_t PreRangeTimeOutMClks;
	uint16_t FinalRangeTimeOutMClks = 0;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	84bb      	strh	r3, [r7, #36]	; 0x24
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800ea1e:	7afb      	ldrb	r3, [r7, #11]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d005      	beq.n	800ea30 <get_sequence_step_timeout+0x38>
 800ea24:	7afb      	ldrb	r3, [r7, #11]
 800ea26:	2b01      	cmp	r3, #1
 800ea28:	d002      	beq.n	800ea30 <get_sequence_step_timeout+0x38>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800ea2a:	7afb      	ldrb	r3, [r7, #11]
 800ea2c:	2b02      	cmp	r3, #2
 800ea2e:	d128      	bne.n	800ea82 <get_sequence_step_timeout+0x8a>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ea30:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800ea34:	461a      	mov	r2, r3
 800ea36:	2100      	movs	r1, #0
 800ea38:	68f8      	ldr	r0, [r7, #12]
 800ea3a:	f7fd f9f9 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		if (Status == VL53L0X_ERROR_NONE) {
 800ea44:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d109      	bne.n	800ea60 <get_sequence_step_timeout+0x68>
			Status = VL53L0X_RdByte(Dev,
 800ea4c:	f107 0320 	add.w	r3, r7, #32
 800ea50:	461a      	mov	r2, r3
 800ea52:	2146      	movs	r1, #70	; 0x46
 800ea54:	68f8      	ldr	r0, [r7, #12]
 800ea56:	f001 fd8b 	bl	8010570 <VL53L0X_RdByte>
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
					&EncodedTimeOutByte);
		}
		MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 800ea60:	f897 3020 	ldrb.w	r3, [r7, #32]
 800ea64:	b29b      	uxth	r3, r3
 800ea66:	4618      	mov	r0, r3
 800ea68:	f7ff ff5b 	bl	800e922 <VL53L0X_decode_timeout>
 800ea6c:	4603      	mov	r3, r0
 800ea6e:	847b      	strh	r3, [r7, #34]	; 0x22

		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800ea70:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800ea74:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800ea76:	4619      	mov	r1, r3
 800ea78:	68f8      	ldr	r0, [r7, #12]
 800ea7a:	f7ff ff93 	bl	800e9a4 <VL53L0X_calc_timeout_us>
 800ea7e:	62b8      	str	r0, [r7, #40]	; 0x28
 800ea80:	e092      	b.n	800eba8 <get_sequence_step_timeout+0x1b0>
						MsrcTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800ea82:	7afb      	ldrb	r3, [r7, #11]
 800ea84:	2b03      	cmp	r3, #3
 800ea86:	d135      	bne.n	800eaf4 <get_sequence_step_timeout+0xfc>
		/* Retrieve PRE-RANGE VCSEL Period */
		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ea88:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800ea8c:	461a      	mov	r2, r3
 800ea8e:	2100      	movs	r1, #0
 800ea90:	68f8      	ldr	r0, [r7, #12]
 800ea92:	f7fd f9cd 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800ea96:	4603      	mov	r3, r0
 800ea98:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);

		/* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800ea9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	f040 8081 	bne.w	800eba8 <get_sequence_step_timeout+0x1b0>

			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800eaa6:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800eaaa:	461a      	mov	r2, r3
 800eaac:	2100      	movs	r1, #0
 800eaae:	68f8      	ldr	r0, [r7, #12]
 800eab0:	f7fd f9be 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800eab4:	4603      	mov	r3, r0
 800eab6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

			if (Status == VL53L0X_ERROR_NONE) {
 800eaba:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	d109      	bne.n	800ead6 <get_sequence_step_timeout+0xde>
				Status = VL53L0X_RdWord(Dev,
 800eac2:	f107 031e 	add.w	r3, r7, #30
 800eac6:	461a      	mov	r2, r3
 800eac8:	2151      	movs	r1, #81	; 0x51
 800eaca:	68f8      	ldr	r0, [r7, #12]
 800eacc:	f001 fd7a 	bl	80105c4 <VL53L0X_RdWord>
 800ead0:	4603      	mov	r3, r0
 800ead2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
			}

			PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800ead6:	8bfb      	ldrh	r3, [r7, #30]
 800ead8:	4618      	mov	r0, r3
 800eada:	f7ff ff22 	bl	800e922 <VL53L0X_decode_timeout>
 800eade:	4603      	mov	r3, r0
 800eae0:	84fb      	strh	r3, [r7, #38]	; 0x26
					PreRangeEncodedTimeOut);

			TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800eae2:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800eae6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800eae8:	4619      	mov	r1, r3
 800eaea:	68f8      	ldr	r0, [r7, #12]
 800eaec:	f7ff ff5a 	bl	800e9a4 <VL53L0X_calc_timeout_us>
 800eaf0:	62b8      	str	r0, [r7, #40]	; 0x28
 800eaf2:	e059      	b.n	800eba8 <get_sequence_step_timeout+0x1b0>
					PreRangeTimeOutMClks,
					CurrentVCSELPulsePeriodPClk);
		}
	} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800eaf4:	7afb      	ldrb	r3, [r7, #11]
 800eaf6:	2b04      	cmp	r3, #4
 800eaf8:	d156      	bne.n	800eba8 <get_sequence_step_timeout+0x1b0>

		VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800eafa:	f107 0314 	add.w	r3, r7, #20
 800eafe:	4619      	mov	r1, r3
 800eb00:	68f8      	ldr	r0, [r7, #12]
 800eb02:	f7fd faa1 	bl	800c048 <VL53L0X_GetSequenceStepEnables>
		PreRangeTimeOutMClks = 0;
 800eb06:	2300      	movs	r3, #0
 800eb08:	84fb      	strh	r3, [r7, #38]	; 0x26

		if (SchedulerSequenceSteps.PreRangeOn) {
 800eb0a:	7dfb      	ldrb	r3, [r7, #23]
 800eb0c:	2b00      	cmp	r3, #0
 800eb0e:	d01d      	beq.n	800eb4c <get_sequence_step_timeout+0x154>
			/* Retrieve PRE-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800eb10:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800eb14:	461a      	mov	r2, r3
 800eb16:	2100      	movs	r1, #0
 800eb18:	68f8      	ldr	r0, [r7, #12]
 800eb1a:	f7fd f989 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800eb1e:	4603      	mov	r3, r0
 800eb20:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_VCSEL_PERIOD_PRE_RANGE,
				&CurrentVCSELPulsePeriodPClk);

			/* Retrieve PRE-RANGE Timeout in Macro periods
			 * (MCLKS) */
			if (Status == VL53L0X_ERROR_NONE) {
 800eb24:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d10f      	bne.n	800eb4c <get_sequence_step_timeout+0x154>
				Status = VL53L0X_RdWord(Dev,
 800eb2c:	f107 031e 	add.w	r3, r7, #30
 800eb30:	461a      	mov	r2, r3
 800eb32:	2151      	movs	r1, #81	; 0x51
 800eb34:	68f8      	ldr	r0, [r7, #12]
 800eb36:	f001 fd45 	bl	80105c4 <VL53L0X_RdWord>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&PreRangeEncodedTimeOut);
				PreRangeTimeOutMClks = VL53L0X_decode_timeout(
 800eb40:	8bfb      	ldrh	r3, [r7, #30]
 800eb42:	4618      	mov	r0, r3
 800eb44:	f7ff feed 	bl	800e922 <VL53L0X_decode_timeout>
 800eb48:	4603      	mov	r3, r0
 800eb4a:	84fb      	strh	r3, [r7, #38]	; 0x26
						PreRangeEncodedTimeOut);
			}
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800eb4c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d109      	bne.n	800eb68 <get_sequence_step_timeout+0x170>
			/* Retrieve FINAL-RANGE VCSEL Period */
			Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800eb54:	f107 0321 	add.w	r3, r7, #33	; 0x21
 800eb58:	461a      	mov	r2, r3
 800eb5a:	2101      	movs	r1, #1
 800eb5c:	68f8      	ldr	r0, [r7, #12]
 800eb5e:	f7fd f967 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800eb62:	4603      	mov	r3, r0
 800eb64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
					&CurrentVCSELPulsePeriodPClk);
		}

		/* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
		if (Status == VL53L0X_ERROR_NONE) {
 800eb68:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d10f      	bne.n	800eb90 <get_sequence_step_timeout+0x198>
			Status = VL53L0X_RdWord(Dev,
 800eb70:	f107 031c 	add.w	r3, r7, #28
 800eb74:	461a      	mov	r2, r3
 800eb76:	2171      	movs	r1, #113	; 0x71
 800eb78:	68f8      	ldr	r0, [r7, #12]
 800eb7a:	f001 fd23 	bl	80105c4 <VL53L0X_RdWord>
 800eb7e:	4603      	mov	r3, r0
 800eb80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				&FinalRangeEncodedTimeOut);
			FinalRangeTimeOutMClks = VL53L0X_decode_timeout(
 800eb84:	8bbb      	ldrh	r3, [r7, #28]
 800eb86:	4618      	mov	r0, r3
 800eb88:	f7ff fecb 	bl	800e922 <VL53L0X_decode_timeout>
 800eb8c:	4603      	mov	r3, r0
 800eb8e:	84bb      	strh	r3, [r7, #36]	; 0x24
					FinalRangeEncodedTimeOut);
		}

		FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 800eb90:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800eb92:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800eb94:	1ad3      	subs	r3, r2, r3
 800eb96:	84bb      	strh	r3, [r7, #36]	; 0x24
		TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev,
 800eb98:	f897 2021 	ldrb.w	r2, [r7, #33]	; 0x21
 800eb9c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800eb9e:	4619      	mov	r1, r3
 800eba0:	68f8      	ldr	r0, [r7, #12]
 800eba2:	f7ff feff 	bl	800e9a4 <VL53L0X_calc_timeout_us>
 800eba6:	62b8      	str	r0, [r7, #40]	; 0x28
						FinalRangeTimeOutMClks,
						CurrentVCSELPulsePeriodPClk);
	}

	*pTimeOutMicroSecs = TimeoutMicroSeconds;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ebac:	601a      	str	r2, [r3, #0]

	return Status;
 800ebae:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	3730      	adds	r7, #48	; 0x30
 800ebb6:	46bd      	mov	sp, r7
 800ebb8:	bd80      	pop	{r7, pc}

0800ebba <set_sequence_step_timeout>:


VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
					VL53L0X_SequenceStepId SequenceStepId,
					uint32_t TimeOutMicroSecs)
{
 800ebba:	b580      	push	{r7, lr}
 800ebbc:	b08a      	sub	sp, #40	; 0x28
 800ebbe:	af00      	add	r7, sp, #0
 800ebc0:	60f8      	str	r0, [r7, #12]
 800ebc2:	460b      	mov	r3, r1
 800ebc4:	607a      	str	r2, [r7, #4]
 800ebc6:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ebc8:	2300      	movs	r3, #0
 800ebca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint16_t MsrcRangeTimeOutMClks;
	uint32_t FinalRangeTimeOutMClks;
	uint16_t FinalRangeEncodedTimeOut;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

	if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC)	 ||
 800ebce:	7afb      	ldrb	r3, [r7, #11]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d005      	beq.n	800ebe0 <set_sequence_step_timeout+0x26>
 800ebd4:	7afb      	ldrb	r3, [r7, #11]
 800ebd6:	2b01      	cmp	r3, #1
 800ebd8:	d002      	beq.n	800ebe0 <set_sequence_step_timeout+0x26>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_DSS)	 ||
 800ebda:	7afb      	ldrb	r3, [r7, #11]
 800ebdc:	2b02      	cmp	r3, #2
 800ebde:	d138      	bne.n	800ec52 <set_sequence_step_timeout+0x98>
		(SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

		Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ebe0:	f107 031b 	add.w	r3, r7, #27
 800ebe4:	461a      	mov	r2, r3
 800ebe6:	2100      	movs	r1, #0
 800ebe8:	68f8      	ldr	r0, [r7, #12]
 800ebea:	f7fd f921 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800ebee:	4603      	mov	r3, r0
 800ebf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

		if (Status == VL53L0X_ERROR_NONE) {
 800ebf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d11a      	bne.n	800ec32 <set_sequence_step_timeout+0x78>
			MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(Dev,
 800ebfc:	7efb      	ldrb	r3, [r7, #27]
 800ebfe:	461a      	mov	r2, r3
 800ec00:	6879      	ldr	r1, [r7, #4]
 800ec02:	68f8      	ldr	r0, [r7, #12]
 800ec04:	f7ff fea4 	bl	800e950 <VL53L0X_calc_timeout_mclks>
 800ec08:	4603      	mov	r3, r0
 800ec0a:	83bb      	strh	r3, [r7, #28]
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);

			if (MsrcRangeTimeOutMClks > 256)
 800ec0c:	8bbb      	ldrh	r3, [r7, #28]
 800ec0e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ec12:	d903      	bls.n	800ec1c <set_sequence_step_timeout+0x62>
				MsrcEncodedTimeOut = 255;
 800ec14:	23ff      	movs	r3, #255	; 0xff
 800ec16:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800ec1a:	e004      	b.n	800ec26 <set_sequence_step_timeout+0x6c>
			else
				MsrcEncodedTimeOut =
					(uint8_t)MsrcRangeTimeOutMClks - 1;
 800ec1c:	8bbb      	ldrh	r3, [r7, #28]
 800ec1e:	b2db      	uxtb	r3, r3
				MsrcEncodedTimeOut =
 800ec20:	3b01      	subs	r3, #1
 800ec22:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

			VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ec26:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ec2a:	b29a      	uxth	r2, r3
 800ec2c:	68fb      	ldr	r3, [r7, #12]
 800ec2e:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
				LastEncodedTimeout,
				MsrcEncodedTimeOut);
		}

		if (Status == VL53L0X_ERROR_NONE) {
 800ec32:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	f040 80ab 	bne.w	800ed92 <set_sequence_step_timeout+0x1d8>
			Status = VL53L0X_WrByte(Dev,
 800ec3c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800ec40:	461a      	mov	r2, r3
 800ec42:	2146      	movs	r1, #70	; 0x46
 800ec44:	68f8      	ldr	r0, [r7, #12]
 800ec46:	f001 fc11 	bl	801046c <VL53L0X_WrByte>
 800ec4a:	4603      	mov	r3, r0
 800ec4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (Status == VL53L0X_ERROR_NONE) {
 800ec50:	e09f      	b.n	800ed92 <set_sequence_step_timeout+0x1d8>
				VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
				MsrcEncodedTimeOut);
		}
	} else {

		if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 800ec52:	7afb      	ldrb	r3, [r7, #11]
 800ec54:	2b03      	cmp	r3, #3
 800ec56:	d135      	bne.n	800ecc4 <set_sequence_step_timeout+0x10a>

			if (Status == VL53L0X_ERROR_NONE) {
 800ec58:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d11b      	bne.n	800ec98 <set_sequence_step_timeout+0xde>
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ec60:	f107 031b 	add.w	r3, r7, #27
 800ec64:	461a      	mov	r2, r3
 800ec66:	2100      	movs	r1, #0
 800ec68:	68f8      	ldr	r0, [r7, #12]
 800ec6a:	f7fd f8e1 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800ec6e:	4603      	mov	r3, r0
 800ec70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_PRE_RANGE,
						&CurrentVCSELPulsePeriodPClk);
				PreRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800ec74:	7efb      	ldrb	r3, [r7, #27]
 800ec76:	461a      	mov	r2, r3
 800ec78:	6879      	ldr	r1, [r7, #4]
 800ec7a:	68f8      	ldr	r0, [r7, #12]
 800ec7c:	f7ff fe68 	bl	800e950 <VL53L0X_calc_timeout_mclks>
 800ec80:	4603      	mov	r3, r0
				PreRangeTimeOutMClks =
 800ec82:	84bb      	strh	r3, [r7, #36]	; 0x24
					TimeOutMicroSecs,
					(uint8_t)CurrentVCSELPulsePeriodPClk);
				PreRangeEncodedTimeOut = VL53L0X_encode_timeout(
 800ec84:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ec86:	4618      	mov	r0, r3
 800ec88:	f7ff fe1f 	bl	800e8ca <VL53L0X_encode_timeout>
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	833b      	strh	r3, [r7, #24]
					PreRangeTimeOutMClks);

				VL53L0X_SETDEVICESPECIFICPARAMETER(Dev,
 800ec90:	8b3a      	ldrh	r2, [r7, #24]
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	f8a3 20d8 	strh.w	r2, [r3, #216]	; 0xd8
					LastEncodedTimeout,
					PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800ec98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ec9c:	2b00      	cmp	r3, #0
 800ec9e:	d108      	bne.n	800ecb2 <set_sequence_step_timeout+0xf8>
				Status = VL53L0X_WrWord(Dev,
 800eca0:	8b3b      	ldrh	r3, [r7, #24]
 800eca2:	461a      	mov	r2, r3
 800eca4:	2151      	movs	r1, #81	; 0x51
 800eca6:	68f8      	ldr	r0, [r7, #12]
 800eca8:	f001 fc04 	bl	80104b4 <VL53L0X_WrWord>
 800ecac:	4603      	mov	r3, r0
 800ecae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
				PreRangeEncodedTimeOut);
			}

			if (Status == VL53L0X_ERROR_NONE) {
 800ecb2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d16b      	bne.n	800ed92 <set_sequence_step_timeout+0x1d8>
				VL53L0X_SETDEVICESPECIFICPARAMETER(
 800ecba:	68fb      	ldr	r3, [r7, #12]
 800ecbc:	687a      	ldr	r2, [r7, #4]
 800ecbe:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
 800ecc2:	e066      	b.n	800ed92 <set_sequence_step_timeout+0x1d8>
					Dev,
					PreRangeTimeoutMicroSecs,
					TimeOutMicroSecs);
			}
		} else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 800ecc4:	7afb      	ldrb	r3, [r7, #11]
 800ecc6:	2b04      	cmp	r3, #4
 800ecc8:	d160      	bne.n	800ed8c <set_sequence_step_timeout+0x1d2>
			 * must be added. To do this both final and pre-range
			 * timeouts must be expressed in macro periods MClks
			 * because they have different vcsel periods.
			 */

			VL53L0X_GetSequenceStepEnables(Dev,
 800ecca:	f107 0310 	add.w	r3, r7, #16
 800ecce:	4619      	mov	r1, r3
 800ecd0:	68f8      	ldr	r0, [r7, #12]
 800ecd2:	f7fd f9b9 	bl	800c048 <VL53L0X_GetSequenceStepEnables>
					&SchedulerSequenceSteps);
			PreRangeTimeOutMClks = 0;
 800ecd6:	2300      	movs	r3, #0
 800ecd8:	84bb      	strh	r3, [r7, #36]	; 0x24
			if (SchedulerSequenceSteps.PreRangeOn) {
 800ecda:	7cfb      	ldrb	r3, [r7, #19]
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d01d      	beq.n	800ed1c <set_sequence_step_timeout+0x162>

				/* Retrieve PRE-RANGE VCSEL Period */
				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ece0:	f107 031b 	add.w	r3, r7, #27
 800ece4:	461a      	mov	r2, r3
 800ece6:	2100      	movs	r1, #0
 800ece8:	68f8      	ldr	r0, [r7, #12]
 800ecea:	f7fd f8a1 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_VCSEL_PERIOD_PRE_RANGE,
					&CurrentVCSELPulsePeriodPClk);

				/* Retrieve PRE-RANGE Timeout in Macro periods
				 * (MCLKS) */
				if (Status == VL53L0X_ERROR_NONE) {
 800ecf4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ecf8:	2b00      	cmp	r3, #0
 800ecfa:	d10f      	bne.n	800ed1c <set_sequence_step_timeout+0x162>
					Status = VL53L0X_RdWord(Dev, 0x51,
 800ecfc:	f107 0318 	add.w	r3, r7, #24
 800ed00:	461a      	mov	r2, r3
 800ed02:	2151      	movs	r1, #81	; 0x51
 800ed04:	68f8      	ldr	r0, [r7, #12]
 800ed06:	f001 fc5d 	bl	80105c4 <VL53L0X_RdWord>
 800ed0a:	4603      	mov	r3, r0
 800ed0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						&PreRangeEncodedTimeOut);
					PreRangeTimeOutMClks =
						VL53L0X_decode_timeout(
 800ed10:	8b3b      	ldrh	r3, [r7, #24]
 800ed12:	4618      	mov	r0, r3
 800ed14:	f7ff fe05 	bl	800e922 <VL53L0X_decode_timeout>
 800ed18:	4603      	mov	r3, r0
					PreRangeTimeOutMClks =
 800ed1a:	84bb      	strh	r3, [r7, #36]	; 0x24
			}

			/* Calculate FINAL RANGE Timeout in Macro Periods
			 * (MCLKS) and add PRE-RANGE value
			 */
			if (Status == VL53L0X_ERROR_NONE) {
 800ed1c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d109      	bne.n	800ed38 <set_sequence_step_timeout+0x17e>

				Status = VL53L0X_GetVcselPulsePeriod(Dev,
 800ed24:	f107 031b 	add.w	r3, r7, #27
 800ed28:	461a      	mov	r2, r3
 800ed2a:	2101      	movs	r1, #1
 800ed2c:	68f8      	ldr	r0, [r7, #12]
 800ed2e:	f7fd f87f 	bl	800be30 <VL53L0X_GetVcselPulsePeriod>
 800ed32:	4603      	mov	r3, r0
 800ed34:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
						&CurrentVCSELPulsePeriodPClk);
			}
			if (Status == VL53L0X_ERROR_NONE) {
 800ed38:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d128      	bne.n	800ed92 <set_sequence_step_timeout+0x1d8>

				FinalRangeTimeOutMClks =
					VL53L0X_calc_timeout_mclks(Dev,
 800ed40:	7efb      	ldrb	r3, [r7, #27]
 800ed42:	461a      	mov	r2, r3
 800ed44:	6879      	ldr	r1, [r7, #4]
 800ed46:	68f8      	ldr	r0, [r7, #12]
 800ed48:	f7ff fe02 	bl	800e950 <VL53L0X_calc_timeout_mclks>
 800ed4c:	6238      	str	r0, [r7, #32]
					TimeOutMicroSecs,
					(uint8_t) CurrentVCSELPulsePeriodPClk);

				FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 800ed4e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800ed50:	6a3a      	ldr	r2, [r7, #32]
 800ed52:	4413      	add	r3, r2
 800ed54:	623b      	str	r3, [r7, #32]

				FinalRangeEncodedTimeOut =
				VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 800ed56:	6a38      	ldr	r0, [r7, #32]
 800ed58:	f7ff fdb7 	bl	800e8ca <VL53L0X_encode_timeout>
 800ed5c:	4603      	mov	r3, r0
 800ed5e:	83fb      	strh	r3, [r7, #30]

				if (Status == VL53L0X_ERROR_NONE) {
 800ed60:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d108      	bne.n	800ed7a <set_sequence_step_timeout+0x1c0>
					Status = VL53L0X_WrWord(Dev, 0x71,
 800ed68:	8bfb      	ldrh	r3, [r7, #30]
 800ed6a:	461a      	mov	r2, r3
 800ed6c:	2171      	movs	r1, #113	; 0x71
 800ed6e:	68f8      	ldr	r0, [r7, #12]
 800ed70:	f001 fba0 	bl	80104b4 <VL53L0X_WrWord>
 800ed74:	4603      	mov	r3, r0
 800ed76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					FinalRangeEncodedTimeOut);
				}

				if (Status == VL53L0X_ERROR_NONE) {
 800ed7a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d107      	bne.n	800ed92 <set_sequence_step_timeout+0x1d8>
					VL53L0X_SETDEVICESPECIFICPARAMETER(
 800ed82:	68fb      	ldr	r3, [r7, #12]
 800ed84:	687a      	ldr	r2, [r7, #4]
 800ed86:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
 800ed8a:	e002      	b.n	800ed92 <set_sequence_step_timeout+0x1d8>
						FinalRangeTimeoutMicroSecs,
						TimeOutMicroSecs);
				}
			}
		} else
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ed8c:	23fc      	movs	r3, #252	; 0xfc
 800ed8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	}
	return Status;
 800ed92:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800ed96:	4618      	mov	r0, r3
 800ed98:	3728      	adds	r7, #40	; 0x28
 800ed9a:	46bd      	mov	sp, r7
 800ed9c:	bd80      	pop	{r7, pc}

0800ed9e <VL53L0X_set_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_set_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t VCSELPulsePeriodPCLK)
{
 800ed9e:	b580      	push	{r7, lr}
 800eda0:	b08a      	sub	sp, #40	; 0x28
 800eda2:	af00      	add	r7, sp, #0
 800eda4:	6078      	str	r0, [r7, #4]
 800eda6:	460b      	mov	r3, r1
 800eda8:	70fb      	strb	r3, [r7, #3]
 800edaa:	4613      	mov	r3, r2
 800edac:	70bb      	strb	r3, [r7, #2]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800edae:	2300      	movs	r3, #0
 800edb0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint8_t vcsel_period_reg;
	uint8_t MinPreVcselPeriodPCLK = 12;
 800edb4:	230c      	movs	r3, #12
 800edb6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	uint8_t MaxPreVcselPeriodPCLK = 18;
 800edba:	2312      	movs	r3, #18
 800edbc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t MinFinalVcselPeriodPCLK = 8;
 800edc0:	2308      	movs	r3, #8
 800edc2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	uint8_t MaxFinalVcselPeriodPCLK = 14;
 800edc6:	230e      	movs	r3, #14
 800edc8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t MeasurementTimingBudgetMicroSeconds;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t PreRangeTimeoutMicroSeconds;
	uint32_t MsrcTimeoutMicroSeconds;
	uint8_t PhaseCalInt = 0;
 800edcc:	2300      	movs	r3, #0
 800edce:	73fb      	strb	r3, [r7, #15]

	/* Check if valid clock period requested */

	if ((VCSELPulsePeriodPCLK % 2) != 0) {
 800edd0:	78bb      	ldrb	r3, [r7, #2]
 800edd2:	f003 0301 	and.w	r3, r3, #1
 800edd6:	b2db      	uxtb	r3, r3
 800edd8:	2b00      	cmp	r3, #0
 800edda:	d003      	beq.n	800ede4 <VL53L0X_set_vcsel_pulse_period+0x46>
		/* Value must be an even number */
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800eddc:	23fc      	movs	r3, #252	; 0xfc
 800edde:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ede2:	e020      	b.n	800ee26 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE &&
 800ede4:	78fb      	ldrb	r3, [r7, #3]
 800ede6:	2b00      	cmp	r3, #0
 800ede8:	d10d      	bne.n	800ee06 <VL53L0X_set_vcsel_pulse_period+0x68>
 800edea:	78ba      	ldrb	r2, [r7, #2]
 800edec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800edf0:	429a      	cmp	r2, r3
 800edf2:	d304      	bcc.n	800edfe <VL53L0X_set_vcsel_pulse_period+0x60>
		(VCSELPulsePeriodPCLK < MinPreVcselPeriodPCLK ||
 800edf4:	78ba      	ldrb	r2, [r7, #2]
 800edf6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800edfa:	429a      	cmp	r2, r3
 800edfc:	d903      	bls.n	800ee06 <VL53L0X_set_vcsel_pulse_period+0x68>
		VCSELPulsePeriodPCLK > MaxPreVcselPeriodPCLK)) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800edfe:	23fc      	movs	r3, #252	; 0xfc
 800ee00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ee04:	e00f      	b.n	800ee26 <VL53L0X_set_vcsel_pulse_period+0x88>
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE &&
 800ee06:	78fb      	ldrb	r3, [r7, #3]
 800ee08:	2b01      	cmp	r3, #1
 800ee0a:	d10c      	bne.n	800ee26 <VL53L0X_set_vcsel_pulse_period+0x88>
 800ee0c:	78ba      	ldrb	r2, [r7, #2]
 800ee0e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ee12:	429a      	cmp	r2, r3
 800ee14:	d304      	bcc.n	800ee20 <VL53L0X_set_vcsel_pulse_period+0x82>
		(VCSELPulsePeriodPCLK < MinFinalVcselPeriodPCLK ||
 800ee16:	78ba      	ldrb	r2, [r7, #2]
 800ee18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ee1c:	429a      	cmp	r2, r3
 800ee1e:	d902      	bls.n	800ee26 <VL53L0X_set_vcsel_pulse_period+0x88>
		 VCSELPulsePeriodPCLK > MaxFinalVcselPeriodPCLK)) {

		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800ee20:	23fc      	movs	r3, #252	; 0xfc
 800ee22:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Apply specific settings for the requested clock period */

	if (Status != VL53L0X_ERROR_NONE)
 800ee26:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ee2a:	2b00      	cmp	r3, #0
 800ee2c:	d002      	beq.n	800ee34 <VL53L0X_set_vcsel_pulse_period+0x96>
		return Status;
 800ee2e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800ee32:	e239      	b.n	800f2a8 <VL53L0X_set_vcsel_pulse_period+0x50a>


	if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_PRE_RANGE) {
 800ee34:	78fb      	ldrb	r3, [r7, #3]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d150      	bne.n	800eedc <VL53L0X_set_vcsel_pulse_period+0x13e>

		/* Set phase check limits */
		if (VCSELPulsePeriodPCLK == 12) {
 800ee3a:	78bb      	ldrb	r3, [r7, #2]
 800ee3c:	2b0c      	cmp	r3, #12
 800ee3e:	d110      	bne.n	800ee62 <VL53L0X_set_vcsel_pulse_period+0xc4>

			Status = VL53L0X_WrByte(Dev,
 800ee40:	2218      	movs	r2, #24
 800ee42:	2157      	movs	r1, #87	; 0x57
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f001 fb11 	bl	801046c <VL53L0X_WrByte>
 800ee4a:	4603      	mov	r3, r0
 800ee4c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x18);
			Status = VL53L0X_WrByte(Dev,
 800ee50:	2208      	movs	r2, #8
 800ee52:	2156      	movs	r1, #86	; 0x56
 800ee54:	6878      	ldr	r0, [r7, #4]
 800ee56:	f001 fb09 	bl	801046c <VL53L0X_WrByte>
 800ee5a:	4603      	mov	r3, r0
 800ee5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ee60:	e17f      	b.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 14) {
 800ee62:	78bb      	ldrb	r3, [r7, #2]
 800ee64:	2b0e      	cmp	r3, #14
 800ee66:	d110      	bne.n	800ee8a <VL53L0X_set_vcsel_pulse_period+0xec>

			Status = VL53L0X_WrByte(Dev,
 800ee68:	2230      	movs	r2, #48	; 0x30
 800ee6a:	2157      	movs	r1, #87	; 0x57
 800ee6c:	6878      	ldr	r0, [r7, #4]
 800ee6e:	f001 fafd 	bl	801046c <VL53L0X_WrByte>
 800ee72:	4603      	mov	r3, r0
 800ee74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x30);
			Status = VL53L0X_WrByte(Dev,
 800ee78:	2208      	movs	r2, #8
 800ee7a:	2156      	movs	r1, #86	; 0x56
 800ee7c:	6878      	ldr	r0, [r7, #4]
 800ee7e:	f001 faf5 	bl	801046c <VL53L0X_WrByte>
 800ee82:	4603      	mov	r3, r0
 800ee84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ee88:	e16b      	b.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 16) {
 800ee8a:	78bb      	ldrb	r3, [r7, #2]
 800ee8c:	2b10      	cmp	r3, #16
 800ee8e:	d110      	bne.n	800eeb2 <VL53L0X_set_vcsel_pulse_period+0x114>

			Status = VL53L0X_WrByte(Dev,
 800ee90:	2240      	movs	r2, #64	; 0x40
 800ee92:	2157      	movs	r1, #87	; 0x57
 800ee94:	6878      	ldr	r0, [r7, #4]
 800ee96:	f001 fae9 	bl	801046c <VL53L0X_WrByte>
 800ee9a:	4603      	mov	r3, r0
 800ee9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x40);
			Status = VL53L0X_WrByte(Dev,
 800eea0:	2208      	movs	r2, #8
 800eea2:	2156      	movs	r1, #86	; 0x56
 800eea4:	6878      	ldr	r0, [r7, #4]
 800eea6:	f001 fae1 	bl	801046c <VL53L0X_WrByte>
 800eeaa:	4603      	mov	r3, r0
 800eeac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800eeb0:	e157      	b.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		} else if (VCSELPulsePeriodPCLK == 18) {
 800eeb2:	78bb      	ldrb	r3, [r7, #2]
 800eeb4:	2b12      	cmp	r3, #18
 800eeb6:	f040 8154 	bne.w	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800eeba:	2250      	movs	r2, #80	; 0x50
 800eebc:	2157      	movs	r1, #87	; 0x57
 800eebe:	6878      	ldr	r0, [r7, #4]
 800eec0:	f001 fad4 	bl	801046c <VL53L0X_WrByte>
 800eec4:	4603      	mov	r3, r0
 800eec6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x50);
			Status = VL53L0X_WrByte(Dev,
 800eeca:	2208      	movs	r2, #8
 800eecc:	2156      	movs	r1, #86	; 0x56
 800eece:	6878      	ldr	r0, [r7, #4]
 800eed0:	f001 facc 	bl	801046c <VL53L0X_WrByte>
 800eed4:	4603      	mov	r3, r0
 800eed6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800eeda:	e142      	b.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>
				VL53L0X_REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);
		}
	} else if (VcselPeriodType == VL53L0X_VCSEL_PERIOD_FINAL_RANGE) {
 800eedc:	78fb      	ldrb	r3, [r7, #3]
 800eede:	2b01      	cmp	r3, #1
 800eee0:	f040 813f 	bne.w	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>

		if (VCSELPulsePeriodPCLK == 8) {
 800eee4:	78bb      	ldrb	r3, [r7, #2]
 800eee6:	2b08      	cmp	r3, #8
 800eee8:	d14c      	bne.n	800ef84 <VL53L0X_set_vcsel_pulse_period+0x1e6>

			Status = VL53L0X_WrByte(Dev,
 800eeea:	2210      	movs	r2, #16
 800eeec:	2148      	movs	r1, #72	; 0x48
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f001 fabc 	bl	801046c <VL53L0X_WrByte>
 800eef4:	4603      	mov	r3, r0
 800eef6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x10);
			Status = VL53L0X_WrByte(Dev,
 800eefa:	2208      	movs	r2, #8
 800eefc:	2147      	movs	r1, #71	; 0x47
 800eefe:	6878      	ldr	r0, [r7, #4]
 800ef00:	f001 fab4 	bl	801046c <VL53L0X_WrByte>
 800ef04:	4603      	mov	r3, r0
 800ef06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800ef0a:	2202      	movs	r2, #2
 800ef0c:	2132      	movs	r1, #50	; 0x32
 800ef0e:	6878      	ldr	r0, [r7, #4]
 800ef10:	f001 faac 	bl	801046c <VL53L0X_WrByte>
 800ef14:	4603      	mov	r3, r0
 800ef16:	461a      	mov	r2, r3
 800ef18:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef1c:	4313      	orrs	r3, r2
 800ef1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
			Status |= VL53L0X_WrByte(Dev,
 800ef22:	220c      	movs	r2, #12
 800ef24:	2130      	movs	r1, #48	; 0x30
 800ef26:	6878      	ldr	r0, [r7, #4]
 800ef28:	f001 faa0 	bl	801046c <VL53L0X_WrByte>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	461a      	mov	r2, r3
 800ef30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef34:	4313      	orrs	r3, r2
 800ef36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800ef3a:	2201      	movs	r2, #1
 800ef3c:	21ff      	movs	r1, #255	; 0xff
 800ef3e:	6878      	ldr	r0, [r7, #4]
 800ef40:	f001 fa94 	bl	801046c <VL53L0X_WrByte>
 800ef44:	4603      	mov	r3, r0
 800ef46:	461a      	mov	r2, r3
 800ef48:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef4c:	4313      	orrs	r3, r2
 800ef4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800ef52:	2230      	movs	r2, #48	; 0x30
 800ef54:	2130      	movs	r1, #48	; 0x30
 800ef56:	6878      	ldr	r0, [r7, #4]
 800ef58:	f001 fa88 	bl	801046c <VL53L0X_WrByte>
 800ef5c:	4603      	mov	r3, r0
 800ef5e:	461a      	mov	r2, r3
 800ef60:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef64:	4313      	orrs	r3, r2
 800ef66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x30);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	21ff      	movs	r1, #255	; 0xff
 800ef6e:	6878      	ldr	r0, [r7, #4]
 800ef70:	f001 fa7c 	bl	801046c <VL53L0X_WrByte>
 800ef74:	4603      	mov	r3, r0
 800ef76:	461a      	mov	r2, r3
 800ef78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ef7c:	4313      	orrs	r3, r2
 800ef7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ef82:	e0ee      	b.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 10) {
 800ef84:	78bb      	ldrb	r3, [r7, #2]
 800ef86:	2b0a      	cmp	r3, #10
 800ef88:	d14c      	bne.n	800f024 <VL53L0X_set_vcsel_pulse_period+0x286>

			Status = VL53L0X_WrByte(Dev,
 800ef8a:	2228      	movs	r2, #40	; 0x28
 800ef8c:	2148      	movs	r1, #72	; 0x48
 800ef8e:	6878      	ldr	r0, [r7, #4]
 800ef90:	f001 fa6c 	bl	801046c <VL53L0X_WrByte>
 800ef94:	4603      	mov	r3, r0
 800ef96:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x28);
			Status = VL53L0X_WrByte(Dev,
 800ef9a:	2208      	movs	r2, #8
 800ef9c:	2147      	movs	r1, #71	; 0x47
 800ef9e:	6878      	ldr	r0, [r7, #4]
 800efa0:	f001 fa64 	bl	801046c <VL53L0X_WrByte>
 800efa4:	4603      	mov	r3, r0
 800efa6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800efaa:	2203      	movs	r2, #3
 800efac:	2132      	movs	r1, #50	; 0x32
 800efae:	6878      	ldr	r0, [r7, #4]
 800efb0:	f001 fa5c 	bl	801046c <VL53L0X_WrByte>
 800efb4:	4603      	mov	r3, r0
 800efb6:	461a      	mov	r2, r3
 800efb8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800efbc:	4313      	orrs	r3, r2
 800efbe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800efc2:	2209      	movs	r2, #9
 800efc4:	2130      	movs	r1, #48	; 0x30
 800efc6:	6878      	ldr	r0, [r7, #4]
 800efc8:	f001 fa50 	bl	801046c <VL53L0X_WrByte>
 800efcc:	4603      	mov	r3, r0
 800efce:	461a      	mov	r2, r3
 800efd0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800efd4:	4313      	orrs	r3, r2
 800efd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800efda:	2201      	movs	r2, #1
 800efdc:	21ff      	movs	r1, #255	; 0xff
 800efde:	6878      	ldr	r0, [r7, #4]
 800efe0:	f001 fa44 	bl	801046c <VL53L0X_WrByte>
 800efe4:	4603      	mov	r3, r0
 800efe6:	461a      	mov	r2, r3
 800efe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800efec:	4313      	orrs	r3, r2
 800efee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800eff2:	2220      	movs	r2, #32
 800eff4:	2130      	movs	r1, #48	; 0x30
 800eff6:	6878      	ldr	r0, [r7, #4]
 800eff8:	f001 fa38 	bl	801046c <VL53L0X_WrByte>
 800effc:	4603      	mov	r3, r0
 800effe:	461a      	mov	r2, r3
 800f000:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f004:	4313      	orrs	r3, r2
 800f006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800f00a:	2200      	movs	r2, #0
 800f00c:	21ff      	movs	r1, #255	; 0xff
 800f00e:	6878      	ldr	r0, [r7, #4]
 800f010:	f001 fa2c 	bl	801046c <VL53L0X_WrByte>
 800f014:	4603      	mov	r3, r0
 800f016:	461a      	mov	r2, r3
 800f018:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f01c:	4313      	orrs	r3, r2
 800f01e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f022:	e09e      	b.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 12) {
 800f024:	78bb      	ldrb	r3, [r7, #2]
 800f026:	2b0c      	cmp	r3, #12
 800f028:	d14c      	bne.n	800f0c4 <VL53L0X_set_vcsel_pulse_period+0x326>

			Status = VL53L0X_WrByte(Dev,
 800f02a:	2238      	movs	r2, #56	; 0x38
 800f02c:	2148      	movs	r1, #72	; 0x48
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f001 fa1c 	bl	801046c <VL53L0X_WrByte>
 800f034:	4603      	mov	r3, r0
 800f036:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x38);
			Status = VL53L0X_WrByte(Dev,
 800f03a:	2208      	movs	r2, #8
 800f03c:	2147      	movs	r1, #71	; 0x47
 800f03e:	6878      	ldr	r0, [r7, #4]
 800f040:	f001 fa14 	bl	801046c <VL53L0X_WrByte>
 800f044:	4603      	mov	r3, r0
 800f046:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800f04a:	2203      	movs	r2, #3
 800f04c:	2132      	movs	r1, #50	; 0x32
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f001 fa0c 	bl	801046c <VL53L0X_WrByte>
 800f054:	4603      	mov	r3, r0
 800f056:	461a      	mov	r2, r3
 800f058:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f05c:	4313      	orrs	r3, r2
 800f05e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800f062:	2208      	movs	r2, #8
 800f064:	2130      	movs	r1, #48	; 0x30
 800f066:	6878      	ldr	r0, [r7, #4]
 800f068:	f001 fa00 	bl	801046c <VL53L0X_WrByte>
 800f06c:	4603      	mov	r3, r0
 800f06e:	461a      	mov	r2, r3
 800f070:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f074:	4313      	orrs	r3, r2
 800f076:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800f07a:	2201      	movs	r2, #1
 800f07c:	21ff      	movs	r1, #255	; 0xff
 800f07e:	6878      	ldr	r0, [r7, #4]
 800f080:	f001 f9f4 	bl	801046c <VL53L0X_WrByte>
 800f084:	4603      	mov	r3, r0
 800f086:	461a      	mov	r2, r3
 800f088:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f08c:	4313      	orrs	r3, r2
 800f08e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800f092:	2220      	movs	r2, #32
 800f094:	2130      	movs	r1, #48	; 0x30
 800f096:	6878      	ldr	r0, [r7, #4]
 800f098:	f001 f9e8 	bl	801046c <VL53L0X_WrByte>
 800f09c:	4603      	mov	r3, r0
 800f09e:	461a      	mov	r2, r3
 800f0a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0a4:	4313      	orrs	r3, r2
 800f0a6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800f0aa:	2200      	movs	r2, #0
 800f0ac:	21ff      	movs	r1, #255	; 0xff
 800f0ae:	6878      	ldr	r0, [r7, #4]
 800f0b0:	f001 f9dc 	bl	801046c <VL53L0X_WrByte>
 800f0b4:	4603      	mov	r3, r0
 800f0b6:	461a      	mov	r2, r3
 800f0b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0bc:	4313      	orrs	r3, r2
 800f0be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f0c2:	e04e      	b.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>
		} else if (VCSELPulsePeriodPCLK == 14) {
 800f0c4:	78bb      	ldrb	r3, [r7, #2]
 800f0c6:	2b0e      	cmp	r3, #14
 800f0c8:	d14b      	bne.n	800f162 <VL53L0X_set_vcsel_pulse_period+0x3c4>

			Status = VL53L0X_WrByte(Dev,
 800f0ca:	2248      	movs	r2, #72	; 0x48
 800f0cc:	2148      	movs	r1, #72	; 0x48
 800f0ce:	6878      	ldr	r0, [r7, #4]
 800f0d0:	f001 f9cc 	bl	801046c <VL53L0X_WrByte>
 800f0d4:	4603      	mov	r3, r0
 800f0d6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH,
				0x048);
			Status = VL53L0X_WrByte(Dev,
 800f0da:	2208      	movs	r2, #8
 800f0dc:	2147      	movs	r1, #71	; 0x47
 800f0de:	6878      	ldr	r0, [r7, #4]
 800f0e0:	f001 f9c4 	bl	801046c <VL53L0X_WrByte>
 800f0e4:	4603      	mov	r3, r0
 800f0e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW,
				0x08);

			Status |= VL53L0X_WrByte(Dev,
 800f0ea:	2203      	movs	r2, #3
 800f0ec:	2132      	movs	r1, #50	; 0x32
 800f0ee:	6878      	ldr	r0, [r7, #4]
 800f0f0:	f001 f9bc 	bl	801046c <VL53L0X_WrByte>
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	461a      	mov	r2, r3
 800f0f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f0fc:	4313      	orrs	r3, r2
 800f0fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
			Status |= VL53L0X_WrByte(Dev,
 800f102:	2207      	movs	r2, #7
 800f104:	2130      	movs	r1, #48	; 0x30
 800f106:	6878      	ldr	r0, [r7, #4]
 800f108:	f001 f9b0 	bl	801046c <VL53L0X_WrByte>
 800f10c:	4603      	mov	r3, r0
 800f10e:	461a      	mov	r2, r3
 800f110:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f114:	4313      	orrs	r3, r2
 800f116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);

			Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 800f11a:	2201      	movs	r2, #1
 800f11c:	21ff      	movs	r1, #255	; 0xff
 800f11e:	6878      	ldr	r0, [r7, #4]
 800f120:	f001 f9a4 	bl	801046c <VL53L0X_WrByte>
 800f124:	4603      	mov	r3, r0
 800f126:	461a      	mov	r2, r3
 800f128:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f12c:	4313      	orrs	r3, r2
 800f12e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Status |= VL53L0X_WrByte(Dev,
 800f132:	2220      	movs	r2, #32
 800f134:	2130      	movs	r1, #48	; 0x30
 800f136:	6878      	ldr	r0, [r7, #4]
 800f138:	f001 f998 	bl	801046c <VL53L0X_WrByte>
 800f13c:	4603      	mov	r3, r0
 800f13e:	461a      	mov	r2, r3
 800f140:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f144:	4313      	orrs	r3, r2
 800f146:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_ALGO_PHASECAL_LIM,
				0x20);
			Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 800f14a:	2200      	movs	r2, #0
 800f14c:	21ff      	movs	r1, #255	; 0xff
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f001 f98c 	bl	801046c <VL53L0X_WrByte>
 800f154:	4603      	mov	r3, r0
 800f156:	461a      	mov	r2, r3
 800f158:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f15c:	4313      	orrs	r3, r2
 800f15e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}


	/* Re-calculate and apply timeouts, in macro periods */

	if (Status == VL53L0X_ERROR_NONE) {
 800f162:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f166:	2b00      	cmp	r3, #0
 800f168:	d17f      	bne.n	800f26a <VL53L0X_set_vcsel_pulse_period+0x4cc>
		vcsel_period_reg = VL53L0X_encode_vcsel_period((uint8_t)
 800f16a:	78bb      	ldrb	r3, [r7, #2]
 800f16c:	4618      	mov	r0, r3
 800f16e:	f7fe fe37 	bl	800dde0 <VL53L0X_encode_vcsel_period>
 800f172:	4603      	mov	r3, r0
 800f174:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
		* using the new VCSEL period.
		*
		* For the MSRC timeout, the same applies - this timeout being
		* dependant on the pre-range vcsel period.
		*/
		switch (VcselPeriodType) {
 800f178:	78fb      	ldrb	r3, [r7, #3]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d002      	beq.n	800f184 <VL53L0X_set_vcsel_pulse_period+0x3e6>
 800f17e:	2b01      	cmp	r3, #1
 800f180:	d045      	beq.n	800f20e <VL53L0X_set_vcsel_pulse_period+0x470>
 800f182:	e06e      	b.n	800f262 <VL53L0X_set_vcsel_pulse_period+0x4c4>
		case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800f184:	f107 0314 	add.w	r3, r7, #20
 800f188:	461a      	mov	r2, r3
 800f18a:	2103      	movs	r1, #3
 800f18c:	6878      	ldr	r0, [r7, #4]
 800f18e:	f7ff fc33 	bl	800e9f8 <get_sequence_step_timeout>
 800f192:	4603      	mov	r3, r0
 800f194:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800f198:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f19c:	2b00      	cmp	r3, #0
 800f19e:	d109      	bne.n	800f1b4 <VL53L0X_set_vcsel_pulse_period+0x416>
				Status = get_sequence_step_timeout(Dev,
 800f1a0:	f107 0310 	add.w	r3, r7, #16
 800f1a4:	461a      	mov	r2, r3
 800f1a6:	2102      	movs	r1, #2
 800f1a8:	6878      	ldr	r0, [r7, #4]
 800f1aa:	f7ff fc25 	bl	800e9f8 <get_sequence_step_timeout>
 800f1ae:	4603      	mov	r3, r0
 800f1b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					&MsrcTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800f1b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f1b8:	2b00      	cmp	r3, #0
 800f1ba:	d109      	bne.n	800f1d0 <VL53L0X_set_vcsel_pulse_period+0x432>
				Status = VL53L0X_WrByte(Dev,
 800f1bc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f1c0:	461a      	mov	r2, r3
 800f1c2:	2150      	movs	r1, #80	; 0x50
 800f1c4:	6878      	ldr	r0, [r7, #4]
 800f1c6:	f001 f951 	bl	801046c <VL53L0X_WrByte>
 800f1ca:	4603      	mov	r3, r0
 800f1cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800f1d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d108      	bne.n	800f1ea <VL53L0X_set_vcsel_pulse_period+0x44c>
				Status = set_sequence_step_timeout(Dev,
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	461a      	mov	r2, r3
 800f1dc:	2103      	movs	r1, #3
 800f1de:	6878      	ldr	r0, [r7, #4]
 800f1e0:	f7ff fceb 	bl	800ebba <set_sequence_step_timeout>
 800f1e4:	4603      	mov	r3, r0
 800f1e6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_PRE_RANGE,
					PreRangeTimeoutMicroSeconds);


			if (Status == VL53L0X_ERROR_NONE)
 800f1ea:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	d108      	bne.n	800f204 <VL53L0X_set_vcsel_pulse_period+0x466>
				Status = set_sequence_step_timeout(Dev,
 800f1f2:	693b      	ldr	r3, [r7, #16]
 800f1f4:	461a      	mov	r2, r3
 800f1f6:	2102      	movs	r1, #2
 800f1f8:	6878      	ldr	r0, [r7, #4]
 800f1fa:	f7ff fcde 	bl	800ebba <set_sequence_step_timeout>
 800f1fe:	4603      	mov	r3, r0
 800f200:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_MSRC,
					MsrcTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	78ba      	ldrb	r2, [r7, #2]
 800f208:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
				Dev,
				PreRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800f20c:	e02e      	b.n	800f26c <VL53L0X_set_vcsel_pulse_period+0x4ce>
		case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
			Status = get_sequence_step_timeout(Dev,
 800f20e:	f107 0318 	add.w	r3, r7, #24
 800f212:	461a      	mov	r2, r3
 800f214:	2104      	movs	r1, #4
 800f216:	6878      	ldr	r0, [r7, #4]
 800f218:	f7ff fbee 	bl	800e9f8 <get_sequence_step_timeout>
 800f21c:	4603      	mov	r3, r0
 800f21e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_SEQUENCESTEP_FINAL_RANGE,
				&FinalRangeTimeoutMicroSeconds);

			if (Status == VL53L0X_ERROR_NONE)
 800f222:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f226:	2b00      	cmp	r3, #0
 800f228:	d109      	bne.n	800f23e <VL53L0X_set_vcsel_pulse_period+0x4a0>
				Status = VL53L0X_WrByte(Dev,
 800f22a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800f22e:	461a      	mov	r2, r3
 800f230:	2170      	movs	r1, #112	; 0x70
 800f232:	6878      	ldr	r0, [r7, #4]
 800f234:	f001 f91a 	bl	801046c <VL53L0X_WrByte>
 800f238:	4603      	mov	r3, r0
 800f23a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
					vcsel_period_reg);


			if (Status == VL53L0X_ERROR_NONE)
 800f23e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f242:	2b00      	cmp	r3, #0
 800f244:	d108      	bne.n	800f258 <VL53L0X_set_vcsel_pulse_period+0x4ba>
				Status = set_sequence_step_timeout(Dev,
 800f246:	69bb      	ldr	r3, [r7, #24]
 800f248:	461a      	mov	r2, r3
 800f24a:	2104      	movs	r1, #4
 800f24c:	6878      	ldr	r0, [r7, #4]
 800f24e:	f7ff fcb4 	bl	800ebba <set_sequence_step_timeout>
 800f252:	4603      	mov	r3, r0
 800f254:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					FinalRangeTimeoutMicroSeconds);

			VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	78ba      	ldrb	r2, [r7, #2]
 800f25c:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
				Dev,
				FinalRangeVcselPulsePeriod,
				VCSELPulsePeriodPCLK);
			break;
 800f260:	e004      	b.n	800f26c <VL53L0X_set_vcsel_pulse_period+0x4ce>
		default:
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f262:	23fc      	movs	r3, #252	; 0xfc
 800f264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800f268:	e000      	b.n	800f26c <VL53L0X_set_vcsel_pulse_period+0x4ce>
		}
	}
 800f26a:	bf00      	nop

	/* Finally, the timing budget must be re-applied */
	if (Status == VL53L0X_ERROR_NONE) {
 800f26c:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f270:	2b00      	cmp	r3, #0
 800f272:	d109      	bne.n	800f288 <VL53L0X_set_vcsel_pulse_period+0x4ea>
		VL53L0X_GETPARAMETERFIELD(Dev,
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	695b      	ldr	r3, [r3, #20]
 800f278:	61fb      	str	r3, [r7, #28]
			MeasurementTimingBudgetMicroSeconds,
			MeasurementTimingBudgetMicroSeconds);

		Status = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(Dev,
 800f27a:	69f9      	ldr	r1, [r7, #28]
 800f27c:	6878      	ldr	r0, [r7, #4]
 800f27e:	f7fc fd99 	bl	800bdb4 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 800f282:	4603      	mov	r3, r0
 800f284:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	/* Perform the phase calibration. This is needed after changing on
	 * vcsel period.
	 * get_data_enable = 0, restore_config = 1 */
	if (Status == VL53L0X_ERROR_NONE)
 800f288:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d109      	bne.n	800f2a4 <VL53L0X_set_vcsel_pulse_period+0x506>
		Status = VL53L0X_perform_phase_calibration(
 800f290:	f107 010f 	add.w	r1, r7, #15
 800f294:	2301      	movs	r3, #1
 800f296:	2200      	movs	r2, #0
 800f298:	6878      	ldr	r0, [r7, #4]
 800f29a:	f7fe fc99 	bl	800dbd0 <VL53L0X_perform_phase_calibration>
 800f29e:	4603      	mov	r3, r0
 800f2a0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			Dev, &PhaseCalInt, 0, 1);

	return Status;
 800f2a4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	3728      	adds	r7, #40	; 0x28
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	bd80      	pop	{r7, pc}

0800f2b0 <VL53L0X_get_vcsel_pulse_period>:

VL53L0X_Error VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
	VL53L0X_VcselPeriod VcselPeriodType, uint8_t *pVCSELPulsePeriodPCLK)
{
 800f2b0:	b580      	push	{r7, lr}
 800f2b2:	b086      	sub	sp, #24
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	460b      	mov	r3, r1
 800f2ba:	607a      	str	r2, [r7, #4]
 800f2bc:	72fb      	strb	r3, [r7, #11]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f2be:	2300      	movs	r3, #0
 800f2c0:	75fb      	strb	r3, [r7, #23]
	uint8_t vcsel_period_reg;

	switch (VcselPeriodType) {
 800f2c2:	7afb      	ldrb	r3, [r7, #11]
 800f2c4:	2b00      	cmp	r3, #0
 800f2c6:	d002      	beq.n	800f2ce <VL53L0X_get_vcsel_pulse_period+0x1e>
 800f2c8:	2b01      	cmp	r3, #1
 800f2ca:	d00a      	beq.n	800f2e2 <VL53L0X_get_vcsel_pulse_period+0x32>
 800f2cc:	e013      	b.n	800f2f6 <VL53L0X_get_vcsel_pulse_period+0x46>
	case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800f2ce:	f107 0316 	add.w	r3, r7, #22
 800f2d2:	461a      	mov	r2, r3
 800f2d4:	2150      	movs	r1, #80	; 0x50
 800f2d6:	68f8      	ldr	r0, [r7, #12]
 800f2d8:	f001 f94a 	bl	8010570 <VL53L0X_RdByte>
 800f2dc:	4603      	mov	r3, r0
 800f2de:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800f2e0:	e00b      	b.n	800f2fa <VL53L0X_get_vcsel_pulse_period+0x4a>
	case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
		Status = VL53L0X_RdByte(Dev,
 800f2e2:	f107 0316 	add.w	r3, r7, #22
 800f2e6:	461a      	mov	r2, r3
 800f2e8:	2170      	movs	r1, #112	; 0x70
 800f2ea:	68f8      	ldr	r0, [r7, #12]
 800f2ec:	f001 f940 	bl	8010570 <VL53L0X_RdByte>
 800f2f0:	4603      	mov	r3, r0
 800f2f2:	75fb      	strb	r3, [r7, #23]
			VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
			&vcsel_period_reg);
	break;
 800f2f4:	e001      	b.n	800f2fa <VL53L0X_get_vcsel_pulse_period+0x4a>
	default:
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f2f6:	23fc      	movs	r3, #252	; 0xfc
 800f2f8:	75fb      	strb	r3, [r7, #23]
	}

	if (Status == VL53L0X_ERROR_NONE)
 800f2fa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d107      	bne.n	800f312 <VL53L0X_get_vcsel_pulse_period+0x62>
		*pVCSELPulsePeriodPCLK =
			VL53L0X_decode_vcsel_period(vcsel_period_reg);
 800f302:	7dbb      	ldrb	r3, [r7, #22]
 800f304:	4618      	mov	r0, r3
 800f306:	f7fe fd58 	bl	800ddba <VL53L0X_decode_vcsel_period>
 800f30a:	4603      	mov	r3, r0
 800f30c:	461a      	mov	r2, r3
		*pVCSELPulsePeriodPCLK =
 800f30e:	687b      	ldr	r3, [r7, #4]
 800f310:	701a      	strb	r2, [r3, #0]

	return Status;
 800f312:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f316:	4618      	mov	r0, r3
 800f318:	3718      	adds	r7, #24
 800f31a:	46bd      	mov	sp, r7
 800f31c:	bd80      	pop	{r7, pc}

0800f31e <VL53L0X_set_measurement_timing_budget_micro_seconds>:



VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t MeasurementTimingBudgetMicroSeconds)
{
 800f31e:	b580      	push	{r7, lr}
 800f320:	b092      	sub	sp, #72	; 0x48
 800f322:	af00      	add	r7, sp, #0
 800f324:	6078      	str	r0, [r7, #4]
 800f326:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f328:	2300      	movs	r3, #0
 800f32a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint32_t FinalRangeTimingBudgetMicroSeconds;
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800f32e:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800f332:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800f334:	f240 7376 	movw	r3, #1910	; 0x776
 800f338:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t EndOverheadMicroSeconds		= 960;
 800f33a:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800f33e:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800f340:	f44f 7325 	mov.w	r3, #660	; 0x294
 800f344:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t TccOverheadMicroSeconds		= 590;
 800f346:	f240 234e 	movw	r3, #590	; 0x24e
 800f34a:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t DssOverheadMicroSeconds		= 690;
 800f34c:	f240 23b2 	movw	r3, #690	; 0x2b2
 800f350:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800f352:	f44f 7325 	mov.w	r3, #660	; 0x294
 800f356:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800f358:	f240 2326 	movw	r3, #550	; 0x226
 800f35c:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800f35e:	2300      	movs	r3, #0
 800f360:	60fb      	str	r3, [r7, #12]
	uint32_t cMinTimingBudgetMicroSeconds	= 20000;
 800f362:	f644 6320 	movw	r3, #20000	; 0x4e20
 800f366:	623b      	str	r3, [r7, #32]
	uint32_t SubTimeout = 0;
 800f368:	2300      	movs	r3, #0
 800f36a:	61fb      	str	r3, [r7, #28]

	LOG_FUNCTION_START("");

	if (MeasurementTimingBudgetMicroSeconds
 800f36c:	683a      	ldr	r2, [r7, #0]
 800f36e:	6a3b      	ldr	r3, [r7, #32]
 800f370:	429a      	cmp	r2, r3
 800f372:	d205      	bcs.n	800f380 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
			< cMinTimingBudgetMicroSeconds) {
		Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f374:	23fc      	movs	r3, #252	; 0xfc
 800f376:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		return Status;
 800f37a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f37e:	e0aa      	b.n	800f4d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	FinalRangeTimingBudgetMicroSeconds =
		MeasurementTimingBudgetMicroSeconds -
		(StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 800f380:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f382:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f384:	4413      	add	r3, r2
	FinalRangeTimingBudgetMicroSeconds =
 800f386:	683a      	ldr	r2, [r7, #0]
 800f388:	1ad3      	subs	r3, r2, r3
 800f38a:	643b      	str	r3, [r7, #64]	; 0x40

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800f38c:	f107 0314 	add.w	r3, r7, #20
 800f390:	4619      	mov	r1, r3
 800f392:	6878      	ldr	r0, [r7, #4]
 800f394:	f7fc fe58 	bl	800c048 <VL53L0X_GetSequenceStepEnables>
 800f398:	4603      	mov	r3, r0
 800f39a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

	if (Status == VL53L0X_ERROR_NONE &&
 800f39e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d15b      	bne.n	800f45e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
		(SchedulerSequenceSteps.TccOn  ||
 800f3a6:	7d3b      	ldrb	r3, [r7, #20]
	if (Status == VL53L0X_ERROR_NONE &&
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d105      	bne.n	800f3b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.MsrcOn ||
 800f3ac:	7d7b      	ldrb	r3, [r7, #21]
		(SchedulerSequenceSteps.TccOn  ||
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d102      	bne.n	800f3b8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
		SchedulerSequenceSteps.DssOn)) {
 800f3b2:	7dbb      	ldrb	r3, [r7, #22]
		SchedulerSequenceSteps.MsrcOn ||
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d052      	beq.n	800f45e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

		/* TCC, MSRC and DSS all share the same timeout */
		Status = get_sequence_step_timeout(Dev,
 800f3b8:	f107 0310 	add.w	r3, r7, #16
 800f3bc:	461a      	mov	r2, r3
 800f3be:	2102      	movs	r1, #2
 800f3c0:	6878      	ldr	r0, [r7, #4]
 800f3c2:	f7ff fb19 	bl	800e9f8 <get_sequence_step_timeout>
 800f3c6:	4603      	mov	r3, r0
 800f3c8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
					&MsrcDccTccTimeoutMicroSeconds);

		/* Subtract the TCC, MSRC and DSS timeouts if they are
		 * enabled. */

		if (Status != VL53L0X_ERROR_NONE)
 800f3cc:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d002      	beq.n	800f3da <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
			return Status;
 800f3d4:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f3d8:	e07d      	b.n	800f4d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

		/* TCC */
		if (SchedulerSequenceSteps.TccOn) {
 800f3da:	7d3b      	ldrb	r3, [r7, #20]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d00f      	beq.n	800f400 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

			SubTimeout = MsrcDccTccTimeoutMicroSeconds
				+ TccOverheadMicroSeconds;
 800f3e0:	693b      	ldr	r3, [r7, #16]
			SubTimeout = MsrcDccTccTimeoutMicroSeconds
 800f3e2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f3e4:	4413      	add	r3, r2
 800f3e6:	61fb      	str	r3, [r7, #28]

			if (SubTimeout <
 800f3e8:	69fa      	ldr	r2, [r7, #28]
 800f3ea:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f3ec:	429a      	cmp	r2, r3
 800f3ee:	d204      	bcs.n	800f3fa <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
				FinalRangeTimingBudgetMicroSeconds) {
				FinalRangeTimingBudgetMicroSeconds -=
 800f3f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f3f2:	69fb      	ldr	r3, [r7, #28]
 800f3f4:	1ad3      	subs	r3, r2, r3
 800f3f6:	643b      	str	r3, [r7, #64]	; 0x40
 800f3f8:	e002      	b.n	800f400 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
							SubTimeout;
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f3fa:	23fc      	movs	r3, #252	; 0xfc
 800f3fc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

		if (Status != VL53L0X_ERROR_NONE) {
 800f400:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f404:	2b00      	cmp	r3, #0
 800f406:	d002      	beq.n	800f40e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>
			LOG_FUNCTION_END(Status);
			return Status;
 800f408:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f40c:	e063      	b.n	800f4d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
		}

		/* DSS */
		if (SchedulerSequenceSteps.DssOn) {
 800f40e:	7dbb      	ldrb	r3, [r7, #22]
 800f410:	2b00      	cmp	r3, #0
 800f412:	d011      	beq.n	800f438 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

			SubTimeout = 2 * (MsrcDccTccTimeoutMicroSeconds +
 800f414:	693a      	ldr	r2, [r7, #16]
 800f416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f418:	4413      	add	r3, r2
 800f41a:	005b      	lsls	r3, r3, #1
 800f41c:	61fb      	str	r3, [r7, #28]
				DssOverheadMicroSeconds);

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800f41e:	69fa      	ldr	r2, [r7, #28]
 800f420:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f422:	429a      	cmp	r2, r3
 800f424:	d204      	bcs.n	800f430 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800f426:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f428:	69fb      	ldr	r3, [r7, #28]
 800f42a:	1ad3      	subs	r3, r2, r3
 800f42c:	643b      	str	r3, [r7, #64]	; 0x40
 800f42e:	e016      	b.n	800f45e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f430:	23fc      	movs	r3, #252	; 0xfc
 800f432:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800f436:	e012      	b.n	800f45e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			}
		} else if (SchedulerSequenceSteps.MsrcOn) {
 800f438:	7d7b      	ldrb	r3, [r7, #21]
 800f43a:	2b00      	cmp	r3, #0
 800f43c:	d00f      	beq.n	800f45e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			/* MSRC */
			SubTimeout = MsrcDccTccTimeoutMicroSeconds +
 800f43e:	693b      	ldr	r3, [r7, #16]
 800f440:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800f442:	4413      	add	r3, r2
 800f444:	61fb      	str	r3, [r7, #28]
						MsrcOverheadMicroSeconds;

			if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800f446:	69fa      	ldr	r2, [r7, #28]
 800f448:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f44a:	429a      	cmp	r2, r3
 800f44c:	d204      	bcs.n	800f458 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
				FinalRangeTimingBudgetMicroSeconds
							-= SubTimeout;
 800f44e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f450:	69fb      	ldr	r3, [r7, #28]
 800f452:	1ad3      	subs	r3, r2, r3
 800f454:	643b      	str	r3, [r7, #64]	; 0x40
 800f456:	e002      	b.n	800f45e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
			} else {
				/* Requested timeout too big. */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f458:	23fc      	movs	r3, #252	; 0xfc
 800f45a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
		}

	}

	if (Status != VL53L0X_ERROR_NONE) {
 800f45e:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f462:	2b00      	cmp	r3, #0
 800f464:	d002      	beq.n	800f46c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>
		LOG_FUNCTION_END(Status);
		return Status;
 800f466:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f46a:	e034      	b.n	800f4d6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
	}

	if (SchedulerSequenceSteps.PreRangeOn) {
 800f46c:	7dfb      	ldrb	r3, [r7, #23]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d019      	beq.n	800f4a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

		/* Subtract the Pre-range timeout if enabled. */

		Status = get_sequence_step_timeout(Dev,
 800f472:	f107 030c 	add.w	r3, r7, #12
 800f476:	461a      	mov	r2, r3
 800f478:	2103      	movs	r1, #3
 800f47a:	6878      	ldr	r0, [r7, #4]
 800f47c:	f7ff fabc 	bl	800e9f8 <get_sequence_step_timeout>
 800f480:	4603      	mov	r3, r0
 800f482:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);

		SubTimeout = PreRangeTimeoutMicroSeconds +
 800f486:	68fb      	ldr	r3, [r7, #12]
 800f488:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800f48a:	4413      	add	r3, r2
 800f48c:	61fb      	str	r3, [r7, #28]
				PreRangeOverheadMicroSeconds;

		if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 800f48e:	69fa      	ldr	r2, [r7, #28]
 800f490:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f492:	429a      	cmp	r2, r3
 800f494:	d204      	bcs.n	800f4a0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
			FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 800f496:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f498:	69fb      	ldr	r3, [r7, #28]
 800f49a:	1ad3      	subs	r3, r2, r3
 800f49c:	643b      	str	r3, [r7, #64]	; 0x40
 800f49e:	e002      	b.n	800f4a6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
		} else {
			/* Requested timeout too big. */
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f4a0:	23fc      	movs	r3, #252	; 0xfc
 800f4a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
		}
	}


	if (Status == VL53L0X_ERROR_NONE &&
 800f4a6:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
 800f4aa:	2b00      	cmp	r3, #0
 800f4ac:	d111      	bne.n	800f4d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
		SchedulerSequenceSteps.FinalRangeOn) {
 800f4ae:	7e3b      	ldrb	r3, [r7, #24]
	if (Status == VL53L0X_ERROR_NONE &&
 800f4b0:	2b00      	cmp	r3, #0
 800f4b2:	d00e      	beq.n	800f4d2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

		FinalRangeTimingBudgetMicroSeconds -=
 800f4b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f4b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f4b8:	1ad3      	subs	r3, r2, r3
 800f4ba:	643b      	str	r3, [r7, #64]	; 0x40
		 * budget and the sum of all other timeouts within the sequence.
		 * If there is no room for the final range timeout, then an error
		 * will be set. Otherwise the remaining time will be applied to
		 * the final range.
		 */
		Status = set_sequence_step_timeout(Dev,
 800f4bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800f4be:	2104      	movs	r1, #4
 800f4c0:	6878      	ldr	r0, [r7, #4]
 800f4c2:	f7ff fb7a 	bl	800ebba <set_sequence_step_timeout>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			VL53L0X_SEQUENCESTEP_FINAL_RANGE,
			FinalRangeTimingBudgetMicroSeconds);

		VL53L0X_SETPARAMETERFIELD(Dev,
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	683a      	ldr	r2, [r7, #0]
 800f4d0:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);

	return Status;
 800f4d2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
}
 800f4d6:	4618      	mov	r0, r3
 800f4d8:	3748      	adds	r7, #72	; 0x48
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	bd80      	pop	{r7, pc}

0800f4de <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(VL53L0X_DEV Dev,
		uint32_t *pMeasurementTimingBudgetMicroSeconds)
{
 800f4de:	b580      	push	{r7, lr}
 800f4e0:	b090      	sub	sp, #64	; 0x40
 800f4e2:	af00      	add	r7, sp, #0
 800f4e4:	6078      	str	r0, [r7, #4]
 800f4e6:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f4e8:	2300      	movs	r3, #0
 800f4ea:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
	uint32_t FinalRangeTimeoutMicroSeconds;
	uint32_t MsrcDccTccTimeoutMicroSeconds	= 2000;
 800f4ee:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800f4f2:	613b      	str	r3, [r7, #16]
	uint32_t StartOverheadMicroSeconds		= 1910;
 800f4f4:	f240 7376 	movw	r3, #1910	; 0x776
 800f4f8:	63bb      	str	r3, [r7, #56]	; 0x38
	uint32_t EndOverheadMicroSeconds		= 960;
 800f4fa:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 800f4fe:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t MsrcOverheadMicroSeconds		= 660;
 800f500:	f44f 7325 	mov.w	r3, #660	; 0x294
 800f504:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t TccOverheadMicroSeconds		= 590;
 800f506:	f240 234e 	movw	r3, #590	; 0x24e
 800f50a:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t DssOverheadMicroSeconds		= 690;
 800f50c:	f240 23b2 	movw	r3, #690	; 0x2b2
 800f510:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t PreRangeOverheadMicroSeconds	= 660;
 800f512:	f44f 7325 	mov.w	r3, #660	; 0x294
 800f516:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t FinalRangeOverheadMicroSeconds = 550;
 800f518:	f240 2326 	movw	r3, #550	; 0x226
 800f51c:	623b      	str	r3, [r7, #32]
	uint32_t PreRangeTimeoutMicroSeconds	= 0;
 800f51e:	2300      	movs	r3, #0
 800f520:	60fb      	str	r3, [r7, #12]

	LOG_FUNCTION_START("");

	/* Start and end overhead times always present */
	*pMeasurementTimingBudgetMicroSeconds
		= StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 800f522:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f524:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f526:	441a      	add	r2, r3
 800f528:	683b      	ldr	r3, [r7, #0]
 800f52a:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 800f52c:	f107 0318 	add.w	r3, r7, #24
 800f530:	4619      	mov	r1, r3
 800f532:	6878      	ldr	r0, [r7, #4]
 800f534:	f7fc fd88 	bl	800c048 <VL53L0X_GetSequenceStepEnables>
 800f538:	4603      	mov	r3, r0
 800f53a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

	if (Status != VL53L0X_ERROR_NONE) {
 800f53e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f542:	2b00      	cmp	r3, #0
 800f544:	d002      	beq.n	800f54c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>
		LOG_FUNCTION_END(Status);
		return Status;
 800f546:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f54a:	e075      	b.n	800f638 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
	}


	if (SchedulerSequenceSteps.TccOn  ||
 800f54c:	7e3b      	ldrb	r3, [r7, #24]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d105      	bne.n	800f55e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.MsrcOn ||
 800f552:	7e7b      	ldrb	r3, [r7, #25]
	if (SchedulerSequenceSteps.TccOn  ||
 800f554:	2b00      	cmp	r3, #0
 800f556:	d102      	bne.n	800f55e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
		SchedulerSequenceSteps.DssOn) {
 800f558:	7ebb      	ldrb	r3, [r7, #26]
		SchedulerSequenceSteps.MsrcOn ||
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d030      	beq.n	800f5c0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

		Status = get_sequence_step_timeout(Dev,
 800f55e:	f107 0310 	add.w	r3, r7, #16
 800f562:	461a      	mov	r2, r3
 800f564:	2102      	movs	r1, #2
 800f566:	6878      	ldr	r0, [r7, #4]
 800f568:	f7ff fa46 	bl	800e9f8 <get_sequence_step_timeout>
 800f56c:	4603      	mov	r3, r0
 800f56e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_MSRC,
				&MsrcDccTccTimeoutMicroSeconds);

		if (Status == VL53L0X_ERROR_NONE) {
 800f572:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f576:	2b00      	cmp	r3, #0
 800f578:	d122      	bne.n	800f5c0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
			if (SchedulerSequenceSteps.TccOn) {
 800f57a:	7e3b      	ldrb	r3, [r7, #24]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d007      	beq.n	800f590 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800f584:	6939      	ldr	r1, [r7, #16]
 800f586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f588:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800f58a:	441a      	add	r2, r3
 800f58c:	683b      	ldr	r3, [r7, #0]
 800f58e:	601a      	str	r2, [r3, #0]
					TccOverheadMicroSeconds;
			}

			if (SchedulerSequenceSteps.DssOn) {
 800f590:	7ebb      	ldrb	r3, [r7, #26]
 800f592:	2b00      	cmp	r3, #0
 800f594:	d009      	beq.n	800f5aa <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
				*pMeasurementTimingBudgetMicroSeconds +=
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	681a      	ldr	r2, [r3, #0]
				2 * (MsrcDccTccTimeoutMicroSeconds +
 800f59a:	6939      	ldr	r1, [r7, #16]
 800f59c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f59e:	440b      	add	r3, r1
 800f5a0:	005b      	lsls	r3, r3, #1
				*pMeasurementTimingBudgetMicroSeconds +=
 800f5a2:	441a      	add	r2, r3
 800f5a4:	683b      	ldr	r3, [r7, #0]
 800f5a6:	601a      	str	r2, [r3, #0]
 800f5a8:	e00a      	b.n	800f5c0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
					DssOverheadMicroSeconds);
			} else if (SchedulerSequenceSteps.MsrcOn) {
 800f5aa:	7e7b      	ldrb	r3, [r7, #25]
 800f5ac:	2b00      	cmp	r3, #0
 800f5ae:	d007      	beq.n	800f5c0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
				*pMeasurementTimingBudgetMicroSeconds +=
 800f5b0:	683b      	ldr	r3, [r7, #0]
 800f5b2:	681a      	ldr	r2, [r3, #0]
					MsrcDccTccTimeoutMicroSeconds +
 800f5b4:	6939      	ldr	r1, [r7, #16]
 800f5b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f5b8:	440b      	add	r3, r1
				*pMeasurementTimingBudgetMicroSeconds +=
 800f5ba:	441a      	add	r2, r3
 800f5bc:	683b      	ldr	r3, [r7, #0]
 800f5be:	601a      	str	r2, [r3, #0]
					MsrcOverheadMicroSeconds;
			}
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f5c0:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d114      	bne.n	800f5f2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
		if (SchedulerSequenceSteps.PreRangeOn) {
 800f5c8:	7efb      	ldrb	r3, [r7, #27]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d011      	beq.n	800f5f2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
			Status = get_sequence_step_timeout(Dev,
 800f5ce:	f107 030c 	add.w	r3, r7, #12
 800f5d2:	461a      	mov	r2, r3
 800f5d4:	2103      	movs	r1, #3
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f7ff fa0e 	bl	800e9f8 <get_sequence_step_timeout>
 800f5dc:	4603      	mov	r3, r0
 800f5de:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_SEQUENCESTEP_PRE_RANGE,
				&PreRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800f5e2:	683b      	ldr	r3, [r7, #0]
 800f5e4:	681a      	ldr	r2, [r3, #0]
				PreRangeTimeoutMicroSeconds +
 800f5e6:	68f9      	ldr	r1, [r7, #12]
 800f5e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f5ea:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800f5ec:	441a      	add	r2, r3
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	601a      	str	r2, [r3, #0]
				PreRangeOverheadMicroSeconds;
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f5f2:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f5f6:	2b00      	cmp	r3, #0
 800f5f8:	d114      	bne.n	800f624 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
		if (SchedulerSequenceSteps.FinalRangeOn) {
 800f5fa:	7f3b      	ldrb	r3, [r7, #28]
 800f5fc:	2b00      	cmp	r3, #0
 800f5fe:	d011      	beq.n	800f624 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
			Status = get_sequence_step_timeout(Dev,
 800f600:	f107 0314 	add.w	r3, r7, #20
 800f604:	461a      	mov	r2, r3
 800f606:	2104      	movs	r1, #4
 800f608:	6878      	ldr	r0, [r7, #4]
 800f60a:	f7ff f9f5 	bl	800e9f8 <get_sequence_step_timeout>
 800f60e:	4603      	mov	r3, r0
 800f610:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					VL53L0X_SEQUENCESTEP_FINAL_RANGE,
					&FinalRangeTimeoutMicroSeconds);
			*pMeasurementTimingBudgetMicroSeconds +=
 800f614:	683b      	ldr	r3, [r7, #0]
 800f616:	681a      	ldr	r2, [r3, #0]
				(FinalRangeTimeoutMicroSeconds +
 800f618:	6979      	ldr	r1, [r7, #20]
 800f61a:	6a3b      	ldr	r3, [r7, #32]
 800f61c:	440b      	add	r3, r1
			*pMeasurementTimingBudgetMicroSeconds +=
 800f61e:	441a      	add	r2, r3
 800f620:	683b      	ldr	r3, [r7, #0]
 800f622:	601a      	str	r2, [r3, #0]
				FinalRangeOverheadMicroSeconds);
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 800f624:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d103      	bne.n	800f634 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
		VL53L0X_SETPARAMETERFIELD(Dev,
 800f62c:	683b      	ldr	r3, [r7, #0]
 800f62e:	681a      	ldr	r2, [r3, #0]
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	615a      	str	r2, [r3, #20]
			MeasurementTimingBudgetMicroSeconds,
			*pMeasurementTimingBudgetMicroSeconds);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800f634:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 800f638:	4618      	mov	r0, r3
 800f63a:	3740      	adds	r7, #64	; 0x40
 800f63c:	46bd      	mov	sp, r7
 800f63e:	bd80      	pop	{r7, pc}

0800f640 <VL53L0X_load_tuning_settings>:



VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
		uint8_t *pTuningSettingBuffer)
{
 800f640:	b580      	push	{r7, lr}
 800f642:	b088      	sub	sp, #32
 800f644:	af00      	add	r7, sp, #0
 800f646:	6078      	str	r0, [r7, #4]
 800f648:	6039      	str	r1, [r7, #0]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f64a:	2300      	movs	r3, #0
 800f64c:	77fb      	strb	r3, [r7, #31]
	uint8_t localBuffer[4]; /* max */
	uint16_t Temp16;

	LOG_FUNCTION_START("");

	Index = 0;
 800f64e:	2300      	movs	r3, #0
 800f650:	617b      	str	r3, [r7, #20]

	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800f652:	e0c6      	b.n	800f7e2 <VL53L0X_load_tuning_settings+0x1a2>
			(Status == VL53L0X_ERROR_NONE)) {
		NumberOfWrites = *(pTuningSettingBuffer + Index);
 800f654:	697b      	ldr	r3, [r7, #20]
 800f656:	683a      	ldr	r2, [r7, #0]
 800f658:	4413      	add	r3, r2
 800f65a:	781b      	ldrb	r3, [r3, #0]
 800f65c:	74fb      	strb	r3, [r7, #19]
		Index++;
 800f65e:	697b      	ldr	r3, [r7, #20]
 800f660:	3301      	adds	r3, #1
 800f662:	617b      	str	r3, [r7, #20]
		if (NumberOfWrites == 0xFF) {
 800f664:	7cfb      	ldrb	r3, [r7, #19]
 800f666:	2bff      	cmp	r3, #255	; 0xff
 800f668:	f040 808d 	bne.w	800f786 <VL53L0X_load_tuning_settings+0x146>
			/* internal parameters */
			SelectParam = *(pTuningSettingBuffer + Index);
 800f66c:	697b      	ldr	r3, [r7, #20]
 800f66e:	683a      	ldr	r2, [r7, #0]
 800f670:	4413      	add	r3, r2
 800f672:	781b      	ldrb	r3, [r3, #0]
 800f674:	747b      	strb	r3, [r7, #17]
			Index++;
 800f676:	697b      	ldr	r3, [r7, #20]
 800f678:	3301      	adds	r3, #1
 800f67a:	617b      	str	r3, [r7, #20]
			switch (SelectParam) {
 800f67c:	7c7b      	ldrb	r3, [r7, #17]
 800f67e:	2b03      	cmp	r3, #3
 800f680:	d87e      	bhi.n	800f780 <VL53L0X_load_tuning_settings+0x140>
 800f682:	a201      	add	r2, pc, #4	; (adr r2, 800f688 <VL53L0X_load_tuning_settings+0x48>)
 800f684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f688:	0800f699 	.word	0x0800f699
 800f68c:	0800f6d3 	.word	0x0800f6d3
 800f690:	0800f70d 	.word	0x0800f70d
 800f694:	0800f747 	.word	0x0800f747
			case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800f698:	697b      	ldr	r3, [r7, #20]
 800f69a:	683a      	ldr	r2, [r7, #0]
 800f69c:	4413      	add	r3, r2
 800f69e:	781b      	ldrb	r3, [r3, #0]
 800f6a0:	743b      	strb	r3, [r7, #16]
				Index++;
 800f6a2:	697b      	ldr	r3, [r7, #20]
 800f6a4:	3301      	adds	r3, #1
 800f6a6:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800f6a8:	697b      	ldr	r3, [r7, #20]
 800f6aa:	683a      	ldr	r2, [r7, #0]
 800f6ac:	4413      	add	r3, r2
 800f6ae:	781b      	ldrb	r3, [r3, #0]
 800f6b0:	73fb      	strb	r3, [r7, #15]
				Index++;
 800f6b2:	697b      	ldr	r3, [r7, #20]
 800f6b4:	3301      	adds	r3, #1
 800f6b6:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800f6b8:	7c3b      	ldrb	r3, [r7, #16]
 800f6ba:	b29b      	uxth	r3, r3
 800f6bc:	021b      	lsls	r3, r3, #8
 800f6be:	b29a      	uxth	r2, r3
 800f6c0:	7bfb      	ldrb	r3, [r7, #15]
 800f6c2:	b29b      	uxth	r3, r3
 800f6c4:	4413      	add	r3, r2
 800f6c6:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	89ba      	ldrh	r2, [r7, #12]
 800f6cc:	f8a3 2134 	strh.w	r2, [r3, #308]	; 0x134
				break;
 800f6d0:	e087      	b.n	800f7e2 <VL53L0X_load_tuning_settings+0x1a2>
			case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800f6d2:	697b      	ldr	r3, [r7, #20]
 800f6d4:	683a      	ldr	r2, [r7, #0]
 800f6d6:	4413      	add	r3, r2
 800f6d8:	781b      	ldrb	r3, [r3, #0]
 800f6da:	743b      	strb	r3, [r7, #16]
				Index++;
 800f6dc:	697b      	ldr	r3, [r7, #20]
 800f6de:	3301      	adds	r3, #1
 800f6e0:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800f6e2:	697b      	ldr	r3, [r7, #20]
 800f6e4:	683a      	ldr	r2, [r7, #0]
 800f6e6:	4413      	add	r3, r2
 800f6e8:	781b      	ldrb	r3, [r3, #0]
 800f6ea:	73fb      	strb	r3, [r7, #15]
				Index++;
 800f6ec:	697b      	ldr	r3, [r7, #20]
 800f6ee:	3301      	adds	r3, #1
 800f6f0:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800f6f2:	7c3b      	ldrb	r3, [r7, #16]
 800f6f4:	b29b      	uxth	r3, r3
 800f6f6:	021b      	lsls	r3, r3, #8
 800f6f8:	b29a      	uxth	r2, r3
 800f6fa:	7bfb      	ldrb	r3, [r7, #15]
 800f6fc:	b29b      	uxth	r3, r3
 800f6fe:	4413      	add	r3, r2
 800f700:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffPulseWidth,
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	89ba      	ldrh	r2, [r7, #12]
 800f706:	f8a3 2136 	strh.w	r2, [r3, #310]	; 0x136
					Temp16);
				break;
 800f70a:	e06a      	b.n	800f7e2 <VL53L0X_load_tuning_settings+0x1a2>
			case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800f70c:	697b      	ldr	r3, [r7, #20]
 800f70e:	683a      	ldr	r2, [r7, #0]
 800f710:	4413      	add	r3, r2
 800f712:	781b      	ldrb	r3, [r3, #0]
 800f714:	743b      	strb	r3, [r7, #16]
				Index++;
 800f716:	697b      	ldr	r3, [r7, #20]
 800f718:	3301      	adds	r3, #1
 800f71a:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800f71c:	697b      	ldr	r3, [r7, #20]
 800f71e:	683a      	ldr	r2, [r7, #0]
 800f720:	4413      	add	r3, r2
 800f722:	781b      	ldrb	r3, [r3, #0]
 800f724:	73fb      	strb	r3, [r7, #15]
				Index++;
 800f726:	697b      	ldr	r3, [r7, #20]
 800f728:	3301      	adds	r3, #1
 800f72a:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800f72c:	7c3b      	ldrb	r3, [r7, #16]
 800f72e:	b29b      	uxth	r3, r3
 800f730:	021b      	lsls	r3, r3, #8
 800f732:	b29a      	uxth	r2, r3
 800f734:	7bfb      	ldrb	r3, [r7, #15]
 800f736:	b29b      	uxth	r3, r3
 800f738:	4413      	add	r3, r2
 800f73a:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	89ba      	ldrh	r2, [r7, #12]
 800f740:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
				break;
 800f744:	e04d      	b.n	800f7e2 <VL53L0X_load_tuning_settings+0x1a2>
			case 3: /* uint16_t targetRefRate -> 2 bytes */
				msb = *(pTuningSettingBuffer + Index);
 800f746:	697b      	ldr	r3, [r7, #20]
 800f748:	683a      	ldr	r2, [r7, #0]
 800f74a:	4413      	add	r3, r2
 800f74c:	781b      	ldrb	r3, [r3, #0]
 800f74e:	743b      	strb	r3, [r7, #16]
				Index++;
 800f750:	697b      	ldr	r3, [r7, #20]
 800f752:	3301      	adds	r3, #1
 800f754:	617b      	str	r3, [r7, #20]
				lsb = *(pTuningSettingBuffer + Index);
 800f756:	697b      	ldr	r3, [r7, #20]
 800f758:	683a      	ldr	r2, [r7, #0]
 800f75a:	4413      	add	r3, r2
 800f75c:	781b      	ldrb	r3, [r3, #0]
 800f75e:	73fb      	strb	r3, [r7, #15]
				Index++;
 800f760:	697b      	ldr	r3, [r7, #20]
 800f762:	3301      	adds	r3, #1
 800f764:	617b      	str	r3, [r7, #20]
				Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 800f766:	7c3b      	ldrb	r3, [r7, #16]
 800f768:	b29b      	uxth	r3, r3
 800f76a:	021b      	lsls	r3, r3, #8
 800f76c:	b29a      	uxth	r2, r3
 800f76e:	7bfb      	ldrb	r3, [r7, #15]
 800f770:	b29b      	uxth	r3, r3
 800f772:	4413      	add	r3, r2
 800f774:	81bb      	strh	r3, [r7, #12]
				PALDevDataSet(Dev, targetRefRate, Temp16);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	89ba      	ldrh	r2, [r7, #12]
 800f77a:	f8a3 213c 	strh.w	r2, [r3, #316]	; 0x13c
				break;
 800f77e:	e030      	b.n	800f7e2 <VL53L0X_load_tuning_settings+0x1a2>
			default: /* invalid parameter */
				Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f780:	23fc      	movs	r3, #252	; 0xfc
 800f782:	77fb      	strb	r3, [r7, #31]
 800f784:	e02d      	b.n	800f7e2 <VL53L0X_load_tuning_settings+0x1a2>
			}

		} else if (NumberOfWrites <= 4) {
 800f786:	7cfb      	ldrb	r3, [r7, #19]
 800f788:	2b04      	cmp	r3, #4
 800f78a:	d828      	bhi.n	800f7de <VL53L0X_load_tuning_settings+0x19e>
			Address = *(pTuningSettingBuffer + Index);
 800f78c:	697b      	ldr	r3, [r7, #20]
 800f78e:	683a      	ldr	r2, [r7, #0]
 800f790:	4413      	add	r3, r2
 800f792:	781b      	ldrb	r3, [r3, #0]
 800f794:	74bb      	strb	r3, [r7, #18]
			Index++;
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	3301      	adds	r3, #1
 800f79a:	617b      	str	r3, [r7, #20]

			for (i = 0; i < NumberOfWrites; i++) {
 800f79c:	2300      	movs	r3, #0
 800f79e:	61bb      	str	r3, [r7, #24]
 800f7a0:	e00f      	b.n	800f7c2 <VL53L0X_load_tuning_settings+0x182>
				localBuffer[i] = *(pTuningSettingBuffer +
 800f7a2:	697b      	ldr	r3, [r7, #20]
 800f7a4:	683a      	ldr	r2, [r7, #0]
 800f7a6:	4413      	add	r3, r2
 800f7a8:	7819      	ldrb	r1, [r3, #0]
 800f7aa:	f107 0208 	add.w	r2, r7, #8
 800f7ae:	69bb      	ldr	r3, [r7, #24]
 800f7b0:	4413      	add	r3, r2
 800f7b2:	460a      	mov	r2, r1
 800f7b4:	701a      	strb	r2, [r3, #0]
							Index);
				Index++;
 800f7b6:	697b      	ldr	r3, [r7, #20]
 800f7b8:	3301      	adds	r3, #1
 800f7ba:	617b      	str	r3, [r7, #20]
			for (i = 0; i < NumberOfWrites; i++) {
 800f7bc:	69bb      	ldr	r3, [r7, #24]
 800f7be:	3301      	adds	r3, #1
 800f7c0:	61bb      	str	r3, [r7, #24]
 800f7c2:	7cfb      	ldrb	r3, [r7, #19]
 800f7c4:	69ba      	ldr	r2, [r7, #24]
 800f7c6:	429a      	cmp	r2, r3
 800f7c8:	dbeb      	blt.n	800f7a2 <VL53L0X_load_tuning_settings+0x162>
			}

			Status = VL53L0X_WriteMulti(Dev, Address, localBuffer,
 800f7ca:	7cfb      	ldrb	r3, [r7, #19]
 800f7cc:	f107 0208 	add.w	r2, r7, #8
 800f7d0:	7cb9      	ldrb	r1, [r7, #18]
 800f7d2:	6878      	ldr	r0, [r7, #4]
 800f7d4:	f000 fdee 	bl	80103b4 <VL53L0X_WriteMulti>
 800f7d8:	4603      	mov	r3, r0
 800f7da:	77fb      	strb	r3, [r7, #31]
 800f7dc:	e001      	b.n	800f7e2 <VL53L0X_load_tuning_settings+0x1a2>
					NumberOfWrites);

		} else {
			Status = VL53L0X_ERROR_INVALID_PARAMS;
 800f7de:	23fc      	movs	r3, #252	; 0xfc
 800f7e0:	77fb      	strb	r3, [r7, #31]
	while ((*(pTuningSettingBuffer + Index) != 0) &&
 800f7e2:	697b      	ldr	r3, [r7, #20]
 800f7e4:	683a      	ldr	r2, [r7, #0]
 800f7e6:	4413      	add	r3, r2
 800f7e8:	781b      	ldrb	r3, [r3, #0]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d004      	beq.n	800f7f8 <VL53L0X_load_tuning_settings+0x1b8>
 800f7ee:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	f43f af2e 	beq.w	800f654 <VL53L0X_load_tuning_settings+0x14>
		}
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800f7f8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f7fc:	4618      	mov	r0, r3
 800f7fe:	3720      	adds	r7, #32
 800f800:	46bd      	mov	sp, r7
 800f802:	bd80      	pop	{r7, pc}

0800f804 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_xtalk_rate_mcps)
{
 800f804:	b580      	push	{r7, lr}
 800f806:	b088      	sub	sp, #32
 800f808:	af00      	add	r7, sp, #0
 800f80a:	60f8      	str	r0, [r7, #12]
 800f80c:	60b9      	str	r1, [r7, #8]
 800f80e:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f810:	2300      	movs	r3, #0
 800f812:	77fb      	strb	r3, [r7, #31]

	uint8_t xtalkCompEnable;
	FixPoint1616_t totalXtalkMegaCps;
	FixPoint1616_t xtalkPerSpadMegaCps;

	*ptotal_xtalk_rate_mcps = 0;
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	2200      	movs	r2, #0
 800f818:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 800f81a:	f107 0313 	add.w	r3, r7, #19
 800f81e:	4619      	mov	r1, r3
 800f820:	68f8      	ldr	r0, [r7, #12]
 800f822:	f7fc fc9d 	bl	800c160 <VL53L0X_GetXTalkCompensationEnable>
 800f826:	4603      	mov	r3, r0
 800f828:	77fb      	strb	r3, [r7, #31]
	if (Status == VL53L0X_ERROR_NONE) {
 800f82a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d111      	bne.n	800f856 <VL53L0X_get_total_xtalk_rate+0x52>

		if (xtalkCompEnable) {
 800f832:	7cfb      	ldrb	r3, [r7, #19]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d00e      	beq.n	800f856 <VL53L0X_get_total_xtalk_rate+0x52>

			VL53L0X_GETPARAMETERFIELD(
 800f838:	68fb      	ldr	r3, [r7, #12]
 800f83a:	6a1b      	ldr	r3, [r3, #32]
 800f83c:	61bb      	str	r3, [r7, #24]
				XTalkCompensationRateMegaCps,
				xtalkPerSpadMegaCps);

			/* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
			totalXtalkMegaCps =
				pRangingMeasurementData->EffectiveSpadRtnCount *
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	8a9b      	ldrh	r3, [r3, #20]
 800f842:	461a      	mov	r2, r3
			totalXtalkMegaCps =
 800f844:	69bb      	ldr	r3, [r7, #24]
 800f846:	fb02 f303 	mul.w	r3, r2, r3
 800f84a:	617b      	str	r3, [r7, #20]
				xtalkPerSpadMegaCps;

			/* FixPoint0824 >> 8 = FixPoint1616 */
			*ptotal_xtalk_rate_mcps =
				(totalXtalkMegaCps + 0x80) >> 8;
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	3380      	adds	r3, #128	; 0x80
 800f850:	0a1a      	lsrs	r2, r3, #8
			*ptotal_xtalk_rate_mcps =
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	601a      	str	r2, [r3, #0]
		}
	}

	return Status;
 800f856:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800f85a:	4618      	mov	r0, r3
 800f85c:	3720      	adds	r7, #32
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd80      	pop	{r7, pc}

0800f862 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *ptotal_signal_rate_mcps)
{
 800f862:	b580      	push	{r7, lr}
 800f864:	b086      	sub	sp, #24
 800f866:	af00      	add	r7, sp, #0
 800f868:	60f8      	str	r0, [r7, #12]
 800f86a:	60b9      	str	r1, [r7, #8]
 800f86c:	607a      	str	r2, [r7, #4]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f86e:	2300      	movs	r3, #0
 800f870:	75fb      	strb	r3, [r7, #23]
	FixPoint1616_t totalXtalkMegaCps;

	LOG_FUNCTION_START("");

	*ptotal_signal_rate_mcps =
		pRangingMeasurementData->SignalRateRtnMegaCps;
 800f872:	68bb      	ldr	r3, [r7, #8]
 800f874:	68da      	ldr	r2, [r3, #12]
	*ptotal_signal_rate_mcps =
 800f876:	687b      	ldr	r3, [r7, #4]
 800f878:	601a      	str	r2, [r3, #0]

	Status = VL53L0X_get_total_xtalk_rate(
 800f87a:	f107 0310 	add.w	r3, r7, #16
 800f87e:	461a      	mov	r2, r3
 800f880:	68b9      	ldr	r1, [r7, #8]
 800f882:	68f8      	ldr	r0, [r7, #12]
 800f884:	f7ff ffbe 	bl	800f804 <VL53L0X_get_total_xtalk_rate>
 800f888:	4603      	mov	r3, r0
 800f88a:	75fb      	strb	r3, [r7, #23]
		Dev, pRangingMeasurementData, &totalXtalkMegaCps);

	if (Status == VL53L0X_ERROR_NONE)
 800f88c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d105      	bne.n	800f8a0 <VL53L0X_get_total_signal_rate+0x3e>
		*ptotal_signal_rate_mcps += totalXtalkMegaCps;
 800f894:	687b      	ldr	r3, [r7, #4]
 800f896:	681a      	ldr	r2, [r3, #0]
 800f898:	693b      	ldr	r3, [r7, #16]
 800f89a:	441a      	add	r2, r3
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	601a      	str	r2, [r3, #0]

	return Status;
 800f8a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f8a4:	4618      	mov	r0, r3
 800f8a6:	3718      	adds	r7, #24
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	bd80      	pop	{r7, pc}

0800f8ac <VL53L0X_calc_dmax>:
	FixPoint1616_t pwMult,
	uint32_t sigmaEstimateP1,
	FixPoint1616_t sigmaEstimateP2,
	uint32_t peakVcselDuration_us,
	uint32_t *pdmax_mm)
{
 800f8ac:	b580      	push	{r7, lr}
 800f8ae:	b09a      	sub	sp, #104	; 0x68
 800f8b0:	af00      	add	r7, sp, #0
 800f8b2:	60f8      	str	r0, [r7, #12]
 800f8b4:	60b9      	str	r1, [r7, #8]
 800f8b6:	607a      	str	r2, [r7, #4]
 800f8b8:	603b      	str	r3, [r7, #0]
	const uint32_t cSigmaLimit		= 18;
 800f8ba:	2312      	movs	r3, #18
 800f8bc:	657b      	str	r3, [r7, #84]	; 0x54
	const FixPoint1616_t cSignalLimit	= 0x4000; /* 0.25 */
 800f8be:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800f8c2:	653b      	str	r3, [r7, #80]	; 0x50
	const FixPoint1616_t cSigmaEstRef	= 0x00000042; /* 0.001 */
 800f8c4:	2342      	movs	r3, #66	; 0x42
 800f8c6:	64fb      	str	r3, [r7, #76]	; 0x4c
	const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 800f8c8:	2306      	movs	r3, #6
 800f8ca:	64bb      	str	r3, [r7, #72]	; 0x48
	const uint32_t cAmbEffWidthDMax_ns	   = 7;
 800f8cc:	2307      	movs	r3, #7
 800f8ce:	647b      	str	r3, [r7, #68]	; 0x44
	FixPoint1616_t dmaxAmbient;
	FixPoint1616_t dmaxDarkTmp;
	FixPoint1616_t sigmaEstP2Tmp;
	uint32_t signalRateTemp_mcps;

	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

	LOG_FUNCTION_START("");

	dmaxCalRange_mm =
		PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
	dmaxCalRange_mm =
 800f8dc:	63fb      	str	r3, [r7, #60]	; 0x3c

	dmaxCalSignalRateRtn_mcps =
 800f8de:	68fb      	ldr	r3, [r7, #12]
 800f8e0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800f8e4:	63bb      	str	r3, [r7, #56]	; 0x38
		PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);

	/* uint32 * FixPoint1616 = FixPoint1616 */
	SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 800f8e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f8e8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f8ea:	fb02 f303 	mul.w	r3, r2, r3
 800f8ee:	637b      	str	r3, [r7, #52]	; 0x34

	/* FixPoint1616 >> 8 = FixPoint2408 */
	SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 800f8f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f8f2:	3380      	adds	r3, #128	; 0x80
 800f8f4:	0a1b      	lsrs	r3, r3, #8
 800f8f6:	637b      	str	r3, [r7, #52]	; 0x34
	SignalAt0mm *= dmaxCalRange_mm;
 800f8f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f8fa:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800f8fc:	fb02 f303 	mul.w	r3, r2, r3
 800f900:	637b      	str	r3, [r7, #52]	; 0x34

	minSignalNeeded_p1 = 0;
 800f902:	2300      	movs	r3, #0
 800f904:	667b      	str	r3, [r7, #100]	; 0x64
	if (totalCorrSignalRate_mcps > 0) {
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	2b00      	cmp	r3, #0
 800f90a:	d01a      	beq.n	800f942 <VL53L0X_calc_dmax+0x96>

		/* Shift by 10 bits to increase resolution prior to the
		 * division */
		signalRateTemp_mcps = totalSignalRate_mcps << 10;
 800f90c:	68bb      	ldr	r3, [r7, #8]
 800f90e:	029b      	lsls	r3, r3, #10
 800f910:	633b      	str	r3, [r7, #48]	; 0x30

		/* Add rounding value prior to division */
		minSignalNeeded_p1 = signalRateTemp_mcps +
			(totalCorrSignalRate_mcps/2);
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	085b      	lsrs	r3, r3, #1
		minSignalNeeded_p1 = signalRateTemp_mcps +
 800f916:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f918:	4413      	add	r3, r2
 800f91a:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint0626/FixPoint1616 = FixPoint2210 */
		minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 800f91c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	fbb2 f3f3 	udiv	r3, r2, r3
 800f924:	667b      	str	r3, [r7, #100]	; 0x64

		/* Apply a factored version of the speed of light.
		 Correction to be applied at the end */
		minSignalNeeded_p1 *= 3;
 800f926:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800f928:	4613      	mov	r3, r2
 800f92a:	005b      	lsls	r3, r3, #1
 800f92c:	4413      	add	r3, r2
 800f92e:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint2210 * FixPoint2210 = FixPoint1220 */
		minSignalNeeded_p1 *= minSignalNeeded_p1;
 800f930:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f932:	fb03 f303 	mul.w	r3, r3, r3
 800f936:	667b      	str	r3, [r7, #100]	; 0x64

		/* FixPoint1220 >> 16 = FixPoint2804 */
		minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 800f938:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800f93a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f93e:	0c1b      	lsrs	r3, r3, #16
 800f940:	667b      	str	r3, [r7, #100]	; 0x64
	}

	minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 800f942:	683b      	ldr	r3, [r7, #0]
 800f944:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800f946:	fb02 f303 	mul.w	r3, r2, r3
 800f94a:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* FixPoint1616 >> 16 =	 uint32 */
	minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 800f94c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f94e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f952:	0c1b      	lsrs	r3, r3, #16
 800f954:	62fb      	str	r3, [r7, #44]	; 0x2c

	/* uint32 * uint32	=  uint32 */
	minSignalNeeded_p2 *= minSignalNeeded_p2;
 800f956:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f958:	fb03 f303 	mul.w	r3, r3, r3
 800f95c:	62fb      	str	r3, [r7, #44]	; 0x2c
	/* Check sigmaEstimateP2
	 * If this value is too high there is not enough signal rate
	 * to calculate dmax value so set a suitable value to ensure
	 * a very small dmax.
	 */
	sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 800f95e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f960:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f964:	0c1b      	lsrs	r3, r3, #16
 800f966:	62bb      	str	r3, [r7, #40]	; 0x28
	sigmaEstP2Tmp = (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns/2)/
 800f968:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f96a:	085a      	lsrs	r2, r3, #1
 800f96c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f96e:	441a      	add	r2, r3
 800f970:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f972:	fbb2 f3f3 	udiv	r3, r2, r3
 800f976:	62bb      	str	r3, [r7, #40]	; 0x28
		cAmbEffWidthSigmaEst_ns;
	sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 800f978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f97a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f97c:	fb02 f303 	mul.w	r3, r2, r3
 800f980:	62bb      	str	r3, [r7, #40]	; 0x28

	if (sigmaEstP2Tmp > 0xffff) {
 800f982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f984:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800f988:	d302      	bcc.n	800f990 <VL53L0X_calc_dmax+0xe4>
		minSignalNeeded_p3 = 0xfff00000;
 800f98a:	4b54      	ldr	r3, [pc, #336]	; (800fadc <VL53L0X_calc_dmax+0x230>)
 800f98c:	663b      	str	r3, [r7, #96]	; 0x60
 800f98e:	e015      	b.n	800f9bc <VL53L0X_calc_dmax+0x110>

		/* DMAX uses a different ambient width from sigma, so apply
		 * correction.
		 * Perform division before multiplication to prevent overflow.
		 */
		sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns/2)/
 800f990:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f992:	085a      	lsrs	r2, r3, #1
 800f994:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f996:	441a      	add	r2, r3
 800f998:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f99a:	fbb2 f3f3 	udiv	r3, r2, r3
 800f99e:	677b      	str	r3, [r7, #116]	; 0x74
			cAmbEffWidthSigmaEst_ns;
		sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 800f9a0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f9a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800f9a4:	fb02 f303 	mul.w	r3, r2, r3
 800f9a8:	677b      	str	r3, [r7, #116]	; 0x74

		/* FixPoint1616 >> 16 = uint32 */
		minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 800f9aa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800f9ac:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800f9b0:	0c1b      	lsrs	r3, r3, #16
 800f9b2:	663b      	str	r3, [r7, #96]	; 0x60

		minSignalNeeded_p3 *= minSignalNeeded_p3;
 800f9b4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800f9b6:	fb03 f303 	mul.w	r3, r3, r3
 800f9ba:	663b      	str	r3, [r7, #96]	; 0x60

	}

	/* FixPoint1814 / uint32 = FixPoint1814 */
	sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 800f9bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800f9be:	039b      	lsls	r3, r3, #14
 800f9c0:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800f9c4:	4a46      	ldr	r2, [pc, #280]	; (800fae0 <VL53L0X_calc_dmax+0x234>)
 800f9c6:	fba2 2303 	umull	r2, r3, r2, r3
 800f9ca:	099b      	lsrs	r3, r3, #6
 800f9cc:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
	sigmaLimitTmp *= sigmaLimitTmp;
 800f9ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f9d0:	fb03 f303 	mul.w	r3, r3, r3
 800f9d4:	627b      	str	r3, [r7, #36]	; 0x24

	/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
	sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 800f9d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9d8:	fb03 f303 	mul.w	r3, r3, r3
 800f9dc:	623b      	str	r3, [r7, #32]

	/* FixPoint3232 >> 4 = FixPoint0428 */
	sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 800f9de:	6a3b      	ldr	r3, [r7, #32]
 800f9e0:	3308      	adds	r3, #8
 800f9e2:	091b      	lsrs	r3, r3, #4
 800f9e4:	623b      	str	r3, [r7, #32]

	/* FixPoint0428 - FixPoint0428	= FixPoint0428 */
	sigmaLimitTmp -=  sigmaEstSqTmp;
 800f9e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f9e8:	6a3b      	ldr	r3, [r7, #32]
 800f9ea:	1ad3      	subs	r3, r2, r3
 800f9ec:	627b      	str	r3, [r7, #36]	; 0x24

	/* uint32_t * FixPoint0428 = FixPoint0428 */
	minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 800f9ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f9f0:	4613      	mov	r3, r2
 800f9f2:	005b      	lsls	r3, r3, #1
 800f9f4:	4413      	add	r3, r2
 800f9f6:	011b      	lsls	r3, r3, #4
 800f9f8:	61fb      	str	r3, [r7, #28]

	/* FixPoint0428 >> 14 = FixPoint1814 */
	minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 800f9fa:	69fb      	ldr	r3, [r7, #28]
 800f9fc:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800fa00:	0b9b      	lsrs	r3, r3, #14
 800fa02:	61fb      	str	r3, [r7, #28]

	/* uint32 + uint32 = uint32 */
	minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 800fa04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fa06:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800fa08:	4413      	add	r3, r2
 800fa0a:	61bb      	str	r3, [r7, #24]

	/* uint32 / uint32 = uint32 */
	minSignalNeeded += (peakVcselDuration_us/2);
 800fa0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa0e:	085b      	lsrs	r3, r3, #1
 800fa10:	69ba      	ldr	r2, [r7, #24]
 800fa12:	4413      	add	r3, r2
 800fa14:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= peakVcselDuration_us;
 800fa16:	69ba      	ldr	r2, [r7, #24]
 800fa18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fa1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa1e:	61bb      	str	r3, [r7, #24]

	/* uint32 << 14 = FixPoint1814 */
	minSignalNeeded <<= 14;
 800fa20:	69bb      	ldr	r3, [r7, #24]
 800fa22:	039b      	lsls	r3, r3, #14
 800fa24:	61bb      	str	r3, [r7, #24]

	/* FixPoint1814 / FixPoint1814 = uint32 */
	minSignalNeeded += (minSignalNeeded_p4/2);
 800fa26:	69fb      	ldr	r3, [r7, #28]
 800fa28:	085b      	lsrs	r3, r3, #1
 800fa2a:	69ba      	ldr	r2, [r7, #24]
 800fa2c:	4413      	add	r3, r2
 800fa2e:	61bb      	str	r3, [r7, #24]
	minSignalNeeded /= minSignalNeeded_p4;
 800fa30:	69ba      	ldr	r2, [r7, #24]
 800fa32:	69fb      	ldr	r3, [r7, #28]
 800fa34:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa38:	61bb      	str	r3, [r7, #24]

	/* FixPoint3200 * FixPoint2804 := FixPoint2804*/
	minSignalNeeded *= minSignalNeeded_p1;
 800fa3a:	69bb      	ldr	r3, [r7, #24]
 800fa3c:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800fa3e:	fb02 f303 	mul.w	r3, r2, r3
 800fa42:	61bb      	str	r3, [r7, #24]
	 * and 10E-22 on the denominator.
	 * We do this because 32bit fix point calculation can't
	 * handle the larger and smaller elements of this equation,
	 * i.e. speed of light and pulse widths.
	 */
	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800fa44:	69bb      	ldr	r3, [r7, #24]
 800fa46:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800fa4a:	4a25      	ldr	r2, [pc, #148]	; (800fae0 <VL53L0X_calc_dmax+0x234>)
 800fa4c:	fba2 2303 	umull	r2, r3, r2, r3
 800fa50:	099b      	lsrs	r3, r3, #6
 800fa52:	61bb      	str	r3, [r7, #24]
	minSignalNeeded <<= 4;
 800fa54:	69bb      	ldr	r3, [r7, #24]
 800fa56:	011b      	lsls	r3, r3, #4
 800fa58:	61bb      	str	r3, [r7, #24]

	minSignalNeeded = (minSignalNeeded + 500) / 1000;
 800fa5a:	69bb      	ldr	r3, [r7, #24]
 800fa5c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800fa60:	4a1f      	ldr	r2, [pc, #124]	; (800fae0 <VL53L0X_calc_dmax+0x234>)
 800fa62:	fba2 2303 	umull	r2, r3, r2, r3
 800fa66:	099b      	lsrs	r3, r3, #6
 800fa68:	61bb      	str	r3, [r7, #24]

	/* FixPoint1616 >> 8 = FixPoint2408 */
	signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 800fa6a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa6c:	3380      	adds	r3, #128	; 0x80
 800fa6e:	0a1b      	lsrs	r3, r3, #8
 800fa70:	617b      	str	r3, [r7, #20]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (signalLimitTmp != 0)
 800fa72:	697b      	ldr	r3, [r7, #20]
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d008      	beq.n	800fa8a <VL53L0X_calc_dmax+0x1de>
		dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2))
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	085a      	lsrs	r2, r3, #1
 800fa7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fa7e:	441a      	add	r2, r3
 800fa80:	697b      	ldr	r3, [r7, #20]
 800fa82:	fbb2 f3f3 	udiv	r3, r2, r3
 800fa86:	65bb      	str	r3, [r7, #88]	; 0x58
 800fa88:	e001      	b.n	800fa8e <VL53L0X_calc_dmax+0x1e2>
			/ signalLimitTmp;
	else
		dmaxDarkTmp = 0;
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	65bb      	str	r3, [r7, #88]	; 0x58

	dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 800fa8e:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800fa90:	f7fe f9b9 	bl	800de06 <VL53L0X_isqrt>
 800fa94:	6138      	str	r0, [r7, #16]

	/* FixPoint2408/FixPoint2408 = uint32 */
	if (minSignalNeeded != 0)
 800fa96:	69bb      	ldr	r3, [r7, #24]
 800fa98:	2b00      	cmp	r3, #0
 800fa9a:	d008      	beq.n	800faae <VL53L0X_calc_dmax+0x202>
		dmaxAmbient = (SignalAt0mm + minSignalNeeded/2)
 800fa9c:	69bb      	ldr	r3, [r7, #24]
 800fa9e:	085a      	lsrs	r2, r3, #1
 800faa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800faa2:	441a      	add	r2, r3
 800faa4:	69bb      	ldr	r3, [r7, #24]
 800faa6:	fbb2 f3f3 	udiv	r3, r2, r3
 800faaa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800faac:	e001      	b.n	800fab2 <VL53L0X_calc_dmax+0x206>
			/ minSignalNeeded;
	else
		dmaxAmbient = 0;
 800faae:	2300      	movs	r3, #0
 800fab0:	65fb      	str	r3, [r7, #92]	; 0x5c

	dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 800fab2:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 800fab4:	f7fe f9a7 	bl	800de06 <VL53L0X_isqrt>
 800fab8:	65f8      	str	r0, [r7, #92]	; 0x5c

	*pdmax_mm = dmaxDark;
 800faba:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fabc:	693a      	ldr	r2, [r7, #16]
 800fabe:	601a      	str	r2, [r3, #0]
	if (dmaxDark > dmaxAmbient)
 800fac0:	693a      	ldr	r2, [r7, #16]
 800fac2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fac4:	429a      	cmp	r2, r3
 800fac6:	d902      	bls.n	800face <VL53L0X_calc_dmax+0x222>
		*pdmax_mm = dmaxAmbient;
 800fac8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800faca:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800facc:	601a      	str	r2, [r3, #0]

	LOG_FUNCTION_END(Status);

	return Status;
 800face:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
}
 800fad2:	4618      	mov	r0, r3
 800fad4:	3768      	adds	r7, #104	; 0x68
 800fad6:	46bd      	mov	sp, r7
 800fad8:	bd80      	pop	{r7, pc}
 800fada:	bf00      	nop
 800fadc:	fff00000 	.word	0xfff00000
 800fae0:	10624dd3 	.word	0x10624dd3

0800fae4 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(VL53L0X_DEV Dev,
	VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
	FixPoint1616_t *pSigmaEstimate,
	uint32_t *pDmax_mm)
{
 800fae4:	b580      	push	{r7, lr}
 800fae6:	b0b4      	sub	sp, #208	; 0xd0
 800fae8:	af04      	add	r7, sp, #16
 800faea:	60f8      	str	r0, [r7, #12]
 800faec:	60b9      	str	r1, [r7, #8]
 800faee:	607a      	str	r2, [r7, #4]
 800faf0:	603b      	str	r3, [r7, #0]
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cPulseEffectiveWidth_centi_ns   = 800;
 800faf2:	f44f 7348 	mov.w	r3, #800	; 0x320
 800faf6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
	/* Expressed in 100ths of a ns, i.e. centi-ns */
	const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 800fafa:	f44f 7316 	mov.w	r3, #600	; 0x258
 800fafe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
	const FixPoint1616_t cDfltFinalRangeIntegrationTimeMilliSecs	= 0x00190000; /* 25ms */
 800fb02:	f44f 13c8 	mov.w	r3, #1638400	; 0x190000
 800fb06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	const uint32_t cVcselPulseWidth_ps	= 4700; /* pico secs */
 800fb0a:	f241 235c 	movw	r3, #4700	; 0x125c
 800fb0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	const FixPoint1616_t cSigmaEstMax	= 0x028F87AE;
 800fb12:	4b9e      	ldr	r3, [pc, #632]	; (800fd8c <VL53L0X_calc_sigma_estimate+0x2a8>)
 800fb14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	const FixPoint1616_t cSigmaEstRtnMax	= 0xF000;
 800fb18:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800fb1c:	67fb      	str	r3, [r7, #124]	; 0x7c
	const FixPoint1616_t cAmbToSignalRatioMax = 0xF0000000/
 800fb1e:	f04f 4270 	mov.w	r2, #4026531840	; 0xf0000000
 800fb22:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800fb26:	fbb2 f3f3 	udiv	r3, r2, r3
 800fb2a:	67bb      	str	r3, [r7, #120]	; 0x78
		cAmbientEffectiveWidth_centi_ns;
	/* Time Of Flight per mm (6.6 pico secs) */
	const FixPoint1616_t cTOF_per_mm_ps		= 0x0006999A;
 800fb2c:	4b98      	ldr	r3, [pc, #608]	; (800fd90 <VL53L0X_calc_sigma_estimate+0x2ac>)
 800fb2e:	677b      	str	r3, [r7, #116]	; 0x74
	const uint32_t c16BitRoundingParam		= 0x00008000;
 800fb30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800fb34:	673b      	str	r3, [r7, #112]	; 0x70
	const FixPoint1616_t cMaxXTalk_kcps		= 0x00320000;
 800fb36:	f44f 1348 	mov.w	r3, #3276800	; 0x320000
 800fb3a:	66fb      	str	r3, [r7, #108]	; 0x6c
	const uint32_t cPllPeriod_ps			= 1655;
 800fb3c:	f240 6377 	movw	r3, #1655	; 0x677
 800fb40:	66bb      	str	r3, [r7, #104]	; 0x68
	FixPoint1616_t xTalkCorrection;
	FixPoint1616_t ambientRate_kcps;
	FixPoint1616_t peakSignalRate_kcps;
	FixPoint1616_t xTalkCompRate_mcps;
	uint32_t xTalkCompRate_kcps;
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb42:	2300      	movs	r3, #0
 800fb44:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	 * Estimates the range sigma
	 */

	LOG_FUNCTION_START("");

	VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 800fb48:	68fb      	ldr	r3, [r7, #12]
 800fb4a:	6a1b      	ldr	r3, [r3, #32]
 800fb4c:	617b      	str	r3, [r7, #20]
	 * We work in kcps rather than mcps as this helps keep within the
	 * confines of the 32 Fix1616 type.
	 */

	ambientRate_kcps =
		(pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 800fb4e:	68bb      	ldr	r3, [r7, #8]
 800fb50:	691b      	ldr	r3, [r3, #16]
 800fb52:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fb56:	fb02 f303 	mul.w	r3, r2, r3
	ambientRate_kcps =
 800fb5a:	0c1b      	lsrs	r3, r3, #16
 800fb5c:	667b      	str	r3, [r7, #100]	; 0x64

	correctedSignalRate_mcps =
 800fb5e:	68bb      	ldr	r3, [r7, #8]
 800fb60:	68db      	ldr	r3, [r3, #12]
 800fb62:	663b      	str	r3, [r7, #96]	; 0x60
		pRangingMeasurementData->SignalRateRtnMegaCps;


	Status = VL53L0X_get_total_signal_rate(
 800fb64:	f107 0310 	add.w	r3, r7, #16
 800fb68:	461a      	mov	r2, r3
 800fb6a:	68b9      	ldr	r1, [r7, #8]
 800fb6c:	68f8      	ldr	r0, [r7, #12]
 800fb6e:	f7ff fe78 	bl	800f862 <VL53L0X_get_total_signal_rate>
 800fb72:	4603      	mov	r3, r0
 800fb74:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
		Dev, pRangingMeasurementData, &totalSignalRate_mcps);
	Status = VL53L0X_get_total_xtalk_rate(
 800fb78:	f107 0314 	add.w	r3, r7, #20
 800fb7c:	461a      	mov	r2, r3
 800fb7e:	68b9      	ldr	r1, [r7, #8]
 800fb80:	68f8      	ldr	r0, [r7, #12]
 800fb82:	f7ff fe3f 	bl	800f804 <VL53L0X_get_total_xtalk_rate>
 800fb86:	4603      	mov	r3, r0
 800fb88:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f


	/* Signal rate measurement provided by device is the
	 * peak signal rate, not average.
	 */
	peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 800fb8c:	693b      	ldr	r3, [r7, #16]
 800fb8e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fb92:	fb02 f303 	mul.w	r3, r2, r3
 800fb96:	65fb      	str	r3, [r7, #92]	; 0x5c
	peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 800fb98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fb9a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800fb9e:	0c1b      	lsrs	r3, r3, #16
 800fba0:	65fb      	str	r3, [r7, #92]	; 0x5c

	xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 800fba2:	697b      	ldr	r3, [r7, #20]
 800fba4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fba8:	fb02 f303 	mul.w	r3, r2, r3
 800fbac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 800fbb0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 800fbb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fbb6:	429a      	cmp	r2, r3
 800fbb8:	d902      	bls.n	800fbc0 <VL53L0X_calc_sigma_estimate+0xdc>
		xTalkCompRate_kcps = cMaxXTalk_kcps;
 800fbba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800fbbc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

	if (Status == VL53L0X_ERROR_NONE) {
 800fbc0:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800fbc4:	2b00      	cmp	r3, #0
 800fbc6:	d168      	bne.n	800fc9a <VL53L0X_calc_sigma_estimate+0x1b6>

		/* Calculate final range macro periods */
		finalRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800fbc8:	68fb      	ldr	r3, [r7, #12]
 800fbca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 800fbce:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
			Dev, FinalRangeTimeoutMicroSecs);

		finalRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800fbd2:	68fb      	ldr	r3, [r7, #12]
 800fbd4:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 800fbd8:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b
			Dev, FinalRangeVcselPulsePeriod);

		finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800fbdc:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800fbe0:	461a      	mov	r2, r3
 800fbe2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 800fbe6:	68f8      	ldr	r0, [r7, #12]
 800fbe8:	f7fe feb2 	bl	800e950 <VL53L0X_calc_timeout_mclks>
 800fbec:	6578      	str	r0, [r7, #84]	; 0x54
			Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

		/* Calculate pre-range macro periods */
		preRangeTimeoutMicroSecs = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800fbf4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
			Dev, PreRangeTimeoutMicroSecs);

		preRangeVcselPCLKS = VL53L0X_GETDEVICESPECIFICPARAMETER(
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
 800fbfe:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			Dev, PreRangeVcselPulsePeriod);

		preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 800fc02:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 800fc06:	461a      	mov	r2, r3
 800fc08:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 800fc0c:	68f8      	ldr	r0, [r7, #12]
 800fc0e:	f7fe fe9f 	bl	800e950 <VL53L0X_calc_timeout_mclks>
 800fc12:	64f8      	str	r0, [r7, #76]	; 0x4c
			Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

		vcselWidth = 3;
 800fc14:	2303      	movs	r3, #3
 800fc16:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
		if (finalRangeVcselPCLKS == 8)
 800fc1a:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
 800fc1e:	2b08      	cmp	r3, #8
 800fc20:	d102      	bne.n	800fc28 <VL53L0X_calc_sigma_estimate+0x144>
			vcselWidth = 2;
 800fc22:	2302      	movs	r3, #2
 800fc24:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98


		peakVcselDuration_us = vcselWidth * 2048 *
			(preRangeMacroPCLKS + finalRangeMacroPCLKS);
 800fc28:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fc2a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800fc2c:	4413      	add	r3, r2
		peakVcselDuration_us = vcselWidth * 2048 *
 800fc2e:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800fc32:	fb02 f303 	mul.w	r3, r2, r3
 800fc36:	02db      	lsls	r3, r3, #11
 800fc38:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800fc3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fc40:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800fc44:	4a53      	ldr	r2, [pc, #332]	; (800fd94 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800fc46:	fba2 2303 	umull	r2, r3, r2, r3
 800fc4a:	099b      	lsrs	r3, r3, #6
 800fc4c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us *= cPllPeriod_ps;
 800fc50:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fc54:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800fc56:	fb02 f303 	mul.w	r3, r2, r3
 800fc5a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
		peakVcselDuration_us = (peakVcselDuration_us + 500)/1000;
 800fc5e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fc62:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800fc66:	4a4b      	ldr	r2, [pc, #300]	; (800fd94 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800fc68:	fba2 2303 	umull	r2, r3, r2, r3
 800fc6c:	099b      	lsrs	r3, r3, #6
 800fc6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		/* Fix1616 >> 8 = Fix2408 */
		totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 800fc72:	693b      	ldr	r3, [r7, #16]
 800fc74:	3380      	adds	r3, #128	; 0x80
 800fc76:	0a1b      	lsrs	r3, r3, #8
 800fc78:	613b      	str	r3, [r7, #16]

		/* Fix2408 * uint32 = Fix2408 */
		vcselTotalEventsRtn = totalSignalRate_mcps *
 800fc7a:	693a      	ldr	r2, [r7, #16]
 800fc7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800fc80:	fb02 f303 	mul.w	r3, r2, r3
 800fc84:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
			peakVcselDuration_us;

		/* Fix2408 >> 8 = uint32 */
		vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 800fc88:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800fc8c:	3380      	adds	r3, #128	; 0x80
 800fc8e:	0a1b      	lsrs	r3, r3, #8
 800fc90:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		/* Fix2408 << 8 = Fix1616 = */
		totalSignalRate_mcps <<= 8;
 800fc94:	693b      	ldr	r3, [r7, #16]
 800fc96:	021b      	lsls	r3, r3, #8
 800fc98:	613b      	str	r3, [r7, #16]
	}

	if (Status != VL53L0X_ERROR_NONE) {
 800fc9a:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d002      	beq.n	800fca8 <VL53L0X_calc_sigma_estimate+0x1c4>
		LOG_FUNCTION_END(Status);
		return Status;
 800fca2:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 800fca6:	e15e      	b.n	800ff66 <VL53L0X_calc_sigma_estimate+0x482>
	}

	if (peakSignalRate_kcps == 0) {
 800fca8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d10c      	bne.n	800fcc8 <VL53L0X_calc_sigma_estimate+0x1e4>
		*pSigmaEstimate = cSigmaEstMax;
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fcb4:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800fcbc:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		*pDmax_mm = 0;
 800fcc0:	683b      	ldr	r3, [r7, #0]
 800fcc2:	2200      	movs	r2, #0
 800fcc4:	601a      	str	r2, [r3, #0]
 800fcc6:	e14c      	b.n	800ff62 <VL53L0X_calc_sigma_estimate+0x47e>
	} else {
		if (vcselTotalEventsRtn < 1)
 800fcc8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	d102      	bne.n	800fcd6 <VL53L0X_calc_sigma_estimate+0x1f2>
			vcselTotalEventsRtn = 1;
 800fcd0:	2301      	movs	r3, #1
 800fcd2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

		sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 800fcd6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800fcda:	64bb      	str	r3, [r7, #72]	; 0x48

		/* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
		sigmaEstimateP2 = (ambientRate_kcps << 16)/peakSignalRate_kcps;
 800fcdc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800fcde:	041a      	lsls	r2, r3, #16
 800fce0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fce2:	fbb2 f3f3 	udiv	r3, r2, r3
 800fce6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 800fcea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800fcee:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fcf0:	429a      	cmp	r2, r3
 800fcf2:	d902      	bls.n	800fcfa <VL53L0X_calc_sigma_estimate+0x216>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstimateP2 = cAmbToSignalRatioMax;
 800fcf4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800fcf6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
		}
		sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 800fcfa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800fcfe:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800fd02:	fb02 f303 	mul.w	r3, r2, r3
 800fd06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

		sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 800fd0a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800fd0e:	4613      	mov	r3, r2
 800fd10:	005b      	lsls	r3, r3, #1
 800fd12:	4413      	add	r3, r2
 800fd14:	009b      	lsls	r3, r3, #2
 800fd16:	4618      	mov	r0, r3
 800fd18:	f7fe f875 	bl	800de06 <VL53L0X_isqrt>
 800fd1c:	4603      	mov	r3, r0
 800fd1e:	005b      	lsls	r3, r3, #1
 800fd20:	647b      	str	r3, [r7, #68]	; 0x44

		/* uint32 * FixPoint1616 = FixPoint1616 */
		deltaT_ps = pRangingMeasurementData->RangeMilliMeter *
 800fd22:	68bb      	ldr	r3, [r7, #8]
 800fd24:	891b      	ldrh	r3, [r3, #8]
 800fd26:	461a      	mov	r2, r3
 800fd28:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800fd2a:	fb02 f303 	mul.w	r3, r2, r3
 800fd2e:	643b      	str	r3, [r7, #64]	; 0x40
		 * (uint32 << 16) - FixPoint1616 = FixPoint1616.
		 * Divide result by 1000 to convert to mcps.
		 * 500 is added to ensure rounding when integer division
		 * truncates.
		 */
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800fd30:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fd32:	041a      	lsls	r2, r3, #16
			2 * xTalkCompRate_kcps) + 500)/1000;
 800fd34:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800fd38:	005b      	lsls	r3, r3, #1
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800fd3a:	1ad3      	subs	r3, r2, r3
			2 * xTalkCompRate_kcps) + 500)/1000;
 800fd3c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		diff1_mcps = (((peakSignalRate_kcps << 16) -
 800fd40:	4a14      	ldr	r2, [pc, #80]	; (800fd94 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800fd42:	fba2 2303 	umull	r2, r3, r2, r3
 800fd46:	099b      	lsrs	r3, r3, #6
 800fd48:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* vcselRate + xtalkCompRate */
		diff2_mcps = ((peakSignalRate_kcps << 16) + 500)/1000;
 800fd4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800fd4c:	041b      	lsls	r3, r3, #16
 800fd4e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800fd52:	4a10      	ldr	r2, [pc, #64]	; (800fd94 <VL53L0X_calc_sigma_estimate+0x2b0>)
 800fd54:	fba2 2303 	umull	r2, r3, r2, r3
 800fd58:	099b      	lsrs	r3, r3, #6
 800fd5a:	63bb      	str	r3, [r7, #56]	; 0x38

		/* Shift by 8 bits to increase resolution prior to the
		 * division */
		diff1_mcps <<= 8;
 800fd5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800fd5e:	021b      	lsls	r3, r3, #8
 800fd60:	63fb      	str	r3, [r7, #60]	; 0x3c

		/* FixPoint0824/FixPoint1616 = FixPoint2408 */
		xTalkCorrection	 = abs(diff1_mcps/diff2_mcps);
 800fd62:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800fd64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fd66:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	bfb8      	it	lt
 800fd6e:	425b      	neglt	r3, r3
 800fd70:	637b      	str	r3, [r7, #52]	; 0x34

		/* FixPoint2408 << 8 = FixPoint1616 */
		xTalkCorrection <<= 8;
 800fd72:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fd74:	021b      	lsls	r3, r3, #8
 800fd76:	637b      	str	r3, [r7, #52]	; 0x34

		if(pRangingMeasurementData->RangeStatus != 0){
 800fd78:	68bb      	ldr	r3, [r7, #8]
 800fd7a:	7e1b      	ldrb	r3, [r3, #24]
 800fd7c:	2b00      	cmp	r3, #0
 800fd7e:	d00b      	beq.n	800fd98 <VL53L0X_calc_sigma_estimate+0x2b4>
			pwMult = 1 << 16;
 800fd80:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800fd84:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800fd88:	e033      	b.n	800fdf2 <VL53L0X_calc_sigma_estimate+0x30e>
 800fd8a:	bf00      	nop
 800fd8c:	028f87ae 	.word	0x028f87ae
 800fd90:	0006999a 	.word	0x0006999a
 800fd94:	10624dd3 	.word	0x10624dd3
		} else {
			/* FixPoint1616/uint32 = FixPoint1616 */
			pwMult = deltaT_ps/cVcselPulseWidth_ps; /* smaller than 1.0f */
 800fd98:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800fd9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800fd9e:	fbb2 f3f3 	udiv	r3, r2, r3
 800fda2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
			 * values are small enough such that32 bits will not be
			 * exceeded.
			 */
			pwMult *= ((1 << 16) - xTalkCorrection);
 800fda6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fda8:	f5c3 3280 	rsb	r2, r3, #65536	; 0x10000
 800fdac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fdb0:	fb02 f303 	mul.w	r3, r2, r3
 800fdb4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3232 >> 16) = FixPoint1616 */
			pwMult =  (pwMult + c16BitRoundingParam) >> 16;
 800fdb8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800fdbc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800fdbe:	4413      	add	r3, r2
 800fdc0:	0c1b      	lsrs	r3, r3, #16
 800fdc2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* FixPoint1616 + FixPoint1616 = FixPoint1616 */
			pwMult += (1 << 16);
 800fdc6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fdca:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800fdce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/*
			 * At this point the value will be 1.xx, therefore if we square
			 * the value this will exceed 32 bits. To address this perform
			 * a single shift to the right before the multiplication.
			 */
			pwMult >>= 1;
 800fdd2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fdd6:	085b      	lsrs	r3, r3, #1
 800fdd8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
			/* FixPoint1715 * FixPoint1715 = FixPoint3430 */
			pwMult = pwMult * pwMult;
 800fddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fde0:	fb03 f303 	mul.w	r3, r3, r3
 800fde4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

			/* (FixPoint3430 >> 14) = Fix1616 */
			pwMult >>= 14;
 800fde8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fdec:	0b9b      	lsrs	r3, r3, #14
 800fdee:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
		}

		/* FixPoint1616 * uint32 = FixPoint1616 */
		sqr1 = pwMult * sigmaEstimateP1;
 800fdf2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800fdf6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fdf8:	fb02 f303 	mul.w	r3, r2, r3
 800fdfc:	633b      	str	r3, [r7, #48]	; 0x30

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr1 = (sqr1 + 0x8000) >> 16;
 800fdfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe00:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800fe04:	0c1b      	lsrs	r3, r3, #16
 800fe06:	633b      	str	r3, [r7, #48]	; 0x30

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr1 *= sqr1;
 800fe08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fe0a:	fb03 f303 	mul.w	r3, r3, r3
 800fe0e:	633b      	str	r3, [r7, #48]	; 0x30

		sqr2 = sigmaEstimateP2;
 800fe10:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800fe14:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* (FixPoint1616 >> 16) = FixPoint3200 */
		sqr2 = (sqr2 + 0x8000) >> 16;
 800fe16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe18:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800fe1c:	0c1b      	lsrs	r3, r3, #16
 800fe1e:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint3200 * FixPoint3200 = FixPoint6400 */
		sqr2 *= sqr2;
 800fe20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe22:	fb03 f303 	mul.w	r3, r3, r3
 800fe26:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* FixPoint64000 + FixPoint6400 = FixPoint6400 */
		sqrSum = sqr1 + sqr2;
 800fe28:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800fe2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fe2c:	4413      	add	r3, r2
 800fe2e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* SQRT(FixPoin6400) = FixPoint3200 */
		sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 800fe30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fe32:	f7fd ffe8 	bl	800de06 <VL53L0X_isqrt>
 800fe36:	6278      	str	r0, [r7, #36]	; 0x24

		/* (FixPoint3200 << 16) = FixPoint1616 */
		sqrtResult_centi_ns <<= 16;
 800fe38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe3a:	041b      	lsls	r3, r3, #16
 800fe3c:	627b      	str	r3, [r7, #36]	; 0x24
		/*
		 * Note that the Speed Of Light is expressed in um per 1E-10
		 * seconds (2997) Therefore to get mm/ns we have to divide by
		 * 10000
		 */
		sigmaEstRtn = (((sqrtResult_centi_ns+50)/100) /
 800fe3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fe40:	3332      	adds	r3, #50	; 0x32
 800fe42:	4a4b      	ldr	r2, [pc, #300]	; (800ff70 <VL53L0X_calc_sigma_estimate+0x48c>)
 800fe44:	fba2 2303 	umull	r2, r3, r2, r3
 800fe48:	095a      	lsrs	r2, r3, #5
 800fe4a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fe4c:	fbb2 f3f3 	udiv	r3, r2, r3
 800fe50:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
				sigmaEstimateP3);
		sigmaEstRtn		 *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 800fe54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fe58:	f640 32b5 	movw	r2, #2997	; 0xbb5
 800fe5c:	fb02 f303 	mul.w	r3, r2, r3
 800fe60:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		/* Add 5000 before dividing by 10000 to ensure rounding. */
		sigmaEstRtn		 += 5000;
 800fe64:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800fe68:	f241 3388 	movw	r3, #5000	; 0x1388
 800fe6c:	4413      	add	r3, r2
 800fe6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		sigmaEstRtn		 /= 10000;
 800fe72:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fe76:	4a3f      	ldr	r2, [pc, #252]	; (800ff74 <VL53L0X_calc_sigma_estimate+0x490>)
 800fe78:	fba2 2303 	umull	r2, r3, r2, r3
 800fe7c:	0b5b      	lsrs	r3, r3, #13
 800fe7e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

		if (sigmaEstRtn > cSigmaEstRtnMax) {
 800fe82:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800fe86:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fe88:	429a      	cmp	r2, r3
 800fe8a:	d902      	bls.n	800fe92 <VL53L0X_calc_sigma_estimate+0x3ae>
			/* Clip to prevent overflow. Will ensure safe
			 * max result. */
			sigmaEstRtn = cSigmaEstRtnMax;
 800fe8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800fe8e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
		}
		finalRangeIntegrationTimeMilliSecs =
			(finalRangeTimeoutMicroSecs + preRangeTimeoutMicroSecs + 500)/1000;
 800fe92:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800fe96:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800fe9a:	4413      	add	r3, r2
 800fe9c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
		finalRangeIntegrationTimeMilliSecs =
 800fea0:	4a35      	ldr	r2, [pc, #212]	; (800ff78 <VL53L0X_calc_sigma_estimate+0x494>)
 800fea2:	fba2 2303 	umull	r2, r3, r2, r3
 800fea6:	099b      	lsrs	r3, r3, #6
 800fea8:	623b      	str	r3, [r7, #32]
		/* sigmaEstRef = 1mm * 25ms/final range integration time (inc pre-range)
		 * sqrt(FixPoint1616/int) = FixPoint2408)
		 */
		sigmaEstRef =
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
				finalRangeIntegrationTimeMilliSecs/2)/
 800feaa:	6a3b      	ldr	r3, [r7, #32]
 800feac:	085a      	lsrs	r2, r3, #1
			VL53L0X_isqrt((cDfltFinalRangeIntegrationTimeMilliSecs +
 800feae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800feb2:	441a      	add	r2, r3
 800feb4:	6a3b      	ldr	r3, [r7, #32]
 800feb6:	fbb2 f3f3 	udiv	r3, r2, r3
 800feba:	4618      	mov	r0, r3
 800febc:	f7fd ffa3 	bl	800de06 <VL53L0X_isqrt>
 800fec0:	61f8      	str	r0, [r7, #28]
				finalRangeIntegrationTimeMilliSecs);

		/* FixPoint2408 << 8 = FixPoint1616 */
		sigmaEstRef <<= 8;
 800fec2:	69fb      	ldr	r3, [r7, #28]
 800fec4:	021b      	lsls	r3, r3, #8
 800fec6:	61fb      	str	r3, [r7, #28]
		sigmaEstRef = (sigmaEstRef + 500)/1000;
 800fec8:	69fb      	ldr	r3, [r7, #28]
 800feca:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 800fece:	4a2a      	ldr	r2, [pc, #168]	; (800ff78 <VL53L0X_calc_sigma_estimate+0x494>)
 800fed0:	fba2 2303 	umull	r2, r3, r2, r3
 800fed4:	099b      	lsrs	r3, r3, #6
 800fed6:	61fb      	str	r3, [r7, #28]

		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr1 = sigmaEstRtn * sigmaEstRtn;
 800fed8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800fedc:	fb03 f303 	mul.w	r3, r3, r3
 800fee0:	633b      	str	r3, [r7, #48]	; 0x30
		/* FixPoint1616 * FixPoint1616 = FixPoint3232 */
		sqr2 = sigmaEstRef * sigmaEstRef;
 800fee2:	69fb      	ldr	r3, [r7, #28]
 800fee4:	fb03 f303 	mul.w	r3, r3, r3
 800fee8:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* sqrt(FixPoint3232) = FixPoint1616 */
		sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 800feea:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800feec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800feee:	4413      	add	r3, r2
 800fef0:	4618      	mov	r0, r3
 800fef2:	f7fd ff88 	bl	800de06 <VL53L0X_isqrt>
 800fef6:	61b8      	str	r0, [r7, #24]
		 * Note that the Shift by 4 bits increases resolution prior to
		 * the sqrt, therefore the result must be shifted by 2 bits to
		 * the right to revert back to the FixPoint1616 format.
		 */

		sigmaEstimate	 = 1000 * sqrtResult;
 800fef8:	69bb      	ldr	r3, [r7, #24]
 800fefa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800fefe:	fb02 f303 	mul.w	r3, r2, r3
 800ff02:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

		if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 800ff06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d009      	beq.n	800ff20 <VL53L0X_calc_sigma_estimate+0x43c>
 800ff0c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800ff10:	2b00      	cmp	r3, #0
 800ff12:	d005      	beq.n	800ff20 <VL53L0X_calc_sigma_estimate+0x43c>
 800ff14:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800ff18:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ff1c:	429a      	cmp	r2, r3
 800ff1e:	d903      	bls.n	800ff28 <VL53L0X_calc_sigma_estimate+0x444>
				(sigmaEstimate > cSigmaEstMax)) {
				sigmaEstimate = cSigmaEstMax;
 800ff20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ff24:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		}

		*pSigmaEstimate = (uint32_t)(sigmaEstimate);
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 800ff2e:	601a      	str	r2, [r3, #0]
		PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681a      	ldr	r2, [r3, #0]
 800ff34:	68fb      	ldr	r3, [r7, #12]
 800ff36:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
		Status = VL53L0X_calc_dmax(
 800ff3a:	6939      	ldr	r1, [r7, #16]
 800ff3c:	683b      	ldr	r3, [r7, #0]
 800ff3e:	9303      	str	r3, [sp, #12]
 800ff40:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800ff44:	9302      	str	r3, [sp, #8]
 800ff46:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800ff4a:	9301      	str	r3, [sp, #4]
 800ff4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ff4e:	9300      	str	r3, [sp, #0]
 800ff50:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800ff54:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800ff56:	68f8      	ldr	r0, [r7, #12]
 800ff58:	f7ff fca8 	bl	800f8ac <VL53L0X_calc_dmax>
 800ff5c:	4603      	mov	r3, r0
 800ff5e:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
			peakVcselDuration_us,
			pDmax_mm);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 800ff62:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
}
 800ff66:	4618      	mov	r0, r3
 800ff68:	37c0      	adds	r7, #192	; 0xc0
 800ff6a:	46bd      	mov	sp, r7
 800ff6c:	bd80      	pop	{r7, pc}
 800ff6e:	bf00      	nop
 800ff70:	51eb851f 	.word	0x51eb851f
 800ff74:	d1b71759 	.word	0xd1b71759
 800ff78:	10624dd3 	.word	0x10624dd3

0800ff7c <VL53L0X_get_pal_range_status>:
		uint8_t DeviceRangeStatus,
		FixPoint1616_t SignalRate,
		uint16_t EffectiveSpadRtnCount,
		VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
		uint8_t *pPalRangeStatus)
{
 800ff7c:	b580      	push	{r7, lr}
 800ff7e:	b090      	sub	sp, #64	; 0x40
 800ff80:	af00      	add	r7, sp, #0
 800ff82:	60f8      	str	r0, [r7, #12]
 800ff84:	607a      	str	r2, [r7, #4]
 800ff86:	461a      	mov	r2, r3
 800ff88:	460b      	mov	r3, r1
 800ff8a:	72fb      	strb	r3, [r7, #11]
 800ff8c:	4613      	mov	r3, r2
 800ff8e:	813b      	strh	r3, [r7, #8]
	VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ff90:	2300      	movs	r3, #0
 800ff92:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	uint8_t NoneFlag;
	uint8_t SigmaLimitflag = 0;
 800ff96:	2300      	movs	r3, #0
 800ff98:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	uint8_t SignalRefClipflag = 0;
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	uint8_t RangeIgnoreThresholdflag = 0;
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
	uint8_t SigmaLimitCheckEnable = 0;
 800ffa8:	2300      	movs	r3, #0
 800ffaa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
	uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 800ffae:	2300      	movs	r3, #0
 800ffb0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
	uint8_t SignalRefClipLimitCheckEnable = 0;
 800ffb4:	2300      	movs	r3, #0
 800ffb6:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 800ffba:	2300      	movs	r3, #0
 800ffbc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	FixPoint1616_t SigmaEstimate;
	FixPoint1616_t SigmaLimitValue;
	FixPoint1616_t SignalRefClipValue;
	FixPoint1616_t RangeIgnoreThresholdValue;
	FixPoint1616_t SignalRatePerSpad;
	uint8_t DeviceRangeStatusInternal = 0;
 800ffc0:	2300      	movs	r3, #0
 800ffc2:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
	uint16_t tmpWord = 0;
 800ffc6:	2300      	movs	r3, #0
 800ffc8:	82fb      	strh	r3, [r7, #22]
	uint8_t Temp8;
	uint32_t Dmax_mm = 0;
 800ffca:	2300      	movs	r3, #0
 800ffcc:	613b      	str	r3, [r7, #16]
	 * the value 11 in the DeviceRangeStatus.
	 * In addition, the SigmaEstimator is not included in the VL53L0X
	 * DeviceRangeStatus, this will be added in the PalRangeStatus.
	 */

	DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 800ffce:	7afb      	ldrb	r3, [r7, #11]
 800ffd0:	10db      	asrs	r3, r3, #3
 800ffd2:	b2db      	uxtb	r3, r3
 800ffd4:	f003 030f 	and.w	r3, r3, #15
 800ffd8:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32

	if (DeviceRangeStatusInternal == 0 ||
 800ffdc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800ffe0:	2b00      	cmp	r3, #0
 800ffe2:	d017      	beq.n	8010014 <VL53L0X_get_pal_range_status+0x98>
 800ffe4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800ffe8:	2b05      	cmp	r3, #5
 800ffea:	d013      	beq.n	8010014 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 5 ||
 800ffec:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800fff0:	2b07      	cmp	r3, #7
 800fff2:	d00f      	beq.n	8010014 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 7 ||
 800fff4:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800fff8:	2b0c      	cmp	r3, #12
 800fffa:	d00b      	beq.n	8010014 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 12 ||
 800fffc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8010000:	2b0d      	cmp	r3, #13
 8010002:	d007      	beq.n	8010014 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 13 ||
 8010004:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8010008:	2b0e      	cmp	r3, #14
 801000a:	d003      	beq.n	8010014 <VL53L0X_get_pal_range_status+0x98>
		DeviceRangeStatusInternal == 14 ||
 801000c:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8010010:	2b0f      	cmp	r3, #15
 8010012:	d103      	bne.n	801001c <VL53L0X_get_pal_range_status+0xa0>
		DeviceRangeStatusInternal == 15
			) {
		NoneFlag = 1;
 8010014:	2301      	movs	r3, #1
 8010016:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 801001a:	e002      	b.n	8010022 <VL53L0X_get_pal_range_status+0xa6>
	} else {
		NoneFlag = 0;
 801001c:	2300      	movs	r3, #0
 801001e:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e

	/*
	 * Check if Sigma limit is enabled, if yes then do comparison with limit
	 * value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8010022:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8010026:	2b00      	cmp	r3, #0
 8010028:	d109      	bne.n	801003e <VL53L0X_get_pal_range_status+0xc2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801002a:	f107 032b 	add.w	r3, r7, #43	; 0x2b
 801002e:	461a      	mov	r2, r3
 8010030:	2100      	movs	r1, #0
 8010032:	68f8      	ldr	r0, [r7, #12]
 8010034:	f7fc f980 	bl	800c338 <VL53L0X_GetLimitCheckEnable>
 8010038:	4603      	mov	r3, r0
 801003a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
			&SigmaLimitCheckEnable);

	if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 801003e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8010042:	2b00      	cmp	r3, #0
 8010044:	d02e      	beq.n	80100a4 <VL53L0X_get_pal_range_status+0x128>
 8010046:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801004a:	2b00      	cmp	r3, #0
 801004c:	d12a      	bne.n	80100a4 <VL53L0X_get_pal_range_status+0x128>
		/*
		* compute the Sigma and check with limit
		*/
		Status = VL53L0X_calc_sigma_estimate(
 801004e:	f107 0310 	add.w	r3, r7, #16
 8010052:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8010056:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8010058:	68f8      	ldr	r0, [r7, #12]
 801005a:	f7ff fd43 	bl	800fae4 <VL53L0X_calc_sigma_estimate>
 801005e:	4603      	mov	r3, r0
 8010060:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			Dev,
			pRangingMeasurementData,
			&SigmaEstimate,
			&Dmax_mm);
		if (Status == VL53L0X_ERROR_NONE)
 8010064:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8010068:	2b00      	cmp	r3, #0
 801006a:	d103      	bne.n	8010074 <VL53L0X_get_pal_range_status+0xf8>
			pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 801006c:	693b      	ldr	r3, [r7, #16]
 801006e:	b29a      	uxth	r2, r3
 8010070:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010072:	815a      	strh	r2, [r3, #10]

		if (Status == VL53L0X_ERROR_NONE) {
 8010074:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8010078:	2b00      	cmp	r3, #0
 801007a:	d113      	bne.n	80100a4 <VL53L0X_get_pal_range_status+0x128>
			Status = VL53L0X_GetLimitCheckValue(Dev,
 801007c:	f107 0320 	add.w	r3, r7, #32
 8010080:	461a      	mov	r2, r3
 8010082:	2100      	movs	r1, #0
 8010084:	68f8      	ldr	r0, [r7, #12]
 8010086:	f7fc f9dd 	bl	800c444 <VL53L0X_GetLimitCheckValue>
 801008a:	4603      	mov	r3, r0
 801008c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
				&SigmaLimitValue);

			if ((SigmaLimitValue > 0) &&
 8010090:	6a3b      	ldr	r3, [r7, #32]
 8010092:	2b00      	cmp	r3, #0
 8010094:	d006      	beq.n	80100a4 <VL53L0X_get_pal_range_status+0x128>
				(SigmaEstimate > SigmaLimitValue))
 8010096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010098:	6a3b      	ldr	r3, [r7, #32]
			if ((SigmaLimitValue > 0) &&
 801009a:	429a      	cmp	r2, r3
 801009c:	d902      	bls.n	80100a4 <VL53L0X_get_pal_range_status+0x128>
					/* Limit Fail */
					SigmaLimitflag = 1;
 801009e:	2301      	movs	r3, #1
 80100a0:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d

	/*
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 */
	if (Status == VL53L0X_ERROR_NONE)
 80100a4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d109      	bne.n	80100c0 <VL53L0X_get_pal_range_status+0x144>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 80100ac:	f107 0329 	add.w	r3, r7, #41	; 0x29
 80100b0:	461a      	mov	r2, r3
 80100b2:	2102      	movs	r1, #2
 80100b4:	68f8      	ldr	r0, [r7, #12]
 80100b6:	f7fc f93f 	bl	800c338 <VL53L0X_GetLimitCheckEnable>
 80100ba:	4603      	mov	r3, r0
 80100bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipLimitCheckEnable);

	if ((SignalRefClipLimitCheckEnable != 0) &&
 80100c0:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d044      	beq.n	8010152 <VL53L0X_get_pal_range_status+0x1d6>
 80100c8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80100cc:	2b00      	cmp	r3, #0
 80100ce:	d140      	bne.n	8010152 <VL53L0X_get_pal_range_status+0x1d6>
			(Status == VL53L0X_ERROR_NONE)) {

		Status = VL53L0X_GetLimitCheckValue(Dev,
 80100d0:	f107 031c 	add.w	r3, r7, #28
 80100d4:	461a      	mov	r2, r3
 80100d6:	2102      	movs	r1, #2
 80100d8:	68f8      	ldr	r0, [r7, #12]
 80100da:	f7fc f9b3 	bl	800c444 <VL53L0X_GetLimitCheckValue>
 80100de:	4603      	mov	r3, r0
 80100e0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
				&SignalRefClipValue);

		/* Read LastSignalRefMcps from device */
		if (Status == VL53L0X_ERROR_NONE)
 80100e4:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d107      	bne.n	80100fc <VL53L0X_get_pal_range_status+0x180>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80100ec:	2201      	movs	r2, #1
 80100ee:	21ff      	movs	r1, #255	; 0xff
 80100f0:	68f8      	ldr	r0, [r7, #12]
 80100f2:	f000 f9bb 	bl	801046c <VL53L0X_WrByte>
 80100f6:	4603      	mov	r3, r0
 80100f8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		if (Status == VL53L0X_ERROR_NONE)
 80100fc:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8010100:	2b00      	cmp	r3, #0
 8010102:	d109      	bne.n	8010118 <VL53L0X_get_pal_range_status+0x19c>
			Status = VL53L0X_RdWord(Dev,
 8010104:	f107 0316 	add.w	r3, r7, #22
 8010108:	461a      	mov	r2, r3
 801010a:	21b6      	movs	r1, #182	; 0xb6
 801010c:	68f8      	ldr	r0, [r7, #12]
 801010e:	f000 fa59 	bl	80105c4 <VL53L0X_RdWord>
 8010112:	4603      	mov	r3, r0
 8010114:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
				&tmpWord);

		if (Status == VL53L0X_ERROR_NONE)
 8010118:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801011c:	2b00      	cmp	r3, #0
 801011e:	d107      	bne.n	8010130 <VL53L0X_get_pal_range_status+0x1b4>
			Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010120:	2200      	movs	r2, #0
 8010122:	21ff      	movs	r1, #255	; 0xff
 8010124:	68f8      	ldr	r0, [r7, #12]
 8010126:	f000 f9a1 	bl	801046c <VL53L0X_WrByte>
 801012a:	4603      	mov	r3, r0
 801012c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

		LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8010130:	8afb      	ldrh	r3, [r7, #22]
 8010132:	025b      	lsls	r3, r3, #9
 8010134:	62fb      	str	r3, [r7, #44]	; 0x2c
		PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801013a:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148

		if ((SignalRefClipValue > 0) &&
 801013e:	69fb      	ldr	r3, [r7, #28]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d006      	beq.n	8010152 <VL53L0X_get_pal_range_status+0x1d6>
				(LastSignalRefMcps > SignalRefClipValue)) {
 8010144:	69fb      	ldr	r3, [r7, #28]
		if ((SignalRefClipValue > 0) &&
 8010146:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010148:	429a      	cmp	r2, r3
 801014a:	d902      	bls.n	8010152 <VL53L0X_get_pal_range_status+0x1d6>
			/* Limit Fail */
			SignalRefClipflag = 1;
 801014c:	2301      	movs	r3, #1
 801014e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	 * Check if Signal ref clip limit is enabled, if yes then do comparison
	 * with limit value and put the result back into pPalRangeStatus.
	 * EffectiveSpadRtnCount has a format 8.8
	 * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
	 */
	if (Status == VL53L0X_ERROR_NONE)
 8010152:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8010156:	2b00      	cmp	r3, #0
 8010158:	d109      	bne.n	801016e <VL53L0X_get_pal_range_status+0x1f2>
		Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801015a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801015e:	461a      	mov	r2, r3
 8010160:	2103      	movs	r1, #3
 8010162:	68f8      	ldr	r0, [r7, #12]
 8010164:	f7fc f8e8 	bl	800c338 <VL53L0X_GetLimitCheckEnable>
 8010168:	4603      	mov	r3, r0
 801016a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdLimitCheckEnable);

	if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 801016e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010172:	2b00      	cmp	r3, #0
 8010174:	d023      	beq.n	80101be <VL53L0X_get_pal_range_status+0x242>
 8010176:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 801017a:	2b00      	cmp	r3, #0
 801017c:	d11f      	bne.n	80101be <VL53L0X_get_pal_range_status+0x242>
			(Status == VL53L0X_ERROR_NONE)) {

		/* Compute the signal rate per spad */
		if (EffectiveSpadRtnCount == 0) {
 801017e:	893b      	ldrh	r3, [r7, #8]
 8010180:	2b00      	cmp	r3, #0
 8010182:	d102      	bne.n	801018a <VL53L0X_get_pal_range_status+0x20e>
			SignalRatePerSpad = 0;
 8010184:	2300      	movs	r3, #0
 8010186:	637b      	str	r3, [r7, #52]	; 0x34
 8010188:	e005      	b.n	8010196 <VL53L0X_get_pal_range_status+0x21a>
		} else {
			SignalRatePerSpad = (FixPoint1616_t)((256 * SignalRate)
 801018a:	687b      	ldr	r3, [r7, #4]
 801018c:	021a      	lsls	r2, r3, #8
 801018e:	893b      	ldrh	r3, [r7, #8]
 8010190:	fbb2 f3f3 	udiv	r3, r2, r3
 8010194:	637b      	str	r3, [r7, #52]	; 0x34
				/ EffectiveSpadRtnCount);
		}

		Status = VL53L0X_GetLimitCheckValue(Dev,
 8010196:	f107 0318 	add.w	r3, r7, #24
 801019a:	461a      	mov	r2, r3
 801019c:	2103      	movs	r1, #3
 801019e:	68f8      	ldr	r0, [r7, #12]
 80101a0:	f7fc f950 	bl	800c444 <VL53L0X_GetLimitCheckValue>
 80101a4:	4603      	mov	r3, r0
 80101a6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				&RangeIgnoreThresholdValue);

		if ((RangeIgnoreThresholdValue > 0) &&
 80101aa:	69bb      	ldr	r3, [r7, #24]
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d006      	beq.n	80101be <VL53L0X_get_pal_range_status+0x242>
			(SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 80101b0:	69bb      	ldr	r3, [r7, #24]
		if ((RangeIgnoreThresholdValue > 0) &&
 80101b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80101b4:	429a      	cmp	r2, r3
 80101b6:	d202      	bcs.n	80101be <VL53L0X_get_pal_range_status+0x242>
			/* Limit Fail add 2^6 to range status */
			RangeIgnoreThresholdflag = 1;
 80101b8:	2301      	movs	r3, #1
 80101ba:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
		}
	}

	if (Status == VL53L0X_ERROR_NONE) {
 80101be:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d14a      	bne.n	801025c <VL53L0X_get_pal_range_status+0x2e0>
		if (NoneFlag == 1) {
 80101c6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80101ca:	2b01      	cmp	r3, #1
 80101cc:	d103      	bne.n	80101d6 <VL53L0X_get_pal_range_status+0x25a>
			*pPalRangeStatus = 255;	 /* NONE */
 80101ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101d0:	22ff      	movs	r2, #255	; 0xff
 80101d2:	701a      	strb	r2, [r3, #0]
 80101d4:	e042      	b.n	801025c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 1 ||
 80101d6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80101da:	2b01      	cmp	r3, #1
 80101dc:	d007      	beq.n	80101ee <VL53L0X_get_pal_range_status+0x272>
 80101de:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80101e2:	2b02      	cmp	r3, #2
 80101e4:	d003      	beq.n	80101ee <VL53L0X_get_pal_range_status+0x272>
					DeviceRangeStatusInternal == 2 ||
 80101e6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80101ea:	2b03      	cmp	r3, #3
 80101ec:	d103      	bne.n	80101f6 <VL53L0X_get_pal_range_status+0x27a>
					DeviceRangeStatusInternal == 3) {
			*pPalRangeStatus = 5; /* HW fail */
 80101ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101f0:	2205      	movs	r2, #5
 80101f2:	701a      	strb	r2, [r3, #0]
 80101f4:	e032      	b.n	801025c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 6 ||
 80101f6:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80101fa:	2b06      	cmp	r3, #6
 80101fc:	d003      	beq.n	8010206 <VL53L0X_get_pal_range_status+0x28a>
 80101fe:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8010202:	2b09      	cmp	r3, #9
 8010204:	d103      	bne.n	801020e <VL53L0X_get_pal_range_status+0x292>
					DeviceRangeStatusInternal == 9) {
			*pPalRangeStatus = 4;  /* Phase fail */
 8010206:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010208:	2204      	movs	r2, #4
 801020a:	701a      	strb	r2, [r3, #0]
 801020c:	e026      	b.n	801025c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 8 ||
 801020e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8010212:	2b08      	cmp	r3, #8
 8010214:	d007      	beq.n	8010226 <VL53L0X_get_pal_range_status+0x2aa>
 8010216:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 801021a:	2b0a      	cmp	r3, #10
 801021c:	d003      	beq.n	8010226 <VL53L0X_get_pal_range_status+0x2aa>
					DeviceRangeStatusInternal == 10 ||
 801021e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8010222:	2b01      	cmp	r3, #1
 8010224:	d103      	bne.n	801022e <VL53L0X_get_pal_range_status+0x2b2>
					SignalRefClipflag == 1) {
			*pPalRangeStatus = 3;  /* Min range */
 8010226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010228:	2203      	movs	r2, #3
 801022a:	701a      	strb	r2, [r3, #0]
 801022c:	e016      	b.n	801025c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (DeviceRangeStatusInternal == 4 ||
 801022e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8010232:	2b04      	cmp	r3, #4
 8010234:	d003      	beq.n	801023e <VL53L0X_get_pal_range_status+0x2c2>
 8010236:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801023a:	2b01      	cmp	r3, #1
 801023c:	d103      	bne.n	8010246 <VL53L0X_get_pal_range_status+0x2ca>
					RangeIgnoreThresholdflag == 1) {
			*pPalRangeStatus = 2;  /* Signal Fail */
 801023e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010240:	2202      	movs	r2, #2
 8010242:	701a      	strb	r2, [r3, #0]
 8010244:	e00a      	b.n	801025c <VL53L0X_get_pal_range_status+0x2e0>
		} else if (SigmaLimitflag == 1) {
 8010246:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 801024a:	2b01      	cmp	r3, #1
 801024c:	d103      	bne.n	8010256 <VL53L0X_get_pal_range_status+0x2da>
			*pPalRangeStatus = 1;  /* Sigma	 Fail */
 801024e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010250:	2201      	movs	r2, #1
 8010252:	701a      	strb	r2, [r3, #0]
 8010254:	e002      	b.n	801025c <VL53L0X_get_pal_range_status+0x2e0>
		} else {
			*pPalRangeStatus = 0; /* Range Valid */
 8010256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010258:	2200      	movs	r2, #0
 801025a:	701a      	strb	r2, [r3, #0]
		}
	}

	/* DMAX only relevant during range error */
	if (*pPalRangeStatus == 0)
 801025c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801025e:	781b      	ldrb	r3, [r3, #0]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d102      	bne.n	801026a <VL53L0X_get_pal_range_status+0x2ee>
		pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 8010264:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010266:	2200      	movs	r2, #0
 8010268:	815a      	strh	r2, [r3, #10]

	/* fill the Limit Check Status */

	Status =  VL53L0X_GetLimitCheckEnable(Dev,
 801026a:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 801026e:	461a      	mov	r2, r3
 8010270:	2101      	movs	r1, #1
 8010272:	68f8      	ldr	r0, [r7, #12]
 8010274:	f7fc f860 	bl	800c338 <VL53L0X_GetLimitCheckEnable>
 8010278:	4603      	mov	r3, r0
 801027a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			&SignalRateFinalRangeLimitCheckEnable);

	if (Status == VL53L0X_ERROR_NONE) {
 801027e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8010282:	2b00      	cmp	r3, #0
 8010284:	d14f      	bne.n	8010326 <VL53L0X_get_pal_range_status+0x3aa>
		if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 8010286:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801028a:	2b00      	cmp	r3, #0
 801028c:	d003      	beq.n	8010296 <VL53L0X_get_pal_range_status+0x31a>
 801028e:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8010292:	2b01      	cmp	r3, #1
 8010294:	d103      	bne.n	801029e <VL53L0X_get_pal_range_status+0x322>
			Temp8 = 1;
 8010296:	2301      	movs	r3, #1
 8010298:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801029c:	e002      	b.n	80102a4 <VL53L0X_get_pal_range_status+0x328>
		else
			Temp8 = 0;
 801029e:	2300      	movs	r3, #0
 80102a0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80102a4:	68fb      	ldr	r3, [r7, #12]
 80102a6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80102aa:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
				VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

		if ((DeviceRangeStatusInternal == 4) ||
 80102ae:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80102b2:	2b04      	cmp	r3, #4
 80102b4:	d003      	beq.n	80102be <VL53L0X_get_pal_range_status+0x342>
				(SignalRateFinalRangeLimitCheckEnable == 0))
 80102b6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
		if ((DeviceRangeStatusInternal == 4) ||
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d103      	bne.n	80102c6 <VL53L0X_get_pal_range_status+0x34a>
			Temp8 = 1;
 80102be:	2301      	movs	r3, #1
 80102c0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80102c4:	e002      	b.n	80102cc <VL53L0X_get_pal_range_status+0x350>
		else
			Temp8 = 0;
 80102c6:	2300      	movs	r3, #0
 80102c8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80102cc:	68fb      	ldr	r3, [r7, #12]
 80102ce:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80102d2:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
				VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
				Temp8);

		if ((SignalRefClipLimitCheckEnable == 0) ||
 80102d6:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80102da:	2b00      	cmp	r3, #0
 80102dc:	d003      	beq.n	80102e6 <VL53L0X_get_pal_range_status+0x36a>
 80102de:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80102e2:	2b01      	cmp	r3, #1
 80102e4:	d103      	bne.n	80102ee <VL53L0X_get_pal_range_status+0x372>
					(SignalRefClipflag == 1))
			Temp8 = 1;
 80102e6:	2301      	movs	r3, #1
 80102e8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80102ec:	e002      	b.n	80102f4 <VL53L0X_get_pal_range_status+0x378>
		else
			Temp8 = 0;
 80102ee:	2300      	movs	r3, #0
 80102f0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 80102fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
				VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

		if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80102fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8010302:	2b00      	cmp	r3, #0
 8010304:	d003      	beq.n	801030e <VL53L0X_get_pal_range_status+0x392>
 8010306:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 801030a:	2b01      	cmp	r3, #1
 801030c:	d103      	bne.n	8010316 <VL53L0X_get_pal_range_status+0x39a>
				(RangeIgnoreThresholdflag == 1))
			Temp8 = 1;
 801030e:	2301      	movs	r3, #1
 8010310:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010314:	e002      	b.n	801031c <VL53L0X_get_pal_range_status+0x3a0>
		else
			Temp8 = 0;
 8010316:	2300      	movs	r3, #0
 8010318:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

		VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	f897 2033 	ldrb.w	r2, [r7, #51]	; 0x33
 8010322:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
				VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
				Temp8);
	}

	LOG_FUNCTION_END(Status);
	return Status;
 8010326:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f

}
 801032a:	4618      	mov	r0, r3
 801032c:	3740      	adds	r7, #64	; 0x40
 801032e:	46bd      	mov	sp, r7
 8010330:	bd80      	pop	{r7, pc}

08010332 <_I2CWrite>:
#endif


uint8_t _I2CBuffer[64];

int _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8010332:	b580      	push	{r7, lr}
 8010334:	b088      	sub	sp, #32
 8010336:	af02      	add	r7, sp, #8
 8010338:	60f8      	str	r0, [r7, #12]
 801033a:	60b9      	str	r1, [r7, #8]
 801033c:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 801033e:	687b      	ldr	r3, [r7, #4]
 8010340:	330a      	adds	r3, #10
 8010342:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Transmit(Dev->I2cHandle, Dev->I2cDevAddr, pdata, count, i2c_time_out);
 8010344:	68fb      	ldr	r3, [r7, #12]
 8010346:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 8010350:	b299      	uxth	r1, r3
 8010352:	687b      	ldr	r3, [r7, #4]
 8010354:	b29a      	uxth	r2, r3
 8010356:	697b      	ldr	r3, [r7, #20]
 8010358:	9300      	str	r3, [sp, #0]
 801035a:	4613      	mov	r3, r2
 801035c:	68ba      	ldr	r2, [r7, #8]
 801035e:	f7f4 fb9b 	bl	8004a98 <HAL_I2C_Master_Transmit>
 8010362:	4603      	mov	r3, r0
 8010364:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 8010366:	693b      	ldr	r3, [r7, #16]
}
 8010368:	4618      	mov	r0, r3
 801036a:	3718      	adds	r7, #24
 801036c:	46bd      	mov	sp, r7
 801036e:	bd80      	pop	{r7, pc}

08010370 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8010370:	b580      	push	{r7, lr}
 8010372:	b088      	sub	sp, #32
 8010374:	af02      	add	r7, sp, #8
 8010376:	60f8      	str	r0, [r7, #12]
 8010378:	60b9      	str	r1, [r7, #8]
 801037a:	607a      	str	r2, [r7, #4]
    int status;
    int i2c_time_out = I2C_TIME_OUT_BASE+ count* I2C_TIME_OUT_BYTE;
 801037c:	687b      	ldr	r3, [r7, #4]
 801037e:	330a      	adds	r3, #10
 8010380:	617b      	str	r3, [r7, #20]

    status = HAL_I2C_Master_Receive(Dev->I2cHandle, Dev->I2cDevAddr|1, pdata, count, i2c_time_out);
 8010382:	68fb      	ldr	r3, [r7, #12]
 8010384:	f8d3 015c 	ldr.w	r0, [r3, #348]	; 0x15c
 8010388:	68fb      	ldr	r3, [r7, #12]
 801038a:	f893 3160 	ldrb.w	r3, [r3, #352]	; 0x160
 801038e:	f043 0301 	orr.w	r3, r3, #1
 8010392:	b2db      	uxtb	r3, r3
 8010394:	b299      	uxth	r1, r3
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	b29a      	uxth	r2, r3
 801039a:	697b      	ldr	r3, [r7, #20]
 801039c:	9300      	str	r3, [sp, #0]
 801039e:	4613      	mov	r3, r2
 80103a0:	68ba      	ldr	r2, [r7, #8]
 80103a2:	f7f4 fc6d 	bl	8004c80 <HAL_I2C_Master_Receive>
 80103a6:	4603      	mov	r3, r0
 80103a8:	613b      	str	r3, [r7, #16]
    if (status) {
        //VL6180x_ErrLog("I2C error 0x%x %d len", dev->I2cAddr, len);
        //XNUCLEO6180XA1_I2C1_Init(&hi2c1);
    }
    return status;
 80103aa:	693b      	ldr	r3, [r7, #16]
}
 80103ac:	4618      	mov	r0, r3
 80103ae:	3718      	adds	r7, #24
 80103b0:	46bd      	mov	sp, r7
 80103b2:	bd80      	pop	{r7, pc}

080103b4 <VL53L0X_WriteMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 80103b4:	b580      	push	{r7, lr}
 80103b6:	b086      	sub	sp, #24
 80103b8:	af00      	add	r7, sp, #0
 80103ba:	60f8      	str	r0, [r7, #12]
 80103bc:	607a      	str	r2, [r7, #4]
 80103be:	603b      	str	r3, [r7, #0]
 80103c0:	460b      	mov	r3, r1
 80103c2:	72fb      	strb	r3, [r7, #11]
    int status_int;
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80103c4:	2300      	movs	r3, #0
 80103c6:	75fb      	strb	r3, [r7, #23]
    if (count > sizeof(_I2CBuffer) - 1) {
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	2b3f      	cmp	r3, #63	; 0x3f
 80103cc:	d902      	bls.n	80103d4 <VL53L0X_WriteMulti+0x20>
        return VL53L0X_ERROR_INVALID_PARAMS;
 80103ce:	f06f 0303 	mvn.w	r3, #3
 80103d2:	e016      	b.n	8010402 <VL53L0X_WriteMulti+0x4e>
    }
    _I2CBuffer[0] = index;
 80103d4:	4a0d      	ldr	r2, [pc, #52]	; (801040c <VL53L0X_WriteMulti+0x58>)
 80103d6:	7afb      	ldrb	r3, [r7, #11]
 80103d8:	7013      	strb	r3, [r2, #0]
    memcpy(&_I2CBuffer[1], pdata, count);
 80103da:	683a      	ldr	r2, [r7, #0]
 80103dc:	6879      	ldr	r1, [r7, #4]
 80103de:	480c      	ldr	r0, [pc, #48]	; (8010410 <VL53L0X_WriteMulti+0x5c>)
 80103e0:	f000 fe38 	bl	8011054 <memcpy>
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 80103e4:	683b      	ldr	r3, [r7, #0]
 80103e6:	3301      	adds	r3, #1
 80103e8:	461a      	mov	r2, r3
 80103ea:	4908      	ldr	r1, [pc, #32]	; (801040c <VL53L0X_WriteMulti+0x58>)
 80103ec:	68f8      	ldr	r0, [r7, #12]
 80103ee:	f7ff ffa0 	bl	8010332 <_I2CWrite>
 80103f2:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80103f4:	693b      	ldr	r3, [r7, #16]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d001      	beq.n	80103fe <VL53L0X_WriteMulti+0x4a>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80103fa:	23ec      	movs	r3, #236	; 0xec
 80103fc:	75fb      	strb	r3, [r7, #23]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80103fe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010402:	4618      	mov	r0, r3
 8010404:	3718      	adds	r7, #24
 8010406:	46bd      	mov	sp, r7
 8010408:	bd80      	pop	{r7, pc}
 801040a:	bf00      	nop
 801040c:	2000a2cc 	.word	0x2000a2cc
 8010410:	2000a2cd 	.word	0x2000a2cd

08010414 <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata, uint32_t count) {
 8010414:	b580      	push	{r7, lr}
 8010416:	b086      	sub	sp, #24
 8010418:	af00      	add	r7, sp, #0
 801041a:	60f8      	str	r0, [r7, #12]
 801041c:	607a      	str	r2, [r7, #4]
 801041e:	603b      	str	r3, [r7, #0]
 8010420:	460b      	mov	r3, r1
 8010422:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010424:	2300      	movs	r3, #0
 8010426:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;
    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8010428:	f107 030b 	add.w	r3, r7, #11
 801042c:	2201      	movs	r2, #1
 801042e:	4619      	mov	r1, r3
 8010430:	68f8      	ldr	r0, [r7, #12]
 8010432:	f7ff ff7e 	bl	8010332 <_I2CWrite>
 8010436:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8010438:	693b      	ldr	r3, [r7, #16]
 801043a:	2b00      	cmp	r3, #0
 801043c:	d002      	beq.n	8010444 <VL53L0X_ReadMulti+0x30>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801043e:	23ec      	movs	r3, #236	; 0xec
 8010440:	75fb      	strb	r3, [r7, #23]
        goto done;
 8010442:	e00c      	b.n	801045e <VL53L0X_ReadMulti+0x4a>
    }
    status_int = _I2CRead(Dev, pdata, count);
 8010444:	683a      	ldr	r2, [r7, #0]
 8010446:	6879      	ldr	r1, [r7, #4]
 8010448:	68f8      	ldr	r0, [r7, #12]
 801044a:	f7ff ff91 	bl	8010370 <_I2CRead>
 801044e:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8010450:	693b      	ldr	r3, [r7, #16]
 8010452:	2b00      	cmp	r3, #0
 8010454:	d002      	beq.n	801045c <VL53L0X_ReadMulti+0x48>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8010456:	23ec      	movs	r3, #236	; 0xec
 8010458:	75fb      	strb	r3, [r7, #23]
 801045a:	e000      	b.n	801045e <VL53L0X_ReadMulti+0x4a>
    }
done:
 801045c:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 801045e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010462:	4618      	mov	r0, r3
 8010464:	3718      	adds	r7, #24
 8010466:	46bd      	mov	sp, r7
 8010468:	bd80      	pop	{r7, pc}
	...

0801046c <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 801046c:	b580      	push	{r7, lr}
 801046e:	b084      	sub	sp, #16
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
 8010474:	460b      	mov	r3, r1
 8010476:	70fb      	strb	r3, [r7, #3]
 8010478:	4613      	mov	r3, r2
 801047a:	70bb      	strb	r3, [r7, #2]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801047c:	2300      	movs	r3, #0
 801047e:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 8010480:	4a0b      	ldr	r2, [pc, #44]	; (80104b0 <VL53L0X_WrByte+0x44>)
 8010482:	78fb      	ldrb	r3, [r7, #3]
 8010484:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data;
 8010486:	4a0a      	ldr	r2, [pc, #40]	; (80104b0 <VL53L0X_WrByte+0x44>)
 8010488:	78bb      	ldrb	r3, [r7, #2]
 801048a:	7053      	strb	r3, [r2, #1]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 801048c:	2202      	movs	r2, #2
 801048e:	4908      	ldr	r1, [pc, #32]	; (80104b0 <VL53L0X_WrByte+0x44>)
 8010490:	6878      	ldr	r0, [r7, #4]
 8010492:	f7ff ff4e 	bl	8010332 <_I2CWrite>
 8010496:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 8010498:	68bb      	ldr	r3, [r7, #8]
 801049a:	2b00      	cmp	r3, #0
 801049c:	d001      	beq.n	80104a2 <VL53L0X_WrByte+0x36>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801049e:	23ec      	movs	r3, #236	; 0xec
 80104a0:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80104a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80104a6:	4618      	mov	r0, r3
 80104a8:	3710      	adds	r7, #16
 80104aa:	46bd      	mov	sp, r7
 80104ac:	bd80      	pop	{r7, pc}
 80104ae:	bf00      	nop
 80104b0:	2000a2cc 	.word	0x2000a2cc

080104b4 <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 80104b4:	b580      	push	{r7, lr}
 80104b6:	b084      	sub	sp, #16
 80104b8:	af00      	add	r7, sp, #0
 80104ba:	6078      	str	r0, [r7, #4]
 80104bc:	460b      	mov	r3, r1
 80104be:	70fb      	strb	r3, [r7, #3]
 80104c0:	4613      	mov	r3, r2
 80104c2:	803b      	strh	r3, [r7, #0]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80104c4:	2300      	movs	r3, #0
 80104c6:	73fb      	strb	r3, [r7, #15]
    int32_t status_int;

    _I2CBuffer[0] = index;
 80104c8:	4a0e      	ldr	r2, [pc, #56]	; (8010504 <VL53L0X_WrWord+0x50>)
 80104ca:	78fb      	ldrb	r3, [r7, #3]
 80104cc:	7013      	strb	r3, [r2, #0]
    _I2CBuffer[1] = data >> 8;
 80104ce:	883b      	ldrh	r3, [r7, #0]
 80104d0:	0a1b      	lsrs	r3, r3, #8
 80104d2:	b29b      	uxth	r3, r3
 80104d4:	b2da      	uxtb	r2, r3
 80104d6:	4b0b      	ldr	r3, [pc, #44]	; (8010504 <VL53L0X_WrWord+0x50>)
 80104d8:	705a      	strb	r2, [r3, #1]
    _I2CBuffer[2] = data & 0x00FF;
 80104da:	883b      	ldrh	r3, [r7, #0]
 80104dc:	b2da      	uxtb	r2, r3
 80104de:	4b09      	ldr	r3, [pc, #36]	; (8010504 <VL53L0X_WrWord+0x50>)
 80104e0:	709a      	strb	r2, [r3, #2]

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 80104e2:	2203      	movs	r2, #3
 80104e4:	4907      	ldr	r1, [pc, #28]	; (8010504 <VL53L0X_WrWord+0x50>)
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f7ff ff23 	bl	8010332 <_I2CWrite>
 80104ec:	60b8      	str	r0, [r7, #8]
    if (status_int != 0) {
 80104ee:	68bb      	ldr	r3, [r7, #8]
 80104f0:	2b00      	cmp	r3, #0
 80104f2:	d001      	beq.n	80104f8 <VL53L0X_WrWord+0x44>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80104f4:	23ec      	movs	r3, #236	; 0xec
 80104f6:	73fb      	strb	r3, [r7, #15]
    }
    VL53L0X_PutI2cBus();
    return Status;
 80104f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80104fc:	4618      	mov	r0, r3
 80104fe:	3710      	adds	r7, #16
 8010500:	46bd      	mov	sp, r7
 8010502:	bd80      	pop	{r7, pc}
 8010504:	2000a2cc 	.word	0x2000a2cc

08010508 <VL53L0X_UpdateByte>:
    }
    VL53L0X_PutI2cBus();
    return Status;
}

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index, uint8_t AndData, uint8_t OrData) {
 8010508:	b580      	push	{r7, lr}
 801050a:	b084      	sub	sp, #16
 801050c:	af00      	add	r7, sp, #0
 801050e:	6078      	str	r0, [r7, #4]
 8010510:	4608      	mov	r0, r1
 8010512:	4611      	mov	r1, r2
 8010514:	461a      	mov	r2, r3
 8010516:	4603      	mov	r3, r0
 8010518:	70fb      	strb	r3, [r7, #3]
 801051a:	460b      	mov	r3, r1
 801051c:	70bb      	strb	r3, [r7, #2]
 801051e:	4613      	mov	r3, r2
 8010520:	707b      	strb	r3, [r7, #1]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010522:	2300      	movs	r3, #0
 8010524:	73fb      	strb	r3, [r7, #15]
    uint8_t data;

    Status = VL53L0X_RdByte(Dev, index, &data);
 8010526:	f107 020e 	add.w	r2, r7, #14
 801052a:	78fb      	ldrb	r3, [r7, #3]
 801052c:	4619      	mov	r1, r3
 801052e:	6878      	ldr	r0, [r7, #4]
 8010530:	f000 f81e 	bl	8010570 <VL53L0X_RdByte>
 8010534:	4603      	mov	r3, r0
 8010536:	73fb      	strb	r3, [r7, #15]
    if (Status) {
 8010538:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801053c:	2b00      	cmp	r3, #0
 801053e:	d110      	bne.n	8010562 <VL53L0X_UpdateByte+0x5a>
        goto done;
    }
    data = (data & AndData) | OrData;
 8010540:	7bba      	ldrb	r2, [r7, #14]
 8010542:	78bb      	ldrb	r3, [r7, #2]
 8010544:	4013      	ands	r3, r2
 8010546:	b2da      	uxtb	r2, r3
 8010548:	787b      	ldrb	r3, [r7, #1]
 801054a:	4313      	orrs	r3, r2
 801054c:	b2db      	uxtb	r3, r3
 801054e:	73bb      	strb	r3, [r7, #14]
    Status = VL53L0X_WrByte(Dev, index, data);
 8010550:	7bba      	ldrb	r2, [r7, #14]
 8010552:	78fb      	ldrb	r3, [r7, #3]
 8010554:	4619      	mov	r1, r3
 8010556:	6878      	ldr	r0, [r7, #4]
 8010558:	f7ff ff88 	bl	801046c <VL53L0X_WrByte>
 801055c:	4603      	mov	r3, r0
 801055e:	73fb      	strb	r3, [r7, #15]
 8010560:	e000      	b.n	8010564 <VL53L0X_UpdateByte+0x5c>
        goto done;
 8010562:	bf00      	nop
done:
    return Status;
 8010564:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010568:	4618      	mov	r0, r3
 801056a:	3710      	adds	r7, #16
 801056c:	46bd      	mov	sp, r7
 801056e:	bd80      	pop	{r7, pc}

08010570 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8010570:	b580      	push	{r7, lr}
 8010572:	b086      	sub	sp, #24
 8010574:	af00      	add	r7, sp, #0
 8010576:	60f8      	str	r0, [r7, #12]
 8010578:	460b      	mov	r3, r1
 801057a:	607a      	str	r2, [r7, #4]
 801057c:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801057e:	2300      	movs	r3, #0
 8010580:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8010582:	f107 030b 	add.w	r3, r7, #11
 8010586:	2201      	movs	r2, #1
 8010588:	4619      	mov	r1, r3
 801058a:	68f8      	ldr	r0, [r7, #12]
 801058c:	f7ff fed1 	bl	8010332 <_I2CWrite>
 8010590:	6138      	str	r0, [r7, #16]
    if( status_int ){
 8010592:	693b      	ldr	r3, [r7, #16]
 8010594:	2b00      	cmp	r3, #0
 8010596:	d002      	beq.n	801059e <VL53L0X_RdByte+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8010598:	23ec      	movs	r3, #236	; 0xec
 801059a:	75fb      	strb	r3, [r7, #23]
        goto done;
 801059c:	e00c      	b.n	80105b8 <VL53L0X_RdByte+0x48>
    }
    status_int = _I2CRead(Dev, data, 1);
 801059e:	2201      	movs	r2, #1
 80105a0:	6879      	ldr	r1, [r7, #4]
 80105a2:	68f8      	ldr	r0, [r7, #12]
 80105a4:	f7ff fee4 	bl	8010370 <_I2CRead>
 80105a8:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80105aa:	693b      	ldr	r3, [r7, #16]
 80105ac:	2b00      	cmp	r3, #0
 80105ae:	d002      	beq.n	80105b6 <VL53L0X_RdByte+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80105b0:	23ec      	movs	r3, #236	; 0xec
 80105b2:	75fb      	strb	r3, [r7, #23]
 80105b4:	e000      	b.n	80105b8 <VL53L0X_RdByte+0x48>
    }
done:
 80105b6:	bf00      	nop
    VL53L0X_PutI2cBus();
    return Status;
 80105b8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80105bc:	4618      	mov	r0, r3
 80105be:	3718      	adds	r7, #24
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}

080105c4 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 80105c4:	b580      	push	{r7, lr}
 80105c6:	b086      	sub	sp, #24
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	60f8      	str	r0, [r7, #12]
 80105cc:	460b      	mov	r3, r1
 80105ce:	607a      	str	r2, [r7, #4]
 80105d0:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80105d2:	2300      	movs	r3, #0
 80105d4:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 80105d6:	f107 030b 	add.w	r3, r7, #11
 80105da:	2201      	movs	r2, #1
 80105dc:	4619      	mov	r1, r3
 80105de:	68f8      	ldr	r0, [r7, #12]
 80105e0:	f7ff fea7 	bl	8010332 <_I2CWrite>
 80105e4:	6138      	str	r0, [r7, #16]

    if( status_int ){
 80105e6:	693b      	ldr	r3, [r7, #16]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d002      	beq.n	80105f2 <VL53L0X_RdWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80105ec:	23ec      	movs	r3, #236	; 0xec
 80105ee:	75fb      	strb	r3, [r7, #23]
        goto done;
 80105f0:	e017      	b.n	8010622 <VL53L0X_RdWord+0x5e>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 2);
 80105f2:	2202      	movs	r2, #2
 80105f4:	490e      	ldr	r1, [pc, #56]	; (8010630 <VL53L0X_RdWord+0x6c>)
 80105f6:	68f8      	ldr	r0, [r7, #12]
 80105f8:	f7ff feba 	bl	8010370 <_I2CRead>
 80105fc:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 80105fe:	693b      	ldr	r3, [r7, #16]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d002      	beq.n	801060a <VL53L0X_RdWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8010604:	23ec      	movs	r3, #236	; 0xec
 8010606:	75fb      	strb	r3, [r7, #23]
        goto done;
 8010608:	e00b      	b.n	8010622 <VL53L0X_RdWord+0x5e>
    }

    *data = ((uint16_t)_I2CBuffer[0]<<8) + (uint16_t)_I2CBuffer[1];
 801060a:	4b09      	ldr	r3, [pc, #36]	; (8010630 <VL53L0X_RdWord+0x6c>)
 801060c:	781b      	ldrb	r3, [r3, #0]
 801060e:	b29b      	uxth	r3, r3
 8010610:	021b      	lsls	r3, r3, #8
 8010612:	b29a      	uxth	r2, r3
 8010614:	4b06      	ldr	r3, [pc, #24]	; (8010630 <VL53L0X_RdWord+0x6c>)
 8010616:	785b      	ldrb	r3, [r3, #1]
 8010618:	b29b      	uxth	r3, r3
 801061a:	4413      	add	r3, r2
 801061c:	b29a      	uxth	r2, r3
 801061e:	687b      	ldr	r3, [r7, #4]
 8010620:	801a      	strh	r2, [r3, #0]
done:
    VL53L0X_PutI2cBus();
    return Status;
 8010622:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010626:	4618      	mov	r0, r3
 8010628:	3718      	adds	r7, #24
 801062a:	46bd      	mov	sp, r7
 801062c:	bd80      	pop	{r7, pc}
 801062e:	bf00      	nop
 8010630:	2000a2cc 	.word	0x2000a2cc

08010634 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8010634:	b580      	push	{r7, lr}
 8010636:	b086      	sub	sp, #24
 8010638:	af00      	add	r7, sp, #0
 801063a:	60f8      	str	r0, [r7, #12]
 801063c:	460b      	mov	r3, r1
 801063e:	607a      	str	r2, [r7, #4]
 8010640:	72fb      	strb	r3, [r7, #11]
    VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010642:	2300      	movs	r3, #0
 8010644:	75fb      	strb	r3, [r7, #23]
    int32_t status_int;

    VL53L0X_GetI2cBus();
    status_int = _I2CWrite(Dev, &index, 1);
 8010646:	f107 030b 	add.w	r3, r7, #11
 801064a:	2201      	movs	r2, #1
 801064c:	4619      	mov	r1, r3
 801064e:	68f8      	ldr	r0, [r7, #12]
 8010650:	f7ff fe6f 	bl	8010332 <_I2CWrite>
 8010654:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 8010656:	693b      	ldr	r3, [r7, #16]
 8010658:	2b00      	cmp	r3, #0
 801065a:	d002      	beq.n	8010662 <VL53L0X_RdDWord+0x2e>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801065c:	23ec      	movs	r3, #236	; 0xec
 801065e:	75fb      	strb	r3, [r7, #23]
        goto done;
 8010660:	e01b      	b.n	801069a <VL53L0X_RdDWord+0x66>
    }
    status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8010662:	2204      	movs	r2, #4
 8010664:	4910      	ldr	r1, [pc, #64]	; (80106a8 <VL53L0X_RdDWord+0x74>)
 8010666:	68f8      	ldr	r0, [r7, #12]
 8010668:	f7ff fe82 	bl	8010370 <_I2CRead>
 801066c:	6138      	str	r0, [r7, #16]
    if (status_int != 0) {
 801066e:	693b      	ldr	r3, [r7, #16]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d002      	beq.n	801067a <VL53L0X_RdDWord+0x46>
        Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8010674:	23ec      	movs	r3, #236	; 0xec
 8010676:	75fb      	strb	r3, [r7, #23]
        goto done;
 8010678:	e00f      	b.n	801069a <VL53L0X_RdDWord+0x66>
    }

    *data = ((uint32_t)_I2CBuffer[0]<<24) + ((uint32_t)_I2CBuffer[1]<<16) + ((uint32_t)_I2CBuffer[2]<<8) + (uint32_t)_I2CBuffer[3];
 801067a:	4b0b      	ldr	r3, [pc, #44]	; (80106a8 <VL53L0X_RdDWord+0x74>)
 801067c:	781b      	ldrb	r3, [r3, #0]
 801067e:	061a      	lsls	r2, r3, #24
 8010680:	4b09      	ldr	r3, [pc, #36]	; (80106a8 <VL53L0X_RdDWord+0x74>)
 8010682:	785b      	ldrb	r3, [r3, #1]
 8010684:	041b      	lsls	r3, r3, #16
 8010686:	441a      	add	r2, r3
 8010688:	4b07      	ldr	r3, [pc, #28]	; (80106a8 <VL53L0X_RdDWord+0x74>)
 801068a:	789b      	ldrb	r3, [r3, #2]
 801068c:	021b      	lsls	r3, r3, #8
 801068e:	4413      	add	r3, r2
 8010690:	4a05      	ldr	r2, [pc, #20]	; (80106a8 <VL53L0X_RdDWord+0x74>)
 8010692:	78d2      	ldrb	r2, [r2, #3]
 8010694:	441a      	add	r2, r3
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	601a      	str	r2, [r3, #0]

done:
    VL53L0X_PutI2cBus();
    return Status;
 801069a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801069e:	4618      	mov	r0, r3
 80106a0:	3718      	adds	r7, #24
 80106a2:	46bd      	mov	sp, r7
 80106a4:	bd80      	pop	{r7, pc}
 80106a6:	bf00      	nop
 80106a8:	2000a2cc 	.word	0x2000a2cc

080106ac <VL53L0X_PollingDelay>:

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
    VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80106b4:	2300      	movs	r3, #0
 80106b6:	73fb      	strb	r3, [r7, #15]

    // do nothing
    VL53L0X_OsDelay();
 80106b8:	2002      	movs	r0, #2
 80106ba:	f7f3 f997 	bl	80039ec <HAL_Delay>
    return status;
 80106be:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80106c2:	4618      	mov	r0, r3
 80106c4:	3710      	adds	r7, #16
 80106c6:	46bd      	mov	sp, r7
 80106c8:	bd80      	pop	{r7, pc}

080106ca <ai_twoline_run>:


AI_API_ENTRY
ai_i32 ai_twoline_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80106ca:	b580      	push	{r7, lr}
 80106cc:	b084      	sub	sp, #16
 80106ce:	af00      	add	r7, sp, #0
 80106d0:	60f8      	str	r0, [r7, #12]
 80106d2:	60b9      	str	r1, [r7, #8]
 80106d4:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80106d6:	687a      	ldr	r2, [r7, #4]
 80106d8:	68b9      	ldr	r1, [r7, #8]
 80106da:	68f8      	ldr	r0, [r7, #12]
 80106dc:	f000 f83e 	bl	801075c <ai_platform_network_process>
 80106e0:	4603      	mov	r3, r0
}
 80106e2:	4618      	mov	r0, r3
 80106e4:	3710      	adds	r7, #16
 80106e6:	46bd      	mov	sp, r7
 80106e8:	bd80      	pop	{r7, pc}
	...

080106ec <ai_buffer_get_size>:
 80106ec:	b368      	cbz	r0, 801074a <ai_buffer_get_size+0x5e>
 80106ee:	4b17      	ldr	r3, [pc, #92]	; (801074c <ai_buffer_get_size+0x60>)
 80106f0:	4a17      	ldr	r2, [pc, #92]	; (8010750 <ai_buffer_get_size+0x64>)
 80106f2:	b410      	push	{r4}
 80106f4:	6804      	ldr	r4, [r0, #0]
 80106f6:	4023      	ands	r3, r4
 80106f8:	4293      	cmp	r3, r2
 80106fa:	d123      	bne.n	8010744 <ai_buffer_get_size+0x58>
 80106fc:	b311      	cbz	r1, 8010744 <ai_buffer_get_size+0x58>
 80106fe:	6984      	ldr	r4, [r0, #24]
 8010700:	6862      	ldr	r2, [r4, #4]
 8010702:	321f      	adds	r2, #31
 8010704:	f022 021f 	bic.w	r2, r2, #31
 8010708:	7d03      	ldrb	r3, [r0, #20]
 801070a:	6941      	ldr	r1, [r0, #20]
 801070c:	f1a3 0301 	sub.w	r3, r3, #1
 8010710:	f3c1 2017 	ubfx	r0, r1, #8, #24
 8010714:	fab3 f383 	clz	r3, r3
 8010718:	095b      	lsrs	r3, r3, #5
 801071a:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 801071e:	da0c      	bge.n	801073a <ai_buffer_get_size+0x4e>
 8010720:	2b01      	cmp	r3, #1
 8010722:	d103      	bne.n	801072c <ai_buffer_get_size+0x40>
 8010724:	2802      	cmp	r0, #2
 8010726:	f04f 0302 	mov.w	r3, #2
 801072a:	d006      	beq.n	801073a <ai_buffer_get_size+0x4e>
 801072c:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8010730:	3301      	adds	r3, #1
 8010732:	4298      	cmp	r0, r3
 8010734:	fb01 f202 	mul.w	r2, r1, r2
 8010738:	d1f2      	bne.n	8010720 <ai_buffer_get_size+0x34>
 801073a:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 801073e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010742:	4770      	bx	lr
 8010744:	6984      	ldr	r4, [r0, #24]
 8010746:	6862      	ldr	r2, [r4, #4]
 8010748:	e7de      	b.n	8010708 <ai_buffer_get_size+0x1c>
 801074a:	4770      	bx	lr
 801074c:	017fffff 	.word	0x017fffff
 8010750:	000400c0 	.word	0x000400c0

08010754 <_ai_platform_acquire_crc>:
 8010754:	2001      	movs	r0, #1
 8010756:	4770      	bx	lr

08010758 <_ai_platform_release_crc>:
 8010758:	4770      	bx	lr
 801075a:	bf00      	nop

0801075c <ai_platform_network_process>:
 801075c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010760:	b085      	sub	sp, #20
 8010762:	460e      	mov	r6, r1
 8010764:	4605      	mov	r5, r0
 8010766:	9201      	str	r2, [sp, #4]
 8010768:	b120      	cbz	r0, 8010774 <ai_platform_network_process+0x18>
 801076a:	4b24      	ldr	r3, [pc, #144]	; (80107fc <ai_platform_network_process+0xa0>)
 801076c:	6802      	ldr	r2, [r0, #0]
 801076e:	429a      	cmp	r2, r3
 8010770:	bf18      	it	ne
 8010772:	2500      	movne	r5, #0
 8010774:	f7ff ffee 	bl	8010754 <_ai_platform_acquire_crc>
 8010778:	4b21      	ldr	r3, [pc, #132]	; (8010800 <ai_platform_network_process+0xa4>)
 801077a:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8010784:	185a      	adds	r2, r3, r1
 8010786:	2a01      	cmp	r2, #1
 8010788:	d92b      	bls.n	80107e2 <ai_platform_network_process+0x86>
 801078a:	f240 4249 	movw	r2, #1097	; 0x449
 801078e:	4293      	cmp	r3, r2
 8010790:	d027      	beq.n	80107e2 <ai_platform_network_process+0x86>
 8010792:	4a1c      	ldr	r2, [pc, #112]	; (8010804 <ai_platform_network_process+0xa8>)
 8010794:	6813      	ldr	r3, [r2, #0]
 8010796:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801079a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 801079e:	d039      	beq.n	8010814 <ai_platform_network_process+0xb8>
 80107a0:	6813      	ldr	r3, [r2, #0]
 80107a2:	f240 4183 	movw	r1, #1155	; 0x483
 80107a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80107aa:	428b      	cmp	r3, r1
 80107ac:	f000 819c 	beq.w	8010ae8 <ai_platform_network_process+0x38c>
 80107b0:	6813      	ldr	r3, [r2, #0]
 80107b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80107b6:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80107ba:	f000 8179 	beq.w	8010ab0 <ai_platform_network_process+0x354>
 80107be:	6813      	ldr	r3, [r2, #0]
 80107c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80107c4:	2b00      	cmp	r3, #0
 80107c6:	d136      	bne.n	8010836 <ai_platform_network_process+0xda>
 80107c8:	4a0f      	ldr	r2, [pc, #60]	; (8010808 <ai_platform_network_process+0xac>)
 80107ca:	2301      	movs	r3, #1
 80107cc:	6093      	str	r3, [r2, #8]
 80107ce:	6893      	ldr	r3, [r2, #8]
 80107d0:	2b00      	cmp	r3, #0
 80107d2:	d1fc      	bne.n	80107ce <ai_platform_network_process+0x72>
 80107d4:	4b0d      	ldr	r3, [pc, #52]	; (801080c <ai_platform_network_process+0xb0>)
 80107d6:	6013      	str	r3, [r2, #0]
 80107d8:	4b0d      	ldr	r3, [pc, #52]	; (8010810 <ai_platform_network_process+0xb4>)
 80107da:	6812      	ldr	r2, [r2, #0]
 80107dc:	429a      	cmp	r2, r3
 80107de:	d02a      	beq.n	8010836 <ai_platform_network_process+0xda>
 80107e0:	e7fe      	b.n	80107e0 <ai_platform_network_process+0x84>
 80107e2:	4a09      	ldr	r2, [pc, #36]	; (8010808 <ai_platform_network_process+0xac>)
 80107e4:	2301      	movs	r3, #1
 80107e6:	6093      	str	r3, [r2, #8]
 80107e8:	6893      	ldr	r3, [r2, #8]
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d1fc      	bne.n	80107e8 <ai_platform_network_process+0x8c>
 80107ee:	4b07      	ldr	r3, [pc, #28]	; (801080c <ai_platform_network_process+0xb0>)
 80107f0:	6013      	str	r3, [r2, #0]
 80107f2:	4b07      	ldr	r3, [pc, #28]	; (8010810 <ai_platform_network_process+0xb4>)
 80107f4:	6812      	ldr	r2, [r2, #0]
 80107f6:	429a      	cmp	r2, r3
 80107f8:	d01d      	beq.n	8010836 <ai_platform_network_process+0xda>
 80107fa:	e7fe      	b.n	80107fa <ai_platform_network_process+0x9e>
 80107fc:	a1c00100 	.word	0xa1c00100
 8010800:	e0042000 	.word	0xe0042000
 8010804:	5c001000 	.word	0x5c001000
 8010808:	40023000 	.word	0x40023000
 801080c:	f407a5c2 	.word	0xf407a5c2
 8010810:	b5e8b5cd 	.word	0xb5e8b5cd
 8010814:	4ab0      	ldr	r2, [pc, #704]	; (8010ad8 <ai_platform_network_process+0x37c>)
 8010816:	2301      	movs	r3, #1
 8010818:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 801081c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8010820:	2b00      	cmp	r3, #0
 8010822:	d1fb      	bne.n	801081c <ai_platform_network_process+0xc0>
 8010824:	4bad      	ldr	r3, [pc, #692]	; (8010adc <ai_platform_network_process+0x380>)
 8010826:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 801082a:	4bad      	ldr	r3, [pc, #692]	; (8010ae0 <ai_platform_network_process+0x384>)
 801082c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8010830:	429a      	cmp	r2, r3
 8010832:	f040 812b 	bne.w	8010a8c <ai_platform_network_process+0x330>
 8010836:	f7ff ff8f 	bl	8010758 <_ai_platform_release_crc>
 801083a:	2d00      	cmp	r5, #0
 801083c:	f000 8172 	beq.w	8010b24 <ai_platform_network_process+0x3c8>
 8010840:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8010842:	2b00      	cmp	r3, #0
 8010844:	f000 8123 	beq.w	8010a8e <ai_platform_network_process+0x332>
 8010848:	68eb      	ldr	r3, [r5, #12]
 801084a:	2200      	movs	r2, #0
 801084c:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8010850:	f003 0303 	and.w	r3, r3, #3
 8010854:	616a      	str	r2, [r5, #20]
 8010856:	2b03      	cmp	r3, #3
 8010858:	f040 811f 	bne.w	8010a9a <ai_platform_network_process+0x33e>
 801085c:	2e00      	cmp	r6, #0
 801085e:	f000 8156 	beq.w	8010b0e <ai_platform_network_process+0x3b2>
 8010862:	fab8 f788 	clz	r7, r8
 8010866:	097f      	lsrs	r7, r7, #5
 8010868:	f1b8 0f00 	cmp.w	r8, #0
 801086c:	f000 814f 	beq.w	8010b0e <ai_platform_network_process+0x3b2>
 8010870:	f8b8 3000 	ldrh.w	r3, [r8]
 8010874:	2b00      	cmp	r3, #0
 8010876:	f000 814a 	beq.w	8010b0e <ai_platform_network_process+0x3b2>
 801087a:	69b3      	ldr	r3, [r6, #24]
 801087c:	681b      	ldr	r3, [r3, #0]
 801087e:	e9cd 3502 	strd	r3, r5, [sp, #8]
 8010882:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010886:	2b00      	cmp	r3, #0
 8010888:	d072      	beq.n	8010970 <ai_platform_network_process+0x214>
 801088a:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 801088e:	2c00      	cmp	r4, #0
 8010890:	d06e      	beq.n	8010970 <ai_platform_network_process+0x214>
 8010892:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010896:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 801089a:	f8d3 a000 	ldr.w	sl, [r3]
 801089e:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 80108a2:	f000 8133 	beq.w	8010b0c <ai_platform_network_process+0x3b0>
 80108a6:	69a3      	ldr	r3, [r4, #24]
 80108a8:	2101      	movs	r1, #1
 80108aa:	4630      	mov	r0, r6
 80108ac:	685d      	ldr	r5, [r3, #4]
 80108ae:	f7ff ff1d 	bl	80106ec <ai_buffer_get_size>
 80108b2:	4285      	cmp	r5, r0
 80108b4:	f0c0 8138 	bcc.w	8010b28 <ai_platform_network_process+0x3cc>
 80108b8:	68e0      	ldr	r0, [r4, #12]
 80108ba:	69b1      	ldr	r1, [r6, #24]
 80108bc:	68c2      	ldr	r2, [r0, #12]
 80108be:	68cb      	ldr	r3, [r1, #12]
 80108c0:	429a      	cmp	r2, r3
 80108c2:	f040 8131 	bne.w	8010b28 <ai_platform_network_process+0x3cc>
 80108c6:	6882      	ldr	r2, [r0, #8]
 80108c8:	688b      	ldr	r3, [r1, #8]
 80108ca:	429a      	cmp	r2, r3
 80108cc:	f040 812c 	bne.w	8010b28 <ai_platform_network_process+0x3cc>
 80108d0:	6842      	ldr	r2, [r0, #4]
 80108d2:	684b      	ldr	r3, [r1, #4]
 80108d4:	429a      	cmp	r2, r3
 80108d6:	f040 8127 	bne.w	8010b28 <ai_platform_network_process+0x3cc>
 80108da:	69a3      	ldr	r3, [r4, #24]
 80108dc:	e9d3 0100 	ldrd	r0, r1, [r3]
 80108e0:	f000 fb60 	bl	8010fa4 <ai_array_get_data_byte_size>
 80108e4:	4605      	mov	r5, r0
 80108e6:	4620      	mov	r0, r4
 80108e8:	f000 fb6c 	bl	8010fc4 <get_tensor_byte_size>
 80108ec:	4285      	cmp	r5, r0
 80108ee:	f0c0 811b 	bcc.w	8010b28 <ai_platform_network_process+0x3cc>
 80108f2:	69a3      	ldr	r3, [r4, #24]
 80108f4:	6818      	ldr	r0, [r3, #0]
 80108f6:	f000 fae9 	bl	8010ecc <ai_array_to_buffer_fmt>
 80108fa:	6833      	ldr	r3, [r6, #0]
 80108fc:	4058      	eors	r0, r3
 80108fe:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8010902:	f040 81c8 	bne.w	8010c96 <ai_platform_network_process+0x53a>
 8010906:	6873      	ldr	r3, [r6, #4]
 8010908:	2b00      	cmp	r3, #0
 801090a:	f000 81bb 	beq.w	8010c84 <ai_platform_network_process+0x528>
 801090e:	69b3      	ldr	r3, [r6, #24]
 8010910:	681b      	ldr	r3, [r3, #0]
 8010912:	2b00      	cmp	r3, #0
 8010914:	f000 81c8 	beq.w	8010ca8 <ai_platform_network_process+0x54c>
 8010918:	9a02      	ldr	r2, [sp, #8]
 801091a:	4620      	mov	r0, r4
 801091c:	3701      	adds	r7, #1
 801091e:	361c      	adds	r6, #28
 8010920:	429a      	cmp	r2, r3
 8010922:	bf38      	it	cc
 8010924:	461a      	movcc	r2, r3
 8010926:	9202      	str	r2, [sp, #8]
 8010928:	f000 fb4c 	bl	8010fc4 <get_tensor_byte_size>
 801092c:	f8c9 0008 	str.w	r0, [r9, #8]
 8010930:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010934:	681b      	ldr	r3, [r3, #0]
 8010936:	fb00 f303 	mul.w	r3, r0, r3
 801093a:	f8c9 300c 	str.w	r3, [r9, #12]
 801093e:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8010942:	440b      	add	r3, r1
 8010944:	f8c9 1004 	str.w	r1, [r9, #4]
 8010948:	f84a 300b 	str.w	r3, [sl, fp]
 801094c:	69a0      	ldr	r0, [r4, #24]
 801094e:	6803      	ldr	r3, [r0, #0]
 8010950:	009a      	lsls	r2, r3, #2
 8010952:	f100 80bb 	bmi.w	8010acc <ai_platform_network_process+0x370>
 8010956:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 801095a:	1a9b      	subs	r3, r3, r2
 801095c:	4419      	add	r1, r3
 801095e:	6081      	str	r1, [r0, #8]
 8010960:	69a3      	ldr	r3, [r4, #24]
 8010962:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8010966:	60da      	str	r2, [r3, #12]
 8010968:	f8b8 3000 	ldrh.w	r3, [r8]
 801096c:	42bb      	cmp	r3, r7
 801096e:	d888      	bhi.n	8010882 <ai_platform_network_process+0x126>
 8010970:	9d03      	ldr	r5, [sp, #12]
 8010972:	9b01      	ldr	r3, [sp, #4]
 8010974:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8010976:	2b00      	cmp	r3, #0
 8010978:	f000 819f 	beq.w	8010cba <ai_platform_network_process+0x55e>
 801097c:	2a01      	cmp	r2, #1
 801097e:	f240 8179 	bls.w	8010c74 <ai_platform_network_process+0x518>
 8010982:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8010986:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 801098a:	2b00      	cmp	r3, #0
 801098c:	f000 8172 	beq.w	8010c74 <ai_platform_network_process+0x518>
 8010990:	9e01      	ldr	r6, [sp, #4]
 8010992:	2700      	movs	r7, #0
 8010994:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010998:	2b00      	cmp	r3, #0
 801099a:	f000 80d3 	beq.w	8010b44 <ai_platform_network_process+0x3e8>
 801099e:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 80109a2:	2c00      	cmp	r4, #0
 80109a4:	f000 80ce 	beq.w	8010b44 <ai_platform_network_process+0x3e8>
 80109a8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 80109ac:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 80109b0:	f8d3 8000 	ldr.w	r8, [r3]
 80109b4:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 80109b8:	f000 819d 	beq.w	8010cf6 <ai_platform_network_process+0x59a>
 80109bc:	69a3      	ldr	r3, [r4, #24]
 80109be:	2101      	movs	r1, #1
 80109c0:	4630      	mov	r0, r6
 80109c2:	685b      	ldr	r3, [r3, #4]
 80109c4:	9301      	str	r3, [sp, #4]
 80109c6:	f7ff fe91 	bl	80106ec <ai_buffer_get_size>
 80109ca:	9b01      	ldr	r3, [sp, #4]
 80109cc:	4283      	cmp	r3, r0
 80109ce:	f0c0 8151 	bcc.w	8010c74 <ai_platform_network_process+0x518>
 80109d2:	68e0      	ldr	r0, [r4, #12]
 80109d4:	69b1      	ldr	r1, [r6, #24]
 80109d6:	68c2      	ldr	r2, [r0, #12]
 80109d8:	68cb      	ldr	r3, [r1, #12]
 80109da:	429a      	cmp	r2, r3
 80109dc:	f040 814a 	bne.w	8010c74 <ai_platform_network_process+0x518>
 80109e0:	6882      	ldr	r2, [r0, #8]
 80109e2:	688b      	ldr	r3, [r1, #8]
 80109e4:	429a      	cmp	r2, r3
 80109e6:	f040 8145 	bne.w	8010c74 <ai_platform_network_process+0x518>
 80109ea:	6842      	ldr	r2, [r0, #4]
 80109ec:	684b      	ldr	r3, [r1, #4]
 80109ee:	429a      	cmp	r2, r3
 80109f0:	f040 8140 	bne.w	8010c74 <ai_platform_network_process+0x518>
 80109f4:	69a3      	ldr	r3, [r4, #24]
 80109f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80109fa:	f000 fad3 	bl	8010fa4 <ai_array_get_data_byte_size>
 80109fe:	9001      	str	r0, [sp, #4]
 8010a00:	4620      	mov	r0, r4
 8010a02:	f000 fadf 	bl	8010fc4 <get_tensor_byte_size>
 8010a06:	9b01      	ldr	r3, [sp, #4]
 8010a08:	4283      	cmp	r3, r0
 8010a0a:	f0c0 8133 	bcc.w	8010c74 <ai_platform_network_process+0x518>
 8010a0e:	69a3      	ldr	r3, [r4, #24]
 8010a10:	6818      	ldr	r0, [r3, #0]
 8010a12:	f000 fa5b 	bl	8010ecc <ai_array_to_buffer_fmt>
 8010a16:	6833      	ldr	r3, [r6, #0]
 8010a18:	4058      	eors	r0, r3
 8010a1a:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8010a1e:	f040 815a 	bne.w	8010cd6 <ai_platform_network_process+0x57a>
 8010a22:	6873      	ldr	r3, [r6, #4]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	f000 814e 	beq.w	8010cc6 <ai_platform_network_process+0x56a>
 8010a2a:	69b3      	ldr	r3, [r6, #24]
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	2b00      	cmp	r3, #0
 8010a30:	f000 8159 	beq.w	8010ce6 <ai_platform_network_process+0x58a>
 8010a34:	9a02      	ldr	r2, [sp, #8]
 8010a36:	4620      	mov	r0, r4
 8010a38:	3701      	adds	r7, #1
 8010a3a:	361c      	adds	r6, #28
 8010a3c:	429a      	cmp	r2, r3
 8010a3e:	bf38      	it	cc
 8010a40:	461a      	movcc	r2, r3
 8010a42:	9202      	str	r2, [sp, #8]
 8010a44:	f000 fabe 	bl	8010fc4 <get_tensor_byte_size>
 8010a48:	f8ca 0008 	str.w	r0, [sl, #8]
 8010a4c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010a50:	681b      	ldr	r3, [r3, #0]
 8010a52:	fb00 f303 	mul.w	r3, r0, r3
 8010a56:	f8ca 300c 	str.w	r3, [sl, #12]
 8010a5a:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8010a5e:	440b      	add	r3, r1
 8010a60:	f8ca 1004 	str.w	r1, [sl, #4]
 8010a64:	f848 300b 	str.w	r3, [r8, fp]
 8010a68:	69a0      	ldr	r0, [r4, #24]
 8010a6a:	6803      	ldr	r3, [r0, #0]
 8010a6c:	009b      	lsls	r3, r3, #2
 8010a6e:	d464      	bmi.n	8010b3a <ai_platform_network_process+0x3de>
 8010a70:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8010a74:	1a9b      	subs	r3, r3, r2
 8010a76:	4419      	add	r1, r3
 8010a78:	6081      	str	r1, [r0, #8]
 8010a7a:	69a3      	ldr	r3, [r4, #24]
 8010a7c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8010a80:	60da      	str	r2, [r3, #12]
 8010a82:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8010a86:	429f      	cmp	r7, r3
 8010a88:	d384      	bcc.n	8010994 <ai_platform_network_process+0x238>
 8010a8a:	e05b      	b.n	8010b44 <ai_platform_network_process+0x3e8>
 8010a8c:	e7fe      	b.n	8010a8c <ai_platform_network_process+0x330>
 8010a8e:	68ea      	ldr	r2, [r5, #12]
 8010a90:	616b      	str	r3, [r5, #20]
 8010a92:	f002 0203 	and.w	r2, r2, #3
 8010a96:	2a03      	cmp	r2, #3
 8010a98:	d039      	beq.n	8010b0e <ai_platform_network_process+0x3b2>
 8010a9a:	2230      	movs	r2, #48	; 0x30
 8010a9c:	2111      	movs	r1, #17
 8010a9e:	f105 0010 	add.w	r0, r5, #16
 8010aa2:	2400      	movs	r4, #0
 8010aa4:	f000 f936 	bl	8010d14 <core_set_error>
 8010aa8:	4620      	mov	r0, r4
 8010aaa:	b005      	add	sp, #20
 8010aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ab0:	4a0c      	ldr	r2, [pc, #48]	; (8010ae4 <ai_platform_network_process+0x388>)
 8010ab2:	2301      	movs	r3, #1
 8010ab4:	6093      	str	r3, [r2, #8]
 8010ab6:	6893      	ldr	r3, [r2, #8]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d1fc      	bne.n	8010ab6 <ai_platform_network_process+0x35a>
 8010abc:	4b07      	ldr	r3, [pc, #28]	; (8010adc <ai_platform_network_process+0x380>)
 8010abe:	6013      	str	r3, [r2, #0]
 8010ac0:	4b07      	ldr	r3, [pc, #28]	; (8010ae0 <ai_platform_network_process+0x384>)
 8010ac2:	6812      	ldr	r2, [r2, #0]
 8010ac4:	429a      	cmp	r2, r3
 8010ac6:	f43f aeb6 	beq.w	8010836 <ai_platform_network_process+0xda>
 8010aca:	e7fe      	b.n	8010aca <ai_platform_network_process+0x36e>
 8010acc:	f8b8 3000 	ldrh.w	r3, [r8]
 8010ad0:	429f      	cmp	r7, r3
 8010ad2:	f4ff aed6 	bcc.w	8010882 <ai_platform_network_process+0x126>
 8010ad6:	e74b      	b.n	8010970 <ai_platform_network_process+0x214>
 8010ad8:	58024000 	.word	0x58024000
 8010adc:	f407a5c2 	.word	0xf407a5c2
 8010ae0:	b5e8b5cd 	.word	0xb5e8b5cd
 8010ae4:	40023000 	.word	0x40023000
 8010ae8:	4a87      	ldr	r2, [pc, #540]	; (8010d08 <ai_platform_network_process+0x5ac>)
 8010aea:	2301      	movs	r3, #1
 8010aec:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8010af0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d1fb      	bne.n	8010af0 <ai_platform_network_process+0x394>
 8010af8:	4b84      	ldr	r3, [pc, #528]	; (8010d0c <ai_platform_network_process+0x5b0>)
 8010afa:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8010afe:	4b84      	ldr	r3, [pc, #528]	; (8010d10 <ai_platform_network_process+0x5b4>)
 8010b00:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8010b04:	429a      	cmp	r2, r3
 8010b06:	f43f ae96 	beq.w	8010836 <ai_platform_network_process+0xda>
 8010b0a:	e7fe      	b.n	8010b0a <ai_platform_network_process+0x3ae>
 8010b0c:	9d03      	ldr	r5, [sp, #12]
 8010b0e:	2400      	movs	r4, #0
 8010b10:	2217      	movs	r2, #23
 8010b12:	2112      	movs	r1, #18
 8010b14:	f105 0010 	add.w	r0, r5, #16
 8010b18:	f000 f8fc 	bl	8010d14 <core_set_error>
 8010b1c:	4620      	mov	r0, r4
 8010b1e:	b005      	add	sp, #20
 8010b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b24:	462c      	mov	r4, r5
 8010b26:	e7bf      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010b28:	9d03      	ldr	r5, [sp, #12]
 8010b2a:	2218      	movs	r2, #24
 8010b2c:	2112      	movs	r1, #18
 8010b2e:	2400      	movs	r4, #0
 8010b30:	f105 0010 	add.w	r0, r5, #16
 8010b34:	f000 f8ee 	bl	8010d14 <core_set_error>
 8010b38:	e7b6      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010b3a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8010b3e:	429f      	cmp	r7, r3
 8010b40:	f4ff af28 	bcc.w	8010994 <ai_platform_network_process+0x238>
 8010b44:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8010b48:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8010b4a:	82ab      	strh	r3, [r5, #20]
 8010b4c:	2a00      	cmp	r2, #0
 8010b4e:	f040 808b 	bne.w	8010c68 <ai_platform_network_process+0x50c>
 8010b52:	4616      	mov	r6, r2
 8010b54:	4617      	mov	r7, r2
 8010b56:	8aec      	ldrh	r4, [r5, #22]
 8010b58:	429c      	cmp	r4, r3
 8010b5a:	d2a5      	bcs.n	8010aa8 <ai_platform_network_process+0x34c>
 8010b5c:	46ab      	mov	fp, r5
 8010b5e:	2e00      	cmp	r6, #0
 8010b60:	d030      	beq.n	8010bc4 <ai_platform_network_process+0x468>
 8010b62:	f04f 0800 	mov.w	r8, #0
 8010b66:	e014      	b.n	8010b92 <ai_platform_network_process+0x436>
 8010b68:	6882      	ldr	r2, [r0, #8]
 8010b6a:	68c5      	ldr	r5, [r0, #12]
 8010b6c:	6863      	ldr	r3, [r4, #4]
 8010b6e:	1b52      	subs	r2, r2, r5
 8010b70:	4413      	add	r3, r2
 8010b72:	6083      	str	r3, [r0, #8]
 8010b74:	698b      	ldr	r3, [r1, #24]
 8010b76:	6862      	ldr	r2, [r4, #4]
 8010b78:	60da      	str	r2, [r3, #12]
 8010b7a:	f859 200a 	ldr.w	r2, [r9, sl]
 8010b7e:	f108 0801 	add.w	r8, r8, #1
 8010b82:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8010b86:	440b      	add	r3, r1
 8010b88:	4293      	cmp	r3, r2
 8010b8a:	d301      	bcc.n	8010b90 <ai_platform_network_process+0x434>
 8010b8c:	68e3      	ldr	r3, [r4, #12]
 8010b8e:	1ad3      	subs	r3, r2, r3
 8010b90:	6063      	str	r3, [r4, #4]
 8010b92:	8833      	ldrh	r3, [r6, #0]
 8010b94:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8010b98:	4543      	cmp	r3, r8
 8010b9a:	d913      	bls.n	8010bc4 <ai_platform_network_process+0x468>
 8010b9c:	6873      	ldr	r3, [r6, #4]
 8010b9e:	b18b      	cbz	r3, 8010bc4 <ai_platform_network_process+0x468>
 8010ba0:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8010ba4:	b171      	cbz	r1, 8010bc4 <ai_platform_network_process+0x468>
 8010ba6:	6988      	ldr	r0, [r1, #24]
 8010ba8:	68b2      	ldr	r2, [r6, #8]
 8010baa:	6803      	ldr	r3, [r0, #0]
 8010bac:	f8d2 9000 	ldr.w	r9, [r2]
 8010bb0:	009d      	lsls	r5, r3, #2
 8010bb2:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8010bb6:	d5d7      	bpl.n	8010b68 <ai_platform_network_process+0x40c>
 8010bb8:	6881      	ldr	r1, [r0, #8]
 8010bba:	68a2      	ldr	r2, [r4, #8]
 8010bbc:	6860      	ldr	r0, [r4, #4]
 8010bbe:	f000 f8fd 	bl	8010dbc <st_int8_copy>
 8010bc2:	e7da      	b.n	8010b7a <ai_platform_network_process+0x41e>
 8010bc4:	4658      	mov	r0, fp
 8010bc6:	f000 f8b1 	bl	8010d2c <ai_layers_forward_all>
 8010bca:	2f00      	cmp	r7, #0
 8010bcc:	d03d      	beq.n	8010c4a <ai_platform_network_process+0x4ee>
 8010bce:	2400      	movs	r4, #0
 8010bd0:	e016      	b.n	8010c00 <ai_platform_network_process+0x4a4>
 8010bd2:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8010bd6:	f859 100a 	ldr.w	r1, [r9, sl]
 8010bda:	4413      	add	r3, r2
 8010bdc:	428b      	cmp	r3, r1
 8010bde:	d302      	bcc.n	8010be6 <ai_platform_network_process+0x48a>
 8010be0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010be4:	1acb      	subs	r3, r1, r3
 8010be6:	f8c8 3004 	str.w	r3, [r8, #4]
 8010bea:	6981      	ldr	r1, [r0, #24]
 8010bec:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8010bf0:	1b52      	subs	r2, r2, r5
 8010bf2:	4413      	add	r3, r2
 8010bf4:	608b      	str	r3, [r1, #8]
 8010bf6:	6983      	ldr	r3, [r0, #24]
 8010bf8:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8010bfc:	60da      	str	r2, [r3, #12]
 8010bfe:	3401      	adds	r4, #1
 8010c00:	883b      	ldrh	r3, [r7, #0]
 8010c02:	42a3      	cmp	r3, r4
 8010c04:	d921      	bls.n	8010c4a <ai_platform_network_process+0x4ee>
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	b1fb      	cbz	r3, 8010c4a <ai_platform_network_process+0x4ee>
 8010c0a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8010c0e:	b1e0      	cbz	r0, 8010c4a <ai_platform_network_process+0x4ee>
 8010c10:	68ba      	ldr	r2, [r7, #8]
 8010c12:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8010c16:	6983      	ldr	r3, [r0, #24]
 8010c18:	f8d2 9000 	ldr.w	r9, [r2]
 8010c1c:	681a      	ldr	r2, [r3, #0]
 8010c1e:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8010c22:	0092      	lsls	r2, r2, #2
 8010c24:	d5d5      	bpl.n	8010bd2 <ai_platform_network_process+0x476>
 8010c26:	6898      	ldr	r0, [r3, #8]
 8010c28:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 8010c2c:	f000 f8c6 	bl	8010dbc <st_int8_copy>
 8010c30:	f859 200a 	ldr.w	r2, [r9, sl]
 8010c34:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8010c38:	440b      	add	r3, r1
 8010c3a:	4293      	cmp	r3, r2
 8010c3c:	d302      	bcc.n	8010c44 <ai_platform_network_process+0x4e8>
 8010c3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010c42:	1ad3      	subs	r3, r2, r3
 8010c44:	f8c8 3004 	str.w	r3, [r8, #4]
 8010c48:	e7d9      	b.n	8010bfe <ai_platform_network_process+0x4a2>
 8010c4a:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8010c4e:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8010c52:	3401      	adds	r4, #1
 8010c54:	b2a4      	uxth	r4, r4
 8010c56:	42a3      	cmp	r3, r4
 8010c58:	f8ab 4016 	strh.w	r4, [fp, #22]
 8010c5c:	f63f af7f 	bhi.w	8010b5e <ai_platform_network_process+0x402>
 8010c60:	4620      	mov	r0, r4
 8010c62:	b005      	add	sp, #20
 8010c64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c68:	2a01      	cmp	r2, #1
 8010c6a:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8010c6c:	d029      	beq.n	8010cc2 <ai_platform_network_process+0x566>
 8010c6e:	f106 070c 	add.w	r7, r6, #12
 8010c72:	e770      	b.n	8010b56 <ai_platform_network_process+0x3fa>
 8010c74:	2218      	movs	r2, #24
 8010c76:	2113      	movs	r1, #19
 8010c78:	f105 0010 	add.w	r0, r5, #16
 8010c7c:	2400      	movs	r4, #0
 8010c7e:	f000 f849 	bl	8010d14 <core_set_error>
 8010c82:	e711      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010c84:	9d03      	ldr	r5, [sp, #12]
 8010c86:	4604      	mov	r4, r0
 8010c88:	2217      	movs	r2, #23
 8010c8a:	2112      	movs	r1, #18
 8010c8c:	f105 0010 	add.w	r0, r5, #16
 8010c90:	f000 f840 	bl	8010d14 <core_set_error>
 8010c94:	e708      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010c96:	9d03      	ldr	r5, [sp, #12]
 8010c98:	2219      	movs	r2, #25
 8010c9a:	2112      	movs	r1, #18
 8010c9c:	2400      	movs	r4, #0
 8010c9e:	f105 0010 	add.w	r0, r5, #16
 8010ca2:	f000 f837 	bl	8010d14 <core_set_error>
 8010ca6:	e6ff      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010ca8:	9d03      	ldr	r5, [sp, #12]
 8010caa:	4604      	mov	r4, r0
 8010cac:	2221      	movs	r2, #33	; 0x21
 8010cae:	2112      	movs	r1, #18
 8010cb0:	f105 0010 	add.w	r0, r5, #16
 8010cb4:	f000 f82e 	bl	8010d14 <core_set_error>
 8010cb8:	e6f6      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010cba:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8010cbe:	82ab      	strh	r3, [r5, #20]
 8010cc0:	e744      	b.n	8010b4c <ai_platform_network_process+0x3f0>
 8010cc2:	2700      	movs	r7, #0
 8010cc4:	e747      	b.n	8010b56 <ai_platform_network_process+0x3fa>
 8010cc6:	4604      	mov	r4, r0
 8010cc8:	2217      	movs	r2, #23
 8010cca:	2113      	movs	r1, #19
 8010ccc:	f105 0010 	add.w	r0, r5, #16
 8010cd0:	f000 f820 	bl	8010d14 <core_set_error>
 8010cd4:	e6e8      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010cd6:	2219      	movs	r2, #25
 8010cd8:	2113      	movs	r1, #19
 8010cda:	f105 0010 	add.w	r0, r5, #16
 8010cde:	2400      	movs	r4, #0
 8010ce0:	f000 f818 	bl	8010d14 <core_set_error>
 8010ce4:	e6e0      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010ce6:	4604      	mov	r4, r0
 8010ce8:	2221      	movs	r2, #33	; 0x21
 8010cea:	2113      	movs	r1, #19
 8010cec:	f105 0010 	add.w	r0, r5, #16
 8010cf0:	f000 f810 	bl	8010d14 <core_set_error>
 8010cf4:	e6d8      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010cf6:	2217      	movs	r2, #23
 8010cf8:	2113      	movs	r1, #19
 8010cfa:	f105 0010 	add.w	r0, r5, #16
 8010cfe:	4654      	mov	r4, sl
 8010d00:	f000 f808 	bl	8010d14 <core_set_error>
 8010d04:	e6d0      	b.n	8010aa8 <ai_platform_network_process+0x34c>
 8010d06:	bf00      	nop
 8010d08:	58024000 	.word	0x58024000
 8010d0c:	f407a5c2 	.word	0xf407a5c2
 8010d10:	b5e8b5cd 	.word	0xb5e8b5cd

08010d14 <core_set_error>:
 8010d14:	4603      	mov	r3, r0
 8010d16:	7800      	ldrb	r0, [r0, #0]
 8010d18:	b108      	cbz	r0, 8010d1e <core_set_error+0xa>
 8010d1a:	2000      	movs	r0, #0
 8010d1c:	4770      	bx	lr
 8010d1e:	7019      	strb	r1, [r3, #0]
 8010d20:	2001      	movs	r0, #1
 8010d22:	6819      	ldr	r1, [r3, #0]
 8010d24:	f362 211f 	bfi	r1, r2, #8, #24
 8010d28:	6019      	str	r1, [r3, #0]
 8010d2a:	4770      	bx	lr

08010d2c <ai_layers_forward_all>:
 8010d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d30:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8010d34:	4604      	mov	r4, r0
 8010d36:	f1b8 0f00 	cmp.w	r8, #0
 8010d3a:	d02a      	beq.n	8010d92 <ai_layers_forward_all+0x66>
 8010d3c:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8010d3e:	6381      	str	r1, [r0, #56]	; 0x38
 8010d40:	b319      	cbz	r1, 8010d8a <ai_layers_forward_all+0x5e>
 8010d42:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8010d44:	2001      	movs	r0, #1
 8010d46:	47c0      	blx	r8
 8010d48:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8010d4a:	b1f6      	cbz	r6, 8010d8a <ai_layers_forward_all+0x5e>
 8010d4c:	2700      	movs	r7, #0
 8010d4e:	4631      	mov	r1, r6
 8010d50:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8010d52:	2002      	movs	r0, #2
 8010d54:	47c0      	blx	r8
 8010d56:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8010d58:	4628      	mov	r0, r5
 8010d5a:	696b      	ldr	r3, [r5, #20]
 8010d5c:	4798      	blx	r3
 8010d5e:	692e      	ldr	r6, [r5, #16]
 8010d60:	2003      	movs	r0, #3
 8010d62:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8010d64:	42b5      	cmp	r5, r6
 8010d66:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8010d68:	d007      	beq.n	8010d7a <ai_layers_forward_all+0x4e>
 8010d6a:	47c0      	blx	r8
 8010d6c:	3701      	adds	r7, #1
 8010d6e:	63a6      	str	r6, [r4, #56]	; 0x38
 8010d70:	2e00      	cmp	r6, #0
 8010d72:	d1ec      	bne.n	8010d4e <ai_layers_forward_all+0x22>
 8010d74:	4638      	mov	r0, r7
 8010d76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d7a:	2003      	movs	r0, #3
 8010d7c:	3701      	adds	r7, #1
 8010d7e:	47c0      	blx	r8
 8010d80:	2300      	movs	r3, #0
 8010d82:	4638      	mov	r0, r7
 8010d84:	63a3      	str	r3, [r4, #56]	; 0x38
 8010d86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d8a:	2700      	movs	r7, #0
 8010d8c:	4638      	mov	r0, r7
 8010d8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d92:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8010d94:	6385      	str	r5, [r0, #56]	; 0x38
 8010d96:	2d00      	cmp	r5, #0
 8010d98:	d0f7      	beq.n	8010d8a <ai_layers_forward_all+0x5e>
 8010d9a:	4647      	mov	r7, r8
 8010d9c:	696b      	ldr	r3, [r5, #20]
 8010d9e:	4628      	mov	r0, r5
 8010da0:	4798      	blx	r3
 8010da2:	462b      	mov	r3, r5
 8010da4:	692d      	ldr	r5, [r5, #16]
 8010da6:	429d      	cmp	r5, r3
 8010da8:	d004      	beq.n	8010db4 <ai_layers_forward_all+0x88>
 8010daa:	3701      	adds	r7, #1
 8010dac:	63a5      	str	r5, [r4, #56]	; 0x38
 8010dae:	2d00      	cmp	r5, #0
 8010db0:	d1f4      	bne.n	8010d9c <ai_layers_forward_all+0x70>
 8010db2:	e7df      	b.n	8010d74 <ai_layers_forward_all+0x48>
 8010db4:	2300      	movs	r3, #0
 8010db6:	3701      	adds	r7, #1
 8010db8:	63a3      	str	r3, [r4, #56]	; 0x38
 8010dba:	e7db      	b.n	8010d74 <ai_layers_forward_all+0x48>

08010dbc <st_int8_copy>:
 8010dbc:	4288      	cmp	r0, r1
 8010dbe:	d010      	beq.n	8010de2 <st_int8_copy+0x26>
 8010dc0:	b17a      	cbz	r2, 8010de2 <st_int8_copy+0x26>
 8010dc2:	4288      	cmp	r0, r1
 8010dc4:	eb00 0302 	add.w	r3, r0, r2
 8010dc8:	d20c      	bcs.n	8010de4 <st_int8_copy+0x28>
 8010dca:	428b      	cmp	r3, r1
 8010dcc:	d90a      	bls.n	8010de4 <st_int8_copy+0x28>
 8010dce:	4283      	cmp	r3, r0
 8010dd0:	440a      	add	r2, r1
 8010dd2:	d906      	bls.n	8010de2 <st_int8_copy+0x26>
 8010dd4:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8010dd8:	4283      	cmp	r3, r0
 8010dda:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8010dde:	d1f9      	bne.n	8010dd4 <st_int8_copy+0x18>
 8010de0:	4770      	bx	lr
 8010de2:	4770      	bx	lr
 8010de4:	078b      	lsls	r3, r1, #30
 8010de6:	d102      	bne.n	8010dee <st_int8_copy+0x32>
 8010de8:	e008      	b.n	8010dfc <st_int8_copy+0x40>
 8010dea:	2a00      	cmp	r2, #0
 8010dec:	d04d      	beq.n	8010e8a <st_int8_copy+0xce>
 8010dee:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8010df2:	3a01      	subs	r2, #1
 8010df4:	f801 3b01 	strb.w	r3, [r1], #1
 8010df8:	078b      	lsls	r3, r1, #30
 8010dfa:	d1f6      	bne.n	8010dea <st_int8_copy+0x2e>
 8010dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e00:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8010e04:	d05e      	beq.n	8010ec4 <st_int8_copy+0x108>
 8010e06:	ea40 0301 	orr.w	r3, r0, r1
 8010e0a:	075b      	lsls	r3, r3, #29
 8010e0c:	d13e      	bne.n	8010e8c <st_int8_copy+0xd0>
 8010e0e:	f10e 33ff 	add.w	r3, lr, #4294967295
 8010e12:	2b01      	cmp	r3, #1
 8010e14:	d93a      	bls.n	8010e8c <st_int8_copy+0xd0>
 8010e16:	f100 0310 	add.w	r3, r0, #16
 8010e1a:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8010e1e:	f101 0c10 	add.w	ip, r1, #16
 8010e22:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8010e26:	3310      	adds	r3, #16
 8010e28:	f10c 0c10 	add.w	ip, ip, #16
 8010e2c:	ed13 6b08 	vldr	d6, [r3, #-32]	; 0xffffffe0
 8010e30:	ed13 7b06 	vldr	d7, [r3, #-24]	; 0xffffffe8
 8010e34:	4573      	cmp	r3, lr
 8010e36:	ed0c 6b08 	vstr	d6, [ip, #-32]	; 0xffffffe0
 8010e3a:	ed0c 7b06 	vstr	d7, [ip, #-24]	; 0xffffffe8
 8010e3e:	d1f2      	bne.n	8010e26 <st_int8_copy+0x6a>
 8010e40:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8010e44:	4421      	add	r1, r4
 8010e46:	4420      	add	r0, r4
 8010e48:	f002 0203 	and.w	r2, r2, #3
 8010e4c:	b16b      	cbz	r3, 8010e6a <st_int8_copy+0xae>
 8010e4e:	6804      	ldr	r4, [r0, #0]
 8010e50:	600c      	str	r4, [r1, #0]
 8010e52:	1e5c      	subs	r4, r3, #1
 8010e54:	d005      	beq.n	8010e62 <st_int8_copy+0xa6>
 8010e56:	6845      	ldr	r5, [r0, #4]
 8010e58:	2c01      	cmp	r4, #1
 8010e5a:	604d      	str	r5, [r1, #4]
 8010e5c:	d001      	beq.n	8010e62 <st_int8_copy+0xa6>
 8010e5e:	6884      	ldr	r4, [r0, #8]
 8010e60:	608c      	str	r4, [r1, #8]
 8010e62:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8010e66:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8010e6a:	b162      	cbz	r2, 8010e86 <st_int8_copy+0xca>
 8010e6c:	f990 3000 	ldrsb.w	r3, [r0]
 8010e70:	3a01      	subs	r2, #1
 8010e72:	700b      	strb	r3, [r1, #0]
 8010e74:	d007      	beq.n	8010e86 <st_int8_copy+0xca>
 8010e76:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8010e7a:	2a01      	cmp	r2, #1
 8010e7c:	704b      	strb	r3, [r1, #1]
 8010e7e:	d002      	beq.n	8010e86 <st_int8_copy+0xca>
 8010e80:	f990 3002 	ldrsb.w	r3, [r0, #2]
 8010e84:	708b      	strb	r3, [r1, #2]
 8010e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e8a:	4770      	bx	lr
 8010e8c:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8010e90:	460b      	mov	r3, r1
 8010e92:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 8010e96:	4684      	mov	ip, r0
 8010e98:	f8dc 8000 	ldr.w	r8, [ip]
 8010e9c:	3310      	adds	r3, #16
 8010e9e:	f8dc 7004 	ldr.w	r7, [ip, #4]
 8010ea2:	f10c 0c10 	add.w	ip, ip, #16
 8010ea6:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 8010eaa:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 8010eae:	f843 8c10 	str.w	r8, [r3, #-16]
 8010eb2:	f843 7c0c 	str.w	r7, [r3, #-12]
 8010eb6:	f843 6c08 	str.w	r6, [r3, #-8]
 8010eba:	f843 5c04 	str.w	r5, [r3, #-4]
 8010ebe:	459e      	cmp	lr, r3
 8010ec0:	d1ea      	bne.n	8010e98 <st_int8_copy+0xdc>
 8010ec2:	e7bd      	b.n	8010e40 <st_int8_copy+0x84>
 8010ec4:	0893      	lsrs	r3, r2, #2
 8010ec6:	f002 0203 	and.w	r2, r2, #3
 8010eca:	e7bf      	b.n	8010e4c <st_int8_copy+0x90>

08010ecc <ai_array_to_buffer_fmt>:
 8010ecc:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8010ed0:	2b02      	cmp	r3, #2
 8010ed2:	d050      	beq.n	8010f76 <ai_array_to_buffer_fmt+0xaa>
 8010ed4:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 8010ed8:	4b29      	ldr	r3, [pc, #164]	; (8010f80 <ai_array_to_buffer_fmt+0xb4>)
 8010eda:	429a      	cmp	r2, r3
 8010edc:	d00b      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010ede:	dc1c      	bgt.n	8010f1a <ai_array_to_buffer_fmt+0x4e>
 8010ee0:	4b28      	ldr	r3, [pc, #160]	; (8010f84 <ai_array_to_buffer_fmt+0xb8>)
 8010ee2:	429a      	cmp	r2, r3
 8010ee4:	d007      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010ee6:	dd0b      	ble.n	8010f00 <ai_array_to_buffer_fmt+0x34>
 8010ee8:	4b27      	ldr	r3, [pc, #156]	; (8010f88 <ai_array_to_buffer_fmt+0xbc>)
 8010eea:	429a      	cmp	r2, r3
 8010eec:	d003      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010eee:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8010ef2:	429a      	cmp	r2, r3
 8010ef4:	d131      	bne.n	8010f5a <ai_array_to_buffer_fmt+0x8e>
 8010ef6:	4613      	mov	r3, r2
 8010ef8:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8010efc:	4318      	orrs	r0, r3
 8010efe:	4770      	bx	lr
 8010f00:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8010f04:	429a      	cmp	r2, r3
 8010f06:	d0f6      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010f08:	dd2c      	ble.n	8010f64 <ai_array_to_buffer_fmt+0x98>
 8010f0a:	4b20      	ldr	r3, [pc, #128]	; (8010f8c <ai_array_to_buffer_fmt+0xc0>)
 8010f0c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8010f10:	429a      	cmp	r2, r3
 8010f12:	bf18      	it	ne
 8010f14:	2340      	movne	r3, #64	; 0x40
 8010f16:	4318      	orrs	r0, r3
 8010f18:	4770      	bx	lr
 8010f1a:	4b1d      	ldr	r3, [pc, #116]	; (8010f90 <ai_array_to_buffer_fmt+0xc4>)
 8010f1c:	429a      	cmp	r2, r3
 8010f1e:	d0ea      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010f20:	dd0e      	ble.n	8010f40 <ai_array_to_buffer_fmt+0x74>
 8010f22:	4b1c      	ldr	r3, [pc, #112]	; (8010f94 <ai_array_to_buffer_fmt+0xc8>)
 8010f24:	429a      	cmp	r2, r3
 8010f26:	d0e6      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010f28:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 8010f2c:	429a      	cmp	r2, r3
 8010f2e:	d0e2      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010f30:	4b19      	ldr	r3, [pc, #100]	; (8010f98 <ai_array_to_buffer_fmt+0xcc>)
 8010f32:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8010f36:	429a      	cmp	r2, r3
 8010f38:	bf18      	it	ne
 8010f3a:	2340      	movne	r3, #64	; 0x40
 8010f3c:	4318      	orrs	r0, r3
 8010f3e:	4770      	bx	lr
 8010f40:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8010f44:	429a      	cmp	r2, r3
 8010f46:	d0d6      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010f48:	3307      	adds	r3, #7
 8010f4a:	429a      	cmp	r2, r3
 8010f4c:	d0d3      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010f4e:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 8010f52:	429a      	cmp	r2, r3
 8010f54:	bf18      	it	ne
 8010f56:	2340      	movne	r3, #64	; 0x40
 8010f58:	e7ce      	b.n	8010ef8 <ai_array_to_buffer_fmt+0x2c>
 8010f5a:	4b10      	ldr	r3, [pc, #64]	; (8010f9c <ai_array_to_buffer_fmt+0xd0>)
 8010f5c:	429a      	cmp	r2, r3
 8010f5e:	bf18      	it	ne
 8010f60:	2340      	movne	r3, #64	; 0x40
 8010f62:	e7c9      	b.n	8010ef8 <ai_array_to_buffer_fmt+0x2c>
 8010f64:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8010f68:	429a      	cmp	r2, r3
 8010f6a:	d0c4      	beq.n	8010ef6 <ai_array_to_buffer_fmt+0x2a>
 8010f6c:	3380      	adds	r3, #128	; 0x80
 8010f6e:	429a      	cmp	r2, r3
 8010f70:	bf18      	it	ne
 8010f72:	2340      	movne	r3, #64	; 0x40
 8010f74:	e7c0      	b.n	8010ef8 <ai_array_to_buffer_fmt+0x2c>
 8010f76:	4b0a      	ldr	r3, [pc, #40]	; (8010fa0 <ai_array_to_buffer_fmt+0xd4>)
 8010f78:	4003      	ands	r3, r0
 8010f7a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8010f7e:	e7bb      	b.n	8010ef8 <ai_array_to_buffer_fmt+0x2c>
 8010f80:	00840040 	.word	0x00840040
 8010f84:	00040840 	.word	0x00040840
 8010f88:	00041040 	.word	0x00041040
 8010f8c:	00040447 	.word	0x00040447
 8010f90:	00840840 	.word	0x00840840
 8010f94:	00841040 	.word	0x00841040
 8010f98:	0084084f 	.word	0x0084084f
 8010f9c:	0004084f 	.word	0x0004084f
 8010fa0:	00803fff 	.word	0x00803fff

08010fa4 <ai_array_get_data_byte_size>:
 8010fa4:	b161      	cbz	r1, 8010fc0 <ai_array_get_data_byte_size+0x1c>
 8010fa6:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 8010faa:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8010fae:	fb03 f101 	mul.w	r1, r3, r1
 8010fb2:	1dc8      	adds	r0, r1, #7
 8010fb4:	f020 0007 	bic.w	r0, r0, #7
 8010fb8:	40d0      	lsrs	r0, r2
 8010fba:	3007      	adds	r0, #7
 8010fbc:	08c0      	lsrs	r0, r0, #3
 8010fbe:	4770      	bx	lr
 8010fc0:	4608      	mov	r0, r1
 8010fc2:	4770      	bx	lr

08010fc4 <get_tensor_byte_size>:
 8010fc4:	b430      	push	{r4, r5}
 8010fc6:	6985      	ldr	r5, [r0, #24]
 8010fc8:	68c4      	ldr	r4, [r0, #12]
 8010fca:	6941      	ldr	r1, [r0, #20]
 8010fcc:	4b06      	ldr	r3, [pc, #24]	; (8010fe8 <get_tensor_byte_size+0x24>)
 8010fce:	6828      	ldr	r0, [r5, #0]
 8010fd0:	4a06      	ldr	r2, [pc, #24]	; (8010fec <get_tensor_byte_size+0x28>)
 8010fd2:	4003      	ands	r3, r0
 8010fd4:	68c9      	ldr	r1, [r1, #12]
 8010fd6:	68e0      	ldr	r0, [r4, #12]
 8010fd8:	4293      	cmp	r3, r2
 8010fda:	fb01 f000 	mul.w	r0, r1, r0
 8010fde:	d101      	bne.n	8010fe4 <get_tensor_byte_size+0x20>
 8010fe0:	3007      	adds	r0, #7
 8010fe2:	08c0      	lsrs	r0, r0, #3
 8010fe4:	bc30      	pop	{r4, r5}
 8010fe6:	4770      	bx	lr
 8010fe8:	017fffff 	.word	0x017fffff
 8010fec:	000400c0 	.word	0x000400c0

08010ff0 <__errno>:
 8010ff0:	4b01      	ldr	r3, [pc, #4]	; (8010ff8 <__errno+0x8>)
 8010ff2:	6818      	ldr	r0, [r3, #0]
 8010ff4:	4770      	bx	lr
 8010ff6:	bf00      	nop
 8010ff8:	2000045c 	.word	0x2000045c

08010ffc <__libc_init_array>:
 8010ffc:	b570      	push	{r4, r5, r6, lr}
 8010ffe:	4d0d      	ldr	r5, [pc, #52]	; (8011034 <__libc_init_array+0x38>)
 8011000:	4c0d      	ldr	r4, [pc, #52]	; (8011038 <__libc_init_array+0x3c>)
 8011002:	1b64      	subs	r4, r4, r5
 8011004:	10a4      	asrs	r4, r4, #2
 8011006:	2600      	movs	r6, #0
 8011008:	42a6      	cmp	r6, r4
 801100a:	d109      	bne.n	8011020 <__libc_init_array+0x24>
 801100c:	4d0b      	ldr	r5, [pc, #44]	; (801103c <__libc_init_array+0x40>)
 801100e:	4c0c      	ldr	r4, [pc, #48]	; (8011040 <__libc_init_array+0x44>)
 8011010:	f006 f8b6 	bl	8017180 <_init>
 8011014:	1b64      	subs	r4, r4, r5
 8011016:	10a4      	asrs	r4, r4, #2
 8011018:	2600      	movs	r6, #0
 801101a:	42a6      	cmp	r6, r4
 801101c:	d105      	bne.n	801102a <__libc_init_array+0x2e>
 801101e:	bd70      	pop	{r4, r5, r6, pc}
 8011020:	f855 3b04 	ldr.w	r3, [r5], #4
 8011024:	4798      	blx	r3
 8011026:	3601      	adds	r6, #1
 8011028:	e7ee      	b.n	8011008 <__libc_init_array+0xc>
 801102a:	f855 3b04 	ldr.w	r3, [r5], #4
 801102e:	4798      	blx	r3
 8011030:	3601      	adds	r6, #1
 8011032:	e7f2      	b.n	801101a <__libc_init_array+0x1e>
 8011034:	08017e60 	.word	0x08017e60
 8011038:	08017e60 	.word	0x08017e60
 801103c:	08017e60 	.word	0x08017e60
 8011040:	08017e64 	.word	0x08017e64

08011044 <malloc>:
 8011044:	4b02      	ldr	r3, [pc, #8]	; (8011050 <malloc+0xc>)
 8011046:	4601      	mov	r1, r0
 8011048:	6818      	ldr	r0, [r3, #0]
 801104a:	f000 b885 	b.w	8011158 <_malloc_r>
 801104e:	bf00      	nop
 8011050:	2000045c 	.word	0x2000045c

08011054 <memcpy>:
 8011054:	440a      	add	r2, r1
 8011056:	4291      	cmp	r1, r2
 8011058:	f100 33ff 	add.w	r3, r0, #4294967295
 801105c:	d100      	bne.n	8011060 <memcpy+0xc>
 801105e:	4770      	bx	lr
 8011060:	b510      	push	{r4, lr}
 8011062:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011066:	f803 4f01 	strb.w	r4, [r3, #1]!
 801106a:	4291      	cmp	r1, r2
 801106c:	d1f9      	bne.n	8011062 <memcpy+0xe>
 801106e:	bd10      	pop	{r4, pc}

08011070 <memset>:
 8011070:	4402      	add	r2, r0
 8011072:	4603      	mov	r3, r0
 8011074:	4293      	cmp	r3, r2
 8011076:	d100      	bne.n	801107a <memset+0xa>
 8011078:	4770      	bx	lr
 801107a:	f803 1b01 	strb.w	r1, [r3], #1
 801107e:	e7f9      	b.n	8011074 <memset+0x4>

08011080 <_free_r>:
 8011080:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8011082:	2900      	cmp	r1, #0
 8011084:	d044      	beq.n	8011110 <_free_r+0x90>
 8011086:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801108a:	9001      	str	r0, [sp, #4]
 801108c:	2b00      	cmp	r3, #0
 801108e:	f1a1 0404 	sub.w	r4, r1, #4
 8011092:	bfb8      	it	lt
 8011094:	18e4      	addlt	r4, r4, r3
 8011096:	f003 f96b 	bl	8014370 <__malloc_lock>
 801109a:	4a1e      	ldr	r2, [pc, #120]	; (8011114 <_free_r+0x94>)
 801109c:	9801      	ldr	r0, [sp, #4]
 801109e:	6813      	ldr	r3, [r2, #0]
 80110a0:	b933      	cbnz	r3, 80110b0 <_free_r+0x30>
 80110a2:	6063      	str	r3, [r4, #4]
 80110a4:	6014      	str	r4, [r2, #0]
 80110a6:	b003      	add	sp, #12
 80110a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80110ac:	f003 b966 	b.w	801437c <__malloc_unlock>
 80110b0:	42a3      	cmp	r3, r4
 80110b2:	d908      	bls.n	80110c6 <_free_r+0x46>
 80110b4:	6825      	ldr	r5, [r4, #0]
 80110b6:	1961      	adds	r1, r4, r5
 80110b8:	428b      	cmp	r3, r1
 80110ba:	bf01      	itttt	eq
 80110bc:	6819      	ldreq	r1, [r3, #0]
 80110be:	685b      	ldreq	r3, [r3, #4]
 80110c0:	1949      	addeq	r1, r1, r5
 80110c2:	6021      	streq	r1, [r4, #0]
 80110c4:	e7ed      	b.n	80110a2 <_free_r+0x22>
 80110c6:	461a      	mov	r2, r3
 80110c8:	685b      	ldr	r3, [r3, #4]
 80110ca:	b10b      	cbz	r3, 80110d0 <_free_r+0x50>
 80110cc:	42a3      	cmp	r3, r4
 80110ce:	d9fa      	bls.n	80110c6 <_free_r+0x46>
 80110d0:	6811      	ldr	r1, [r2, #0]
 80110d2:	1855      	adds	r5, r2, r1
 80110d4:	42a5      	cmp	r5, r4
 80110d6:	d10b      	bne.n	80110f0 <_free_r+0x70>
 80110d8:	6824      	ldr	r4, [r4, #0]
 80110da:	4421      	add	r1, r4
 80110dc:	1854      	adds	r4, r2, r1
 80110de:	42a3      	cmp	r3, r4
 80110e0:	6011      	str	r1, [r2, #0]
 80110e2:	d1e0      	bne.n	80110a6 <_free_r+0x26>
 80110e4:	681c      	ldr	r4, [r3, #0]
 80110e6:	685b      	ldr	r3, [r3, #4]
 80110e8:	6053      	str	r3, [r2, #4]
 80110ea:	4421      	add	r1, r4
 80110ec:	6011      	str	r1, [r2, #0]
 80110ee:	e7da      	b.n	80110a6 <_free_r+0x26>
 80110f0:	d902      	bls.n	80110f8 <_free_r+0x78>
 80110f2:	230c      	movs	r3, #12
 80110f4:	6003      	str	r3, [r0, #0]
 80110f6:	e7d6      	b.n	80110a6 <_free_r+0x26>
 80110f8:	6825      	ldr	r5, [r4, #0]
 80110fa:	1961      	adds	r1, r4, r5
 80110fc:	428b      	cmp	r3, r1
 80110fe:	bf04      	itt	eq
 8011100:	6819      	ldreq	r1, [r3, #0]
 8011102:	685b      	ldreq	r3, [r3, #4]
 8011104:	6063      	str	r3, [r4, #4]
 8011106:	bf04      	itt	eq
 8011108:	1949      	addeq	r1, r1, r5
 801110a:	6021      	streq	r1, [r4, #0]
 801110c:	6054      	str	r4, [r2, #4]
 801110e:	e7ca      	b.n	80110a6 <_free_r+0x26>
 8011110:	b003      	add	sp, #12
 8011112:	bd30      	pop	{r4, r5, pc}
 8011114:	2000a30c 	.word	0x2000a30c

08011118 <sbrk_aligned>:
 8011118:	b570      	push	{r4, r5, r6, lr}
 801111a:	4e0e      	ldr	r6, [pc, #56]	; (8011154 <sbrk_aligned+0x3c>)
 801111c:	460c      	mov	r4, r1
 801111e:	6831      	ldr	r1, [r6, #0]
 8011120:	4605      	mov	r5, r0
 8011122:	b911      	cbnz	r1, 801112a <sbrk_aligned+0x12>
 8011124:	f000 ff06 	bl	8011f34 <_sbrk_r>
 8011128:	6030      	str	r0, [r6, #0]
 801112a:	4621      	mov	r1, r4
 801112c:	4628      	mov	r0, r5
 801112e:	f000 ff01 	bl	8011f34 <_sbrk_r>
 8011132:	1c43      	adds	r3, r0, #1
 8011134:	d00a      	beq.n	801114c <sbrk_aligned+0x34>
 8011136:	1cc4      	adds	r4, r0, #3
 8011138:	f024 0403 	bic.w	r4, r4, #3
 801113c:	42a0      	cmp	r0, r4
 801113e:	d007      	beq.n	8011150 <sbrk_aligned+0x38>
 8011140:	1a21      	subs	r1, r4, r0
 8011142:	4628      	mov	r0, r5
 8011144:	f000 fef6 	bl	8011f34 <_sbrk_r>
 8011148:	3001      	adds	r0, #1
 801114a:	d101      	bne.n	8011150 <sbrk_aligned+0x38>
 801114c:	f04f 34ff 	mov.w	r4, #4294967295
 8011150:	4620      	mov	r0, r4
 8011152:	bd70      	pop	{r4, r5, r6, pc}
 8011154:	2000a310 	.word	0x2000a310

08011158 <_malloc_r>:
 8011158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801115c:	1ccd      	adds	r5, r1, #3
 801115e:	f025 0503 	bic.w	r5, r5, #3
 8011162:	3508      	adds	r5, #8
 8011164:	2d0c      	cmp	r5, #12
 8011166:	bf38      	it	cc
 8011168:	250c      	movcc	r5, #12
 801116a:	2d00      	cmp	r5, #0
 801116c:	4607      	mov	r7, r0
 801116e:	db01      	blt.n	8011174 <_malloc_r+0x1c>
 8011170:	42a9      	cmp	r1, r5
 8011172:	d905      	bls.n	8011180 <_malloc_r+0x28>
 8011174:	230c      	movs	r3, #12
 8011176:	603b      	str	r3, [r7, #0]
 8011178:	2600      	movs	r6, #0
 801117a:	4630      	mov	r0, r6
 801117c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011180:	4e2e      	ldr	r6, [pc, #184]	; (801123c <_malloc_r+0xe4>)
 8011182:	f003 f8f5 	bl	8014370 <__malloc_lock>
 8011186:	6833      	ldr	r3, [r6, #0]
 8011188:	461c      	mov	r4, r3
 801118a:	bb34      	cbnz	r4, 80111da <_malloc_r+0x82>
 801118c:	4629      	mov	r1, r5
 801118e:	4638      	mov	r0, r7
 8011190:	f7ff ffc2 	bl	8011118 <sbrk_aligned>
 8011194:	1c43      	adds	r3, r0, #1
 8011196:	4604      	mov	r4, r0
 8011198:	d14d      	bne.n	8011236 <_malloc_r+0xde>
 801119a:	6834      	ldr	r4, [r6, #0]
 801119c:	4626      	mov	r6, r4
 801119e:	2e00      	cmp	r6, #0
 80111a0:	d140      	bne.n	8011224 <_malloc_r+0xcc>
 80111a2:	6823      	ldr	r3, [r4, #0]
 80111a4:	4631      	mov	r1, r6
 80111a6:	4638      	mov	r0, r7
 80111a8:	eb04 0803 	add.w	r8, r4, r3
 80111ac:	f000 fec2 	bl	8011f34 <_sbrk_r>
 80111b0:	4580      	cmp	r8, r0
 80111b2:	d13a      	bne.n	801122a <_malloc_r+0xd2>
 80111b4:	6821      	ldr	r1, [r4, #0]
 80111b6:	3503      	adds	r5, #3
 80111b8:	1a6d      	subs	r5, r5, r1
 80111ba:	f025 0503 	bic.w	r5, r5, #3
 80111be:	3508      	adds	r5, #8
 80111c0:	2d0c      	cmp	r5, #12
 80111c2:	bf38      	it	cc
 80111c4:	250c      	movcc	r5, #12
 80111c6:	4629      	mov	r1, r5
 80111c8:	4638      	mov	r0, r7
 80111ca:	f7ff ffa5 	bl	8011118 <sbrk_aligned>
 80111ce:	3001      	adds	r0, #1
 80111d0:	d02b      	beq.n	801122a <_malloc_r+0xd2>
 80111d2:	6823      	ldr	r3, [r4, #0]
 80111d4:	442b      	add	r3, r5
 80111d6:	6023      	str	r3, [r4, #0]
 80111d8:	e00e      	b.n	80111f8 <_malloc_r+0xa0>
 80111da:	6822      	ldr	r2, [r4, #0]
 80111dc:	1b52      	subs	r2, r2, r5
 80111de:	d41e      	bmi.n	801121e <_malloc_r+0xc6>
 80111e0:	2a0b      	cmp	r2, #11
 80111e2:	d916      	bls.n	8011212 <_malloc_r+0xba>
 80111e4:	1961      	adds	r1, r4, r5
 80111e6:	42a3      	cmp	r3, r4
 80111e8:	6025      	str	r5, [r4, #0]
 80111ea:	bf18      	it	ne
 80111ec:	6059      	strne	r1, [r3, #4]
 80111ee:	6863      	ldr	r3, [r4, #4]
 80111f0:	bf08      	it	eq
 80111f2:	6031      	streq	r1, [r6, #0]
 80111f4:	5162      	str	r2, [r4, r5]
 80111f6:	604b      	str	r3, [r1, #4]
 80111f8:	4638      	mov	r0, r7
 80111fa:	f104 060b 	add.w	r6, r4, #11
 80111fe:	f003 f8bd 	bl	801437c <__malloc_unlock>
 8011202:	f026 0607 	bic.w	r6, r6, #7
 8011206:	1d23      	adds	r3, r4, #4
 8011208:	1af2      	subs	r2, r6, r3
 801120a:	d0b6      	beq.n	801117a <_malloc_r+0x22>
 801120c:	1b9b      	subs	r3, r3, r6
 801120e:	50a3      	str	r3, [r4, r2]
 8011210:	e7b3      	b.n	801117a <_malloc_r+0x22>
 8011212:	6862      	ldr	r2, [r4, #4]
 8011214:	42a3      	cmp	r3, r4
 8011216:	bf0c      	ite	eq
 8011218:	6032      	streq	r2, [r6, #0]
 801121a:	605a      	strne	r2, [r3, #4]
 801121c:	e7ec      	b.n	80111f8 <_malloc_r+0xa0>
 801121e:	4623      	mov	r3, r4
 8011220:	6864      	ldr	r4, [r4, #4]
 8011222:	e7b2      	b.n	801118a <_malloc_r+0x32>
 8011224:	4634      	mov	r4, r6
 8011226:	6876      	ldr	r6, [r6, #4]
 8011228:	e7b9      	b.n	801119e <_malloc_r+0x46>
 801122a:	230c      	movs	r3, #12
 801122c:	603b      	str	r3, [r7, #0]
 801122e:	4638      	mov	r0, r7
 8011230:	f003 f8a4 	bl	801437c <__malloc_unlock>
 8011234:	e7a1      	b.n	801117a <_malloc_r+0x22>
 8011236:	6025      	str	r5, [r4, #0]
 8011238:	e7de      	b.n	80111f8 <_malloc_r+0xa0>
 801123a:	bf00      	nop
 801123c:	2000a30c 	.word	0x2000a30c

08011240 <__cvt>:
 8011240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011244:	ec55 4b10 	vmov	r4, r5, d0
 8011248:	2d00      	cmp	r5, #0
 801124a:	460e      	mov	r6, r1
 801124c:	4619      	mov	r1, r3
 801124e:	462b      	mov	r3, r5
 8011250:	bfbb      	ittet	lt
 8011252:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011256:	461d      	movlt	r5, r3
 8011258:	2300      	movge	r3, #0
 801125a:	232d      	movlt	r3, #45	; 0x2d
 801125c:	700b      	strb	r3, [r1, #0]
 801125e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011260:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011264:	4691      	mov	r9, r2
 8011266:	f023 0820 	bic.w	r8, r3, #32
 801126a:	bfbc      	itt	lt
 801126c:	4622      	movlt	r2, r4
 801126e:	4614      	movlt	r4, r2
 8011270:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011274:	d005      	beq.n	8011282 <__cvt+0x42>
 8011276:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801127a:	d100      	bne.n	801127e <__cvt+0x3e>
 801127c:	3601      	adds	r6, #1
 801127e:	2102      	movs	r1, #2
 8011280:	e000      	b.n	8011284 <__cvt+0x44>
 8011282:	2103      	movs	r1, #3
 8011284:	ab03      	add	r3, sp, #12
 8011286:	9301      	str	r3, [sp, #4]
 8011288:	ab02      	add	r3, sp, #8
 801128a:	9300      	str	r3, [sp, #0]
 801128c:	ec45 4b10 	vmov	d0, r4, r5
 8011290:	4653      	mov	r3, sl
 8011292:	4632      	mov	r2, r6
 8011294:	f001 fed4 	bl	8013040 <_dtoa_r>
 8011298:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801129c:	4607      	mov	r7, r0
 801129e:	d102      	bne.n	80112a6 <__cvt+0x66>
 80112a0:	f019 0f01 	tst.w	r9, #1
 80112a4:	d022      	beq.n	80112ec <__cvt+0xac>
 80112a6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80112aa:	eb07 0906 	add.w	r9, r7, r6
 80112ae:	d110      	bne.n	80112d2 <__cvt+0x92>
 80112b0:	783b      	ldrb	r3, [r7, #0]
 80112b2:	2b30      	cmp	r3, #48	; 0x30
 80112b4:	d10a      	bne.n	80112cc <__cvt+0x8c>
 80112b6:	2200      	movs	r2, #0
 80112b8:	2300      	movs	r3, #0
 80112ba:	4620      	mov	r0, r4
 80112bc:	4629      	mov	r1, r5
 80112be:	f7ef fc33 	bl	8000b28 <__aeabi_dcmpeq>
 80112c2:	b918      	cbnz	r0, 80112cc <__cvt+0x8c>
 80112c4:	f1c6 0601 	rsb	r6, r6, #1
 80112c8:	f8ca 6000 	str.w	r6, [sl]
 80112cc:	f8da 3000 	ldr.w	r3, [sl]
 80112d0:	4499      	add	r9, r3
 80112d2:	2200      	movs	r2, #0
 80112d4:	2300      	movs	r3, #0
 80112d6:	4620      	mov	r0, r4
 80112d8:	4629      	mov	r1, r5
 80112da:	f7ef fc25 	bl	8000b28 <__aeabi_dcmpeq>
 80112de:	b108      	cbz	r0, 80112e4 <__cvt+0xa4>
 80112e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80112e4:	2230      	movs	r2, #48	; 0x30
 80112e6:	9b03      	ldr	r3, [sp, #12]
 80112e8:	454b      	cmp	r3, r9
 80112ea:	d307      	bcc.n	80112fc <__cvt+0xbc>
 80112ec:	9b03      	ldr	r3, [sp, #12]
 80112ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80112f0:	1bdb      	subs	r3, r3, r7
 80112f2:	4638      	mov	r0, r7
 80112f4:	6013      	str	r3, [r2, #0]
 80112f6:	b004      	add	sp, #16
 80112f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112fc:	1c59      	adds	r1, r3, #1
 80112fe:	9103      	str	r1, [sp, #12]
 8011300:	701a      	strb	r2, [r3, #0]
 8011302:	e7f0      	b.n	80112e6 <__cvt+0xa6>

08011304 <__exponent>:
 8011304:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011306:	4603      	mov	r3, r0
 8011308:	2900      	cmp	r1, #0
 801130a:	bfb8      	it	lt
 801130c:	4249      	neglt	r1, r1
 801130e:	f803 2b02 	strb.w	r2, [r3], #2
 8011312:	bfb4      	ite	lt
 8011314:	222d      	movlt	r2, #45	; 0x2d
 8011316:	222b      	movge	r2, #43	; 0x2b
 8011318:	2909      	cmp	r1, #9
 801131a:	7042      	strb	r2, [r0, #1]
 801131c:	dd2a      	ble.n	8011374 <__exponent+0x70>
 801131e:	f10d 0407 	add.w	r4, sp, #7
 8011322:	46a4      	mov	ip, r4
 8011324:	270a      	movs	r7, #10
 8011326:	46a6      	mov	lr, r4
 8011328:	460a      	mov	r2, r1
 801132a:	fb91 f6f7 	sdiv	r6, r1, r7
 801132e:	fb07 1516 	mls	r5, r7, r6, r1
 8011332:	3530      	adds	r5, #48	; 0x30
 8011334:	2a63      	cmp	r2, #99	; 0x63
 8011336:	f104 34ff 	add.w	r4, r4, #4294967295
 801133a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 801133e:	4631      	mov	r1, r6
 8011340:	dcf1      	bgt.n	8011326 <__exponent+0x22>
 8011342:	3130      	adds	r1, #48	; 0x30
 8011344:	f1ae 0502 	sub.w	r5, lr, #2
 8011348:	f804 1c01 	strb.w	r1, [r4, #-1]
 801134c:	1c44      	adds	r4, r0, #1
 801134e:	4629      	mov	r1, r5
 8011350:	4561      	cmp	r1, ip
 8011352:	d30a      	bcc.n	801136a <__exponent+0x66>
 8011354:	f10d 0209 	add.w	r2, sp, #9
 8011358:	eba2 020e 	sub.w	r2, r2, lr
 801135c:	4565      	cmp	r5, ip
 801135e:	bf88      	it	hi
 8011360:	2200      	movhi	r2, #0
 8011362:	4413      	add	r3, r2
 8011364:	1a18      	subs	r0, r3, r0
 8011366:	b003      	add	sp, #12
 8011368:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801136a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801136e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011372:	e7ed      	b.n	8011350 <__exponent+0x4c>
 8011374:	2330      	movs	r3, #48	; 0x30
 8011376:	3130      	adds	r1, #48	; 0x30
 8011378:	7083      	strb	r3, [r0, #2]
 801137a:	70c1      	strb	r1, [r0, #3]
 801137c:	1d03      	adds	r3, r0, #4
 801137e:	e7f1      	b.n	8011364 <__exponent+0x60>

08011380 <_printf_float>:
 8011380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011384:	ed2d 8b02 	vpush	{d8}
 8011388:	b08d      	sub	sp, #52	; 0x34
 801138a:	460c      	mov	r4, r1
 801138c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011390:	4616      	mov	r6, r2
 8011392:	461f      	mov	r7, r3
 8011394:	4605      	mov	r5, r0
 8011396:	f002 ffc3 	bl	8014320 <_localeconv_r>
 801139a:	f8d0 a000 	ldr.w	sl, [r0]
 801139e:	4650      	mov	r0, sl
 80113a0:	f7ee ff40 	bl	8000224 <strlen>
 80113a4:	2300      	movs	r3, #0
 80113a6:	930a      	str	r3, [sp, #40]	; 0x28
 80113a8:	6823      	ldr	r3, [r4, #0]
 80113aa:	9305      	str	r3, [sp, #20]
 80113ac:	f8d8 3000 	ldr.w	r3, [r8]
 80113b0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80113b4:	3307      	adds	r3, #7
 80113b6:	f023 0307 	bic.w	r3, r3, #7
 80113ba:	f103 0208 	add.w	r2, r3, #8
 80113be:	f8c8 2000 	str.w	r2, [r8]
 80113c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113c6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80113ca:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80113ce:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80113d2:	9307      	str	r3, [sp, #28]
 80113d4:	f8cd 8018 	str.w	r8, [sp, #24]
 80113d8:	ee08 0a10 	vmov	s16, r0
 80113dc:	4b9f      	ldr	r3, [pc, #636]	; (801165c <_printf_float+0x2dc>)
 80113de:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80113e2:	f04f 32ff 	mov.w	r2, #4294967295
 80113e6:	f7ef fbd1 	bl	8000b8c <__aeabi_dcmpun>
 80113ea:	bb88      	cbnz	r0, 8011450 <_printf_float+0xd0>
 80113ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80113f0:	4b9a      	ldr	r3, [pc, #616]	; (801165c <_printf_float+0x2dc>)
 80113f2:	f04f 32ff 	mov.w	r2, #4294967295
 80113f6:	f7ef fbab 	bl	8000b50 <__aeabi_dcmple>
 80113fa:	bb48      	cbnz	r0, 8011450 <_printf_float+0xd0>
 80113fc:	2200      	movs	r2, #0
 80113fe:	2300      	movs	r3, #0
 8011400:	4640      	mov	r0, r8
 8011402:	4649      	mov	r1, r9
 8011404:	f7ef fb9a 	bl	8000b3c <__aeabi_dcmplt>
 8011408:	b110      	cbz	r0, 8011410 <_printf_float+0x90>
 801140a:	232d      	movs	r3, #45	; 0x2d
 801140c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011410:	4b93      	ldr	r3, [pc, #588]	; (8011660 <_printf_float+0x2e0>)
 8011412:	4894      	ldr	r0, [pc, #592]	; (8011664 <_printf_float+0x2e4>)
 8011414:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011418:	bf94      	ite	ls
 801141a:	4698      	movls	r8, r3
 801141c:	4680      	movhi	r8, r0
 801141e:	2303      	movs	r3, #3
 8011420:	6123      	str	r3, [r4, #16]
 8011422:	9b05      	ldr	r3, [sp, #20]
 8011424:	f023 0204 	bic.w	r2, r3, #4
 8011428:	6022      	str	r2, [r4, #0]
 801142a:	f04f 0900 	mov.w	r9, #0
 801142e:	9700      	str	r7, [sp, #0]
 8011430:	4633      	mov	r3, r6
 8011432:	aa0b      	add	r2, sp, #44	; 0x2c
 8011434:	4621      	mov	r1, r4
 8011436:	4628      	mov	r0, r5
 8011438:	f000 f9d8 	bl	80117ec <_printf_common>
 801143c:	3001      	adds	r0, #1
 801143e:	f040 8090 	bne.w	8011562 <_printf_float+0x1e2>
 8011442:	f04f 30ff 	mov.w	r0, #4294967295
 8011446:	b00d      	add	sp, #52	; 0x34
 8011448:	ecbd 8b02 	vpop	{d8}
 801144c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011450:	4642      	mov	r2, r8
 8011452:	464b      	mov	r3, r9
 8011454:	4640      	mov	r0, r8
 8011456:	4649      	mov	r1, r9
 8011458:	f7ef fb98 	bl	8000b8c <__aeabi_dcmpun>
 801145c:	b140      	cbz	r0, 8011470 <_printf_float+0xf0>
 801145e:	464b      	mov	r3, r9
 8011460:	2b00      	cmp	r3, #0
 8011462:	bfbc      	itt	lt
 8011464:	232d      	movlt	r3, #45	; 0x2d
 8011466:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801146a:	487f      	ldr	r0, [pc, #508]	; (8011668 <_printf_float+0x2e8>)
 801146c:	4b7f      	ldr	r3, [pc, #508]	; (801166c <_printf_float+0x2ec>)
 801146e:	e7d1      	b.n	8011414 <_printf_float+0x94>
 8011470:	6863      	ldr	r3, [r4, #4]
 8011472:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011476:	9206      	str	r2, [sp, #24]
 8011478:	1c5a      	adds	r2, r3, #1
 801147a:	d13f      	bne.n	80114fc <_printf_float+0x17c>
 801147c:	2306      	movs	r3, #6
 801147e:	6063      	str	r3, [r4, #4]
 8011480:	9b05      	ldr	r3, [sp, #20]
 8011482:	6861      	ldr	r1, [r4, #4]
 8011484:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011488:	2300      	movs	r3, #0
 801148a:	9303      	str	r3, [sp, #12]
 801148c:	ab0a      	add	r3, sp, #40	; 0x28
 801148e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011492:	ab09      	add	r3, sp, #36	; 0x24
 8011494:	ec49 8b10 	vmov	d0, r8, r9
 8011498:	9300      	str	r3, [sp, #0]
 801149a:	6022      	str	r2, [r4, #0]
 801149c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80114a0:	4628      	mov	r0, r5
 80114a2:	f7ff fecd 	bl	8011240 <__cvt>
 80114a6:	9b06      	ldr	r3, [sp, #24]
 80114a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80114aa:	2b47      	cmp	r3, #71	; 0x47
 80114ac:	4680      	mov	r8, r0
 80114ae:	d108      	bne.n	80114c2 <_printf_float+0x142>
 80114b0:	1cc8      	adds	r0, r1, #3
 80114b2:	db02      	blt.n	80114ba <_printf_float+0x13a>
 80114b4:	6863      	ldr	r3, [r4, #4]
 80114b6:	4299      	cmp	r1, r3
 80114b8:	dd41      	ble.n	801153e <_printf_float+0x1be>
 80114ba:	f1ab 0b02 	sub.w	fp, fp, #2
 80114be:	fa5f fb8b 	uxtb.w	fp, fp
 80114c2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80114c6:	d820      	bhi.n	801150a <_printf_float+0x18a>
 80114c8:	3901      	subs	r1, #1
 80114ca:	465a      	mov	r2, fp
 80114cc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80114d0:	9109      	str	r1, [sp, #36]	; 0x24
 80114d2:	f7ff ff17 	bl	8011304 <__exponent>
 80114d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80114d8:	1813      	adds	r3, r2, r0
 80114da:	2a01      	cmp	r2, #1
 80114dc:	4681      	mov	r9, r0
 80114de:	6123      	str	r3, [r4, #16]
 80114e0:	dc02      	bgt.n	80114e8 <_printf_float+0x168>
 80114e2:	6822      	ldr	r2, [r4, #0]
 80114e4:	07d2      	lsls	r2, r2, #31
 80114e6:	d501      	bpl.n	80114ec <_printf_float+0x16c>
 80114e8:	3301      	adds	r3, #1
 80114ea:	6123      	str	r3, [r4, #16]
 80114ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80114f0:	2b00      	cmp	r3, #0
 80114f2:	d09c      	beq.n	801142e <_printf_float+0xae>
 80114f4:	232d      	movs	r3, #45	; 0x2d
 80114f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80114fa:	e798      	b.n	801142e <_printf_float+0xae>
 80114fc:	9a06      	ldr	r2, [sp, #24]
 80114fe:	2a47      	cmp	r2, #71	; 0x47
 8011500:	d1be      	bne.n	8011480 <_printf_float+0x100>
 8011502:	2b00      	cmp	r3, #0
 8011504:	d1bc      	bne.n	8011480 <_printf_float+0x100>
 8011506:	2301      	movs	r3, #1
 8011508:	e7b9      	b.n	801147e <_printf_float+0xfe>
 801150a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 801150e:	d118      	bne.n	8011542 <_printf_float+0x1c2>
 8011510:	2900      	cmp	r1, #0
 8011512:	6863      	ldr	r3, [r4, #4]
 8011514:	dd0b      	ble.n	801152e <_printf_float+0x1ae>
 8011516:	6121      	str	r1, [r4, #16]
 8011518:	b913      	cbnz	r3, 8011520 <_printf_float+0x1a0>
 801151a:	6822      	ldr	r2, [r4, #0]
 801151c:	07d0      	lsls	r0, r2, #31
 801151e:	d502      	bpl.n	8011526 <_printf_float+0x1a6>
 8011520:	3301      	adds	r3, #1
 8011522:	440b      	add	r3, r1
 8011524:	6123      	str	r3, [r4, #16]
 8011526:	65a1      	str	r1, [r4, #88]	; 0x58
 8011528:	f04f 0900 	mov.w	r9, #0
 801152c:	e7de      	b.n	80114ec <_printf_float+0x16c>
 801152e:	b913      	cbnz	r3, 8011536 <_printf_float+0x1b6>
 8011530:	6822      	ldr	r2, [r4, #0]
 8011532:	07d2      	lsls	r2, r2, #31
 8011534:	d501      	bpl.n	801153a <_printf_float+0x1ba>
 8011536:	3302      	adds	r3, #2
 8011538:	e7f4      	b.n	8011524 <_printf_float+0x1a4>
 801153a:	2301      	movs	r3, #1
 801153c:	e7f2      	b.n	8011524 <_printf_float+0x1a4>
 801153e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011542:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011544:	4299      	cmp	r1, r3
 8011546:	db05      	blt.n	8011554 <_printf_float+0x1d4>
 8011548:	6823      	ldr	r3, [r4, #0]
 801154a:	6121      	str	r1, [r4, #16]
 801154c:	07d8      	lsls	r0, r3, #31
 801154e:	d5ea      	bpl.n	8011526 <_printf_float+0x1a6>
 8011550:	1c4b      	adds	r3, r1, #1
 8011552:	e7e7      	b.n	8011524 <_printf_float+0x1a4>
 8011554:	2900      	cmp	r1, #0
 8011556:	bfd4      	ite	le
 8011558:	f1c1 0202 	rsble	r2, r1, #2
 801155c:	2201      	movgt	r2, #1
 801155e:	4413      	add	r3, r2
 8011560:	e7e0      	b.n	8011524 <_printf_float+0x1a4>
 8011562:	6823      	ldr	r3, [r4, #0]
 8011564:	055a      	lsls	r2, r3, #21
 8011566:	d407      	bmi.n	8011578 <_printf_float+0x1f8>
 8011568:	6923      	ldr	r3, [r4, #16]
 801156a:	4642      	mov	r2, r8
 801156c:	4631      	mov	r1, r6
 801156e:	4628      	mov	r0, r5
 8011570:	47b8      	blx	r7
 8011572:	3001      	adds	r0, #1
 8011574:	d12c      	bne.n	80115d0 <_printf_float+0x250>
 8011576:	e764      	b.n	8011442 <_printf_float+0xc2>
 8011578:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801157c:	f240 80e0 	bls.w	8011740 <_printf_float+0x3c0>
 8011580:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011584:	2200      	movs	r2, #0
 8011586:	2300      	movs	r3, #0
 8011588:	f7ef face 	bl	8000b28 <__aeabi_dcmpeq>
 801158c:	2800      	cmp	r0, #0
 801158e:	d034      	beq.n	80115fa <_printf_float+0x27a>
 8011590:	4a37      	ldr	r2, [pc, #220]	; (8011670 <_printf_float+0x2f0>)
 8011592:	2301      	movs	r3, #1
 8011594:	4631      	mov	r1, r6
 8011596:	4628      	mov	r0, r5
 8011598:	47b8      	blx	r7
 801159a:	3001      	adds	r0, #1
 801159c:	f43f af51 	beq.w	8011442 <_printf_float+0xc2>
 80115a0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80115a4:	429a      	cmp	r2, r3
 80115a6:	db02      	blt.n	80115ae <_printf_float+0x22e>
 80115a8:	6823      	ldr	r3, [r4, #0]
 80115aa:	07d8      	lsls	r0, r3, #31
 80115ac:	d510      	bpl.n	80115d0 <_printf_float+0x250>
 80115ae:	ee18 3a10 	vmov	r3, s16
 80115b2:	4652      	mov	r2, sl
 80115b4:	4631      	mov	r1, r6
 80115b6:	4628      	mov	r0, r5
 80115b8:	47b8      	blx	r7
 80115ba:	3001      	adds	r0, #1
 80115bc:	f43f af41 	beq.w	8011442 <_printf_float+0xc2>
 80115c0:	f04f 0800 	mov.w	r8, #0
 80115c4:	f104 091a 	add.w	r9, r4, #26
 80115c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80115ca:	3b01      	subs	r3, #1
 80115cc:	4543      	cmp	r3, r8
 80115ce:	dc09      	bgt.n	80115e4 <_printf_float+0x264>
 80115d0:	6823      	ldr	r3, [r4, #0]
 80115d2:	079b      	lsls	r3, r3, #30
 80115d4:	f100 8105 	bmi.w	80117e2 <_printf_float+0x462>
 80115d8:	68e0      	ldr	r0, [r4, #12]
 80115da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80115dc:	4298      	cmp	r0, r3
 80115de:	bfb8      	it	lt
 80115e0:	4618      	movlt	r0, r3
 80115e2:	e730      	b.n	8011446 <_printf_float+0xc6>
 80115e4:	2301      	movs	r3, #1
 80115e6:	464a      	mov	r2, r9
 80115e8:	4631      	mov	r1, r6
 80115ea:	4628      	mov	r0, r5
 80115ec:	47b8      	blx	r7
 80115ee:	3001      	adds	r0, #1
 80115f0:	f43f af27 	beq.w	8011442 <_printf_float+0xc2>
 80115f4:	f108 0801 	add.w	r8, r8, #1
 80115f8:	e7e6      	b.n	80115c8 <_printf_float+0x248>
 80115fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	dc39      	bgt.n	8011674 <_printf_float+0x2f4>
 8011600:	4a1b      	ldr	r2, [pc, #108]	; (8011670 <_printf_float+0x2f0>)
 8011602:	2301      	movs	r3, #1
 8011604:	4631      	mov	r1, r6
 8011606:	4628      	mov	r0, r5
 8011608:	47b8      	blx	r7
 801160a:	3001      	adds	r0, #1
 801160c:	f43f af19 	beq.w	8011442 <_printf_float+0xc2>
 8011610:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011614:	4313      	orrs	r3, r2
 8011616:	d102      	bne.n	801161e <_printf_float+0x29e>
 8011618:	6823      	ldr	r3, [r4, #0]
 801161a:	07d9      	lsls	r1, r3, #31
 801161c:	d5d8      	bpl.n	80115d0 <_printf_float+0x250>
 801161e:	ee18 3a10 	vmov	r3, s16
 8011622:	4652      	mov	r2, sl
 8011624:	4631      	mov	r1, r6
 8011626:	4628      	mov	r0, r5
 8011628:	47b8      	blx	r7
 801162a:	3001      	adds	r0, #1
 801162c:	f43f af09 	beq.w	8011442 <_printf_float+0xc2>
 8011630:	f04f 0900 	mov.w	r9, #0
 8011634:	f104 0a1a 	add.w	sl, r4, #26
 8011638:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801163a:	425b      	negs	r3, r3
 801163c:	454b      	cmp	r3, r9
 801163e:	dc01      	bgt.n	8011644 <_printf_float+0x2c4>
 8011640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011642:	e792      	b.n	801156a <_printf_float+0x1ea>
 8011644:	2301      	movs	r3, #1
 8011646:	4652      	mov	r2, sl
 8011648:	4631      	mov	r1, r6
 801164a:	4628      	mov	r0, r5
 801164c:	47b8      	blx	r7
 801164e:	3001      	adds	r0, #1
 8011650:	f43f aef7 	beq.w	8011442 <_printf_float+0xc2>
 8011654:	f109 0901 	add.w	r9, r9, #1
 8011658:	e7ee      	b.n	8011638 <_printf_float+0x2b8>
 801165a:	bf00      	nop
 801165c:	7fefffff 	.word	0x7fefffff
 8011660:	08017914 	.word	0x08017914
 8011664:	08017918 	.word	0x08017918
 8011668:	08017920 	.word	0x08017920
 801166c:	0801791c 	.word	0x0801791c
 8011670:	08017db1 	.word	0x08017db1
 8011674:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011676:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011678:	429a      	cmp	r2, r3
 801167a:	bfa8      	it	ge
 801167c:	461a      	movge	r2, r3
 801167e:	2a00      	cmp	r2, #0
 8011680:	4691      	mov	r9, r2
 8011682:	dc37      	bgt.n	80116f4 <_printf_float+0x374>
 8011684:	f04f 0b00 	mov.w	fp, #0
 8011688:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801168c:	f104 021a 	add.w	r2, r4, #26
 8011690:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011692:	9305      	str	r3, [sp, #20]
 8011694:	eba3 0309 	sub.w	r3, r3, r9
 8011698:	455b      	cmp	r3, fp
 801169a:	dc33      	bgt.n	8011704 <_printf_float+0x384>
 801169c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80116a0:	429a      	cmp	r2, r3
 80116a2:	db3b      	blt.n	801171c <_printf_float+0x39c>
 80116a4:	6823      	ldr	r3, [r4, #0]
 80116a6:	07da      	lsls	r2, r3, #31
 80116a8:	d438      	bmi.n	801171c <_printf_float+0x39c>
 80116aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116ac:	9a05      	ldr	r2, [sp, #20]
 80116ae:	9909      	ldr	r1, [sp, #36]	; 0x24
 80116b0:	1a9a      	subs	r2, r3, r2
 80116b2:	eba3 0901 	sub.w	r9, r3, r1
 80116b6:	4591      	cmp	r9, r2
 80116b8:	bfa8      	it	ge
 80116ba:	4691      	movge	r9, r2
 80116bc:	f1b9 0f00 	cmp.w	r9, #0
 80116c0:	dc35      	bgt.n	801172e <_printf_float+0x3ae>
 80116c2:	f04f 0800 	mov.w	r8, #0
 80116c6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80116ca:	f104 0a1a 	add.w	sl, r4, #26
 80116ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80116d2:	1a9b      	subs	r3, r3, r2
 80116d4:	eba3 0309 	sub.w	r3, r3, r9
 80116d8:	4543      	cmp	r3, r8
 80116da:	f77f af79 	ble.w	80115d0 <_printf_float+0x250>
 80116de:	2301      	movs	r3, #1
 80116e0:	4652      	mov	r2, sl
 80116e2:	4631      	mov	r1, r6
 80116e4:	4628      	mov	r0, r5
 80116e6:	47b8      	blx	r7
 80116e8:	3001      	adds	r0, #1
 80116ea:	f43f aeaa 	beq.w	8011442 <_printf_float+0xc2>
 80116ee:	f108 0801 	add.w	r8, r8, #1
 80116f2:	e7ec      	b.n	80116ce <_printf_float+0x34e>
 80116f4:	4613      	mov	r3, r2
 80116f6:	4631      	mov	r1, r6
 80116f8:	4642      	mov	r2, r8
 80116fa:	4628      	mov	r0, r5
 80116fc:	47b8      	blx	r7
 80116fe:	3001      	adds	r0, #1
 8011700:	d1c0      	bne.n	8011684 <_printf_float+0x304>
 8011702:	e69e      	b.n	8011442 <_printf_float+0xc2>
 8011704:	2301      	movs	r3, #1
 8011706:	4631      	mov	r1, r6
 8011708:	4628      	mov	r0, r5
 801170a:	9205      	str	r2, [sp, #20]
 801170c:	47b8      	blx	r7
 801170e:	3001      	adds	r0, #1
 8011710:	f43f ae97 	beq.w	8011442 <_printf_float+0xc2>
 8011714:	9a05      	ldr	r2, [sp, #20]
 8011716:	f10b 0b01 	add.w	fp, fp, #1
 801171a:	e7b9      	b.n	8011690 <_printf_float+0x310>
 801171c:	ee18 3a10 	vmov	r3, s16
 8011720:	4652      	mov	r2, sl
 8011722:	4631      	mov	r1, r6
 8011724:	4628      	mov	r0, r5
 8011726:	47b8      	blx	r7
 8011728:	3001      	adds	r0, #1
 801172a:	d1be      	bne.n	80116aa <_printf_float+0x32a>
 801172c:	e689      	b.n	8011442 <_printf_float+0xc2>
 801172e:	9a05      	ldr	r2, [sp, #20]
 8011730:	464b      	mov	r3, r9
 8011732:	4442      	add	r2, r8
 8011734:	4631      	mov	r1, r6
 8011736:	4628      	mov	r0, r5
 8011738:	47b8      	blx	r7
 801173a:	3001      	adds	r0, #1
 801173c:	d1c1      	bne.n	80116c2 <_printf_float+0x342>
 801173e:	e680      	b.n	8011442 <_printf_float+0xc2>
 8011740:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011742:	2a01      	cmp	r2, #1
 8011744:	dc01      	bgt.n	801174a <_printf_float+0x3ca>
 8011746:	07db      	lsls	r3, r3, #31
 8011748:	d538      	bpl.n	80117bc <_printf_float+0x43c>
 801174a:	2301      	movs	r3, #1
 801174c:	4642      	mov	r2, r8
 801174e:	4631      	mov	r1, r6
 8011750:	4628      	mov	r0, r5
 8011752:	47b8      	blx	r7
 8011754:	3001      	adds	r0, #1
 8011756:	f43f ae74 	beq.w	8011442 <_printf_float+0xc2>
 801175a:	ee18 3a10 	vmov	r3, s16
 801175e:	4652      	mov	r2, sl
 8011760:	4631      	mov	r1, r6
 8011762:	4628      	mov	r0, r5
 8011764:	47b8      	blx	r7
 8011766:	3001      	adds	r0, #1
 8011768:	f43f ae6b 	beq.w	8011442 <_printf_float+0xc2>
 801176c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011770:	2200      	movs	r2, #0
 8011772:	2300      	movs	r3, #0
 8011774:	f7ef f9d8 	bl	8000b28 <__aeabi_dcmpeq>
 8011778:	b9d8      	cbnz	r0, 80117b2 <_printf_float+0x432>
 801177a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801177c:	f108 0201 	add.w	r2, r8, #1
 8011780:	3b01      	subs	r3, #1
 8011782:	4631      	mov	r1, r6
 8011784:	4628      	mov	r0, r5
 8011786:	47b8      	blx	r7
 8011788:	3001      	adds	r0, #1
 801178a:	d10e      	bne.n	80117aa <_printf_float+0x42a>
 801178c:	e659      	b.n	8011442 <_printf_float+0xc2>
 801178e:	2301      	movs	r3, #1
 8011790:	4652      	mov	r2, sl
 8011792:	4631      	mov	r1, r6
 8011794:	4628      	mov	r0, r5
 8011796:	47b8      	blx	r7
 8011798:	3001      	adds	r0, #1
 801179a:	f43f ae52 	beq.w	8011442 <_printf_float+0xc2>
 801179e:	f108 0801 	add.w	r8, r8, #1
 80117a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80117a4:	3b01      	subs	r3, #1
 80117a6:	4543      	cmp	r3, r8
 80117a8:	dcf1      	bgt.n	801178e <_printf_float+0x40e>
 80117aa:	464b      	mov	r3, r9
 80117ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80117b0:	e6dc      	b.n	801156c <_printf_float+0x1ec>
 80117b2:	f04f 0800 	mov.w	r8, #0
 80117b6:	f104 0a1a 	add.w	sl, r4, #26
 80117ba:	e7f2      	b.n	80117a2 <_printf_float+0x422>
 80117bc:	2301      	movs	r3, #1
 80117be:	4642      	mov	r2, r8
 80117c0:	e7df      	b.n	8011782 <_printf_float+0x402>
 80117c2:	2301      	movs	r3, #1
 80117c4:	464a      	mov	r2, r9
 80117c6:	4631      	mov	r1, r6
 80117c8:	4628      	mov	r0, r5
 80117ca:	47b8      	blx	r7
 80117cc:	3001      	adds	r0, #1
 80117ce:	f43f ae38 	beq.w	8011442 <_printf_float+0xc2>
 80117d2:	f108 0801 	add.w	r8, r8, #1
 80117d6:	68e3      	ldr	r3, [r4, #12]
 80117d8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80117da:	1a5b      	subs	r3, r3, r1
 80117dc:	4543      	cmp	r3, r8
 80117de:	dcf0      	bgt.n	80117c2 <_printf_float+0x442>
 80117e0:	e6fa      	b.n	80115d8 <_printf_float+0x258>
 80117e2:	f04f 0800 	mov.w	r8, #0
 80117e6:	f104 0919 	add.w	r9, r4, #25
 80117ea:	e7f4      	b.n	80117d6 <_printf_float+0x456>

080117ec <_printf_common>:
 80117ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80117f0:	4616      	mov	r6, r2
 80117f2:	4699      	mov	r9, r3
 80117f4:	688a      	ldr	r2, [r1, #8]
 80117f6:	690b      	ldr	r3, [r1, #16]
 80117f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80117fc:	4293      	cmp	r3, r2
 80117fe:	bfb8      	it	lt
 8011800:	4613      	movlt	r3, r2
 8011802:	6033      	str	r3, [r6, #0]
 8011804:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011808:	4607      	mov	r7, r0
 801180a:	460c      	mov	r4, r1
 801180c:	b10a      	cbz	r2, 8011812 <_printf_common+0x26>
 801180e:	3301      	adds	r3, #1
 8011810:	6033      	str	r3, [r6, #0]
 8011812:	6823      	ldr	r3, [r4, #0]
 8011814:	0699      	lsls	r1, r3, #26
 8011816:	bf42      	ittt	mi
 8011818:	6833      	ldrmi	r3, [r6, #0]
 801181a:	3302      	addmi	r3, #2
 801181c:	6033      	strmi	r3, [r6, #0]
 801181e:	6825      	ldr	r5, [r4, #0]
 8011820:	f015 0506 	ands.w	r5, r5, #6
 8011824:	d106      	bne.n	8011834 <_printf_common+0x48>
 8011826:	f104 0a19 	add.w	sl, r4, #25
 801182a:	68e3      	ldr	r3, [r4, #12]
 801182c:	6832      	ldr	r2, [r6, #0]
 801182e:	1a9b      	subs	r3, r3, r2
 8011830:	42ab      	cmp	r3, r5
 8011832:	dc26      	bgt.n	8011882 <_printf_common+0x96>
 8011834:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011838:	1e13      	subs	r3, r2, #0
 801183a:	6822      	ldr	r2, [r4, #0]
 801183c:	bf18      	it	ne
 801183e:	2301      	movne	r3, #1
 8011840:	0692      	lsls	r2, r2, #26
 8011842:	d42b      	bmi.n	801189c <_printf_common+0xb0>
 8011844:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011848:	4649      	mov	r1, r9
 801184a:	4638      	mov	r0, r7
 801184c:	47c0      	blx	r8
 801184e:	3001      	adds	r0, #1
 8011850:	d01e      	beq.n	8011890 <_printf_common+0xa4>
 8011852:	6823      	ldr	r3, [r4, #0]
 8011854:	68e5      	ldr	r5, [r4, #12]
 8011856:	6832      	ldr	r2, [r6, #0]
 8011858:	f003 0306 	and.w	r3, r3, #6
 801185c:	2b04      	cmp	r3, #4
 801185e:	bf08      	it	eq
 8011860:	1aad      	subeq	r5, r5, r2
 8011862:	68a3      	ldr	r3, [r4, #8]
 8011864:	6922      	ldr	r2, [r4, #16]
 8011866:	bf0c      	ite	eq
 8011868:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801186c:	2500      	movne	r5, #0
 801186e:	4293      	cmp	r3, r2
 8011870:	bfc4      	itt	gt
 8011872:	1a9b      	subgt	r3, r3, r2
 8011874:	18ed      	addgt	r5, r5, r3
 8011876:	2600      	movs	r6, #0
 8011878:	341a      	adds	r4, #26
 801187a:	42b5      	cmp	r5, r6
 801187c:	d11a      	bne.n	80118b4 <_printf_common+0xc8>
 801187e:	2000      	movs	r0, #0
 8011880:	e008      	b.n	8011894 <_printf_common+0xa8>
 8011882:	2301      	movs	r3, #1
 8011884:	4652      	mov	r2, sl
 8011886:	4649      	mov	r1, r9
 8011888:	4638      	mov	r0, r7
 801188a:	47c0      	blx	r8
 801188c:	3001      	adds	r0, #1
 801188e:	d103      	bne.n	8011898 <_printf_common+0xac>
 8011890:	f04f 30ff 	mov.w	r0, #4294967295
 8011894:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011898:	3501      	adds	r5, #1
 801189a:	e7c6      	b.n	801182a <_printf_common+0x3e>
 801189c:	18e1      	adds	r1, r4, r3
 801189e:	1c5a      	adds	r2, r3, #1
 80118a0:	2030      	movs	r0, #48	; 0x30
 80118a2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80118a6:	4422      	add	r2, r4
 80118a8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80118ac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80118b0:	3302      	adds	r3, #2
 80118b2:	e7c7      	b.n	8011844 <_printf_common+0x58>
 80118b4:	2301      	movs	r3, #1
 80118b6:	4622      	mov	r2, r4
 80118b8:	4649      	mov	r1, r9
 80118ba:	4638      	mov	r0, r7
 80118bc:	47c0      	blx	r8
 80118be:	3001      	adds	r0, #1
 80118c0:	d0e6      	beq.n	8011890 <_printf_common+0xa4>
 80118c2:	3601      	adds	r6, #1
 80118c4:	e7d9      	b.n	801187a <_printf_common+0x8e>
	...

080118c8 <_printf_i>:
 80118c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80118cc:	7e0f      	ldrb	r7, [r1, #24]
 80118ce:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80118d0:	2f78      	cmp	r7, #120	; 0x78
 80118d2:	4691      	mov	r9, r2
 80118d4:	4680      	mov	r8, r0
 80118d6:	460c      	mov	r4, r1
 80118d8:	469a      	mov	sl, r3
 80118da:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80118de:	d807      	bhi.n	80118f0 <_printf_i+0x28>
 80118e0:	2f62      	cmp	r7, #98	; 0x62
 80118e2:	d80a      	bhi.n	80118fa <_printf_i+0x32>
 80118e4:	2f00      	cmp	r7, #0
 80118e6:	f000 80d8 	beq.w	8011a9a <_printf_i+0x1d2>
 80118ea:	2f58      	cmp	r7, #88	; 0x58
 80118ec:	f000 80a3 	beq.w	8011a36 <_printf_i+0x16e>
 80118f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80118f4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80118f8:	e03a      	b.n	8011970 <_printf_i+0xa8>
 80118fa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80118fe:	2b15      	cmp	r3, #21
 8011900:	d8f6      	bhi.n	80118f0 <_printf_i+0x28>
 8011902:	a101      	add	r1, pc, #4	; (adr r1, 8011908 <_printf_i+0x40>)
 8011904:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011908:	08011961 	.word	0x08011961
 801190c:	08011975 	.word	0x08011975
 8011910:	080118f1 	.word	0x080118f1
 8011914:	080118f1 	.word	0x080118f1
 8011918:	080118f1 	.word	0x080118f1
 801191c:	080118f1 	.word	0x080118f1
 8011920:	08011975 	.word	0x08011975
 8011924:	080118f1 	.word	0x080118f1
 8011928:	080118f1 	.word	0x080118f1
 801192c:	080118f1 	.word	0x080118f1
 8011930:	080118f1 	.word	0x080118f1
 8011934:	08011a81 	.word	0x08011a81
 8011938:	080119a5 	.word	0x080119a5
 801193c:	08011a63 	.word	0x08011a63
 8011940:	080118f1 	.word	0x080118f1
 8011944:	080118f1 	.word	0x080118f1
 8011948:	08011aa3 	.word	0x08011aa3
 801194c:	080118f1 	.word	0x080118f1
 8011950:	080119a5 	.word	0x080119a5
 8011954:	080118f1 	.word	0x080118f1
 8011958:	080118f1 	.word	0x080118f1
 801195c:	08011a6b 	.word	0x08011a6b
 8011960:	682b      	ldr	r3, [r5, #0]
 8011962:	1d1a      	adds	r2, r3, #4
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	602a      	str	r2, [r5, #0]
 8011968:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801196c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011970:	2301      	movs	r3, #1
 8011972:	e0a3      	b.n	8011abc <_printf_i+0x1f4>
 8011974:	6820      	ldr	r0, [r4, #0]
 8011976:	6829      	ldr	r1, [r5, #0]
 8011978:	0606      	lsls	r6, r0, #24
 801197a:	f101 0304 	add.w	r3, r1, #4
 801197e:	d50a      	bpl.n	8011996 <_printf_i+0xce>
 8011980:	680e      	ldr	r6, [r1, #0]
 8011982:	602b      	str	r3, [r5, #0]
 8011984:	2e00      	cmp	r6, #0
 8011986:	da03      	bge.n	8011990 <_printf_i+0xc8>
 8011988:	232d      	movs	r3, #45	; 0x2d
 801198a:	4276      	negs	r6, r6
 801198c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011990:	485e      	ldr	r0, [pc, #376]	; (8011b0c <_printf_i+0x244>)
 8011992:	230a      	movs	r3, #10
 8011994:	e019      	b.n	80119ca <_printf_i+0x102>
 8011996:	680e      	ldr	r6, [r1, #0]
 8011998:	602b      	str	r3, [r5, #0]
 801199a:	f010 0f40 	tst.w	r0, #64	; 0x40
 801199e:	bf18      	it	ne
 80119a0:	b236      	sxthne	r6, r6
 80119a2:	e7ef      	b.n	8011984 <_printf_i+0xbc>
 80119a4:	682b      	ldr	r3, [r5, #0]
 80119a6:	6820      	ldr	r0, [r4, #0]
 80119a8:	1d19      	adds	r1, r3, #4
 80119aa:	6029      	str	r1, [r5, #0]
 80119ac:	0601      	lsls	r1, r0, #24
 80119ae:	d501      	bpl.n	80119b4 <_printf_i+0xec>
 80119b0:	681e      	ldr	r6, [r3, #0]
 80119b2:	e002      	b.n	80119ba <_printf_i+0xf2>
 80119b4:	0646      	lsls	r6, r0, #25
 80119b6:	d5fb      	bpl.n	80119b0 <_printf_i+0xe8>
 80119b8:	881e      	ldrh	r6, [r3, #0]
 80119ba:	4854      	ldr	r0, [pc, #336]	; (8011b0c <_printf_i+0x244>)
 80119bc:	2f6f      	cmp	r7, #111	; 0x6f
 80119be:	bf0c      	ite	eq
 80119c0:	2308      	moveq	r3, #8
 80119c2:	230a      	movne	r3, #10
 80119c4:	2100      	movs	r1, #0
 80119c6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80119ca:	6865      	ldr	r5, [r4, #4]
 80119cc:	60a5      	str	r5, [r4, #8]
 80119ce:	2d00      	cmp	r5, #0
 80119d0:	bfa2      	ittt	ge
 80119d2:	6821      	ldrge	r1, [r4, #0]
 80119d4:	f021 0104 	bicge.w	r1, r1, #4
 80119d8:	6021      	strge	r1, [r4, #0]
 80119da:	b90e      	cbnz	r6, 80119e0 <_printf_i+0x118>
 80119dc:	2d00      	cmp	r5, #0
 80119de:	d04d      	beq.n	8011a7c <_printf_i+0x1b4>
 80119e0:	4615      	mov	r5, r2
 80119e2:	fbb6 f1f3 	udiv	r1, r6, r3
 80119e6:	fb03 6711 	mls	r7, r3, r1, r6
 80119ea:	5dc7      	ldrb	r7, [r0, r7]
 80119ec:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80119f0:	4637      	mov	r7, r6
 80119f2:	42bb      	cmp	r3, r7
 80119f4:	460e      	mov	r6, r1
 80119f6:	d9f4      	bls.n	80119e2 <_printf_i+0x11a>
 80119f8:	2b08      	cmp	r3, #8
 80119fa:	d10b      	bne.n	8011a14 <_printf_i+0x14c>
 80119fc:	6823      	ldr	r3, [r4, #0]
 80119fe:	07de      	lsls	r6, r3, #31
 8011a00:	d508      	bpl.n	8011a14 <_printf_i+0x14c>
 8011a02:	6923      	ldr	r3, [r4, #16]
 8011a04:	6861      	ldr	r1, [r4, #4]
 8011a06:	4299      	cmp	r1, r3
 8011a08:	bfde      	ittt	le
 8011a0a:	2330      	movle	r3, #48	; 0x30
 8011a0c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011a10:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011a14:	1b52      	subs	r2, r2, r5
 8011a16:	6122      	str	r2, [r4, #16]
 8011a18:	f8cd a000 	str.w	sl, [sp]
 8011a1c:	464b      	mov	r3, r9
 8011a1e:	aa03      	add	r2, sp, #12
 8011a20:	4621      	mov	r1, r4
 8011a22:	4640      	mov	r0, r8
 8011a24:	f7ff fee2 	bl	80117ec <_printf_common>
 8011a28:	3001      	adds	r0, #1
 8011a2a:	d14c      	bne.n	8011ac6 <_printf_i+0x1fe>
 8011a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8011a30:	b004      	add	sp, #16
 8011a32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011a36:	4835      	ldr	r0, [pc, #212]	; (8011b0c <_printf_i+0x244>)
 8011a38:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011a3c:	6829      	ldr	r1, [r5, #0]
 8011a3e:	6823      	ldr	r3, [r4, #0]
 8011a40:	f851 6b04 	ldr.w	r6, [r1], #4
 8011a44:	6029      	str	r1, [r5, #0]
 8011a46:	061d      	lsls	r5, r3, #24
 8011a48:	d514      	bpl.n	8011a74 <_printf_i+0x1ac>
 8011a4a:	07df      	lsls	r7, r3, #31
 8011a4c:	bf44      	itt	mi
 8011a4e:	f043 0320 	orrmi.w	r3, r3, #32
 8011a52:	6023      	strmi	r3, [r4, #0]
 8011a54:	b91e      	cbnz	r6, 8011a5e <_printf_i+0x196>
 8011a56:	6823      	ldr	r3, [r4, #0]
 8011a58:	f023 0320 	bic.w	r3, r3, #32
 8011a5c:	6023      	str	r3, [r4, #0]
 8011a5e:	2310      	movs	r3, #16
 8011a60:	e7b0      	b.n	80119c4 <_printf_i+0xfc>
 8011a62:	6823      	ldr	r3, [r4, #0]
 8011a64:	f043 0320 	orr.w	r3, r3, #32
 8011a68:	6023      	str	r3, [r4, #0]
 8011a6a:	2378      	movs	r3, #120	; 0x78
 8011a6c:	4828      	ldr	r0, [pc, #160]	; (8011b10 <_printf_i+0x248>)
 8011a6e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011a72:	e7e3      	b.n	8011a3c <_printf_i+0x174>
 8011a74:	0659      	lsls	r1, r3, #25
 8011a76:	bf48      	it	mi
 8011a78:	b2b6      	uxthmi	r6, r6
 8011a7a:	e7e6      	b.n	8011a4a <_printf_i+0x182>
 8011a7c:	4615      	mov	r5, r2
 8011a7e:	e7bb      	b.n	80119f8 <_printf_i+0x130>
 8011a80:	682b      	ldr	r3, [r5, #0]
 8011a82:	6826      	ldr	r6, [r4, #0]
 8011a84:	6961      	ldr	r1, [r4, #20]
 8011a86:	1d18      	adds	r0, r3, #4
 8011a88:	6028      	str	r0, [r5, #0]
 8011a8a:	0635      	lsls	r5, r6, #24
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	d501      	bpl.n	8011a94 <_printf_i+0x1cc>
 8011a90:	6019      	str	r1, [r3, #0]
 8011a92:	e002      	b.n	8011a9a <_printf_i+0x1d2>
 8011a94:	0670      	lsls	r0, r6, #25
 8011a96:	d5fb      	bpl.n	8011a90 <_printf_i+0x1c8>
 8011a98:	8019      	strh	r1, [r3, #0]
 8011a9a:	2300      	movs	r3, #0
 8011a9c:	6123      	str	r3, [r4, #16]
 8011a9e:	4615      	mov	r5, r2
 8011aa0:	e7ba      	b.n	8011a18 <_printf_i+0x150>
 8011aa2:	682b      	ldr	r3, [r5, #0]
 8011aa4:	1d1a      	adds	r2, r3, #4
 8011aa6:	602a      	str	r2, [r5, #0]
 8011aa8:	681d      	ldr	r5, [r3, #0]
 8011aaa:	6862      	ldr	r2, [r4, #4]
 8011aac:	2100      	movs	r1, #0
 8011aae:	4628      	mov	r0, r5
 8011ab0:	f7ee fbc6 	bl	8000240 <memchr>
 8011ab4:	b108      	cbz	r0, 8011aba <_printf_i+0x1f2>
 8011ab6:	1b40      	subs	r0, r0, r5
 8011ab8:	6060      	str	r0, [r4, #4]
 8011aba:	6863      	ldr	r3, [r4, #4]
 8011abc:	6123      	str	r3, [r4, #16]
 8011abe:	2300      	movs	r3, #0
 8011ac0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011ac4:	e7a8      	b.n	8011a18 <_printf_i+0x150>
 8011ac6:	6923      	ldr	r3, [r4, #16]
 8011ac8:	462a      	mov	r2, r5
 8011aca:	4649      	mov	r1, r9
 8011acc:	4640      	mov	r0, r8
 8011ace:	47d0      	blx	sl
 8011ad0:	3001      	adds	r0, #1
 8011ad2:	d0ab      	beq.n	8011a2c <_printf_i+0x164>
 8011ad4:	6823      	ldr	r3, [r4, #0]
 8011ad6:	079b      	lsls	r3, r3, #30
 8011ad8:	d413      	bmi.n	8011b02 <_printf_i+0x23a>
 8011ada:	68e0      	ldr	r0, [r4, #12]
 8011adc:	9b03      	ldr	r3, [sp, #12]
 8011ade:	4298      	cmp	r0, r3
 8011ae0:	bfb8      	it	lt
 8011ae2:	4618      	movlt	r0, r3
 8011ae4:	e7a4      	b.n	8011a30 <_printf_i+0x168>
 8011ae6:	2301      	movs	r3, #1
 8011ae8:	4632      	mov	r2, r6
 8011aea:	4649      	mov	r1, r9
 8011aec:	4640      	mov	r0, r8
 8011aee:	47d0      	blx	sl
 8011af0:	3001      	adds	r0, #1
 8011af2:	d09b      	beq.n	8011a2c <_printf_i+0x164>
 8011af4:	3501      	adds	r5, #1
 8011af6:	68e3      	ldr	r3, [r4, #12]
 8011af8:	9903      	ldr	r1, [sp, #12]
 8011afa:	1a5b      	subs	r3, r3, r1
 8011afc:	42ab      	cmp	r3, r5
 8011afe:	dcf2      	bgt.n	8011ae6 <_printf_i+0x21e>
 8011b00:	e7eb      	b.n	8011ada <_printf_i+0x212>
 8011b02:	2500      	movs	r5, #0
 8011b04:	f104 0619 	add.w	r6, r4, #25
 8011b08:	e7f5      	b.n	8011af6 <_printf_i+0x22e>
 8011b0a:	bf00      	nop
 8011b0c:	08017924 	.word	0x08017924
 8011b10:	08017935 	.word	0x08017935

08011b14 <_scanf_float>:
 8011b14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b18:	b087      	sub	sp, #28
 8011b1a:	4617      	mov	r7, r2
 8011b1c:	9303      	str	r3, [sp, #12]
 8011b1e:	688b      	ldr	r3, [r1, #8]
 8011b20:	1e5a      	subs	r2, r3, #1
 8011b22:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8011b26:	bf83      	ittte	hi
 8011b28:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8011b2c:	195b      	addhi	r3, r3, r5
 8011b2e:	9302      	strhi	r3, [sp, #8]
 8011b30:	2300      	movls	r3, #0
 8011b32:	bf86      	itte	hi
 8011b34:	f240 135d 	movwhi	r3, #349	; 0x15d
 8011b38:	608b      	strhi	r3, [r1, #8]
 8011b3a:	9302      	strls	r3, [sp, #8]
 8011b3c:	680b      	ldr	r3, [r1, #0]
 8011b3e:	468b      	mov	fp, r1
 8011b40:	2500      	movs	r5, #0
 8011b42:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8011b46:	f84b 3b1c 	str.w	r3, [fp], #28
 8011b4a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8011b4e:	4680      	mov	r8, r0
 8011b50:	460c      	mov	r4, r1
 8011b52:	465e      	mov	r6, fp
 8011b54:	46aa      	mov	sl, r5
 8011b56:	46a9      	mov	r9, r5
 8011b58:	9501      	str	r5, [sp, #4]
 8011b5a:	68a2      	ldr	r2, [r4, #8]
 8011b5c:	b152      	cbz	r2, 8011b74 <_scanf_float+0x60>
 8011b5e:	683b      	ldr	r3, [r7, #0]
 8011b60:	781b      	ldrb	r3, [r3, #0]
 8011b62:	2b4e      	cmp	r3, #78	; 0x4e
 8011b64:	d864      	bhi.n	8011c30 <_scanf_float+0x11c>
 8011b66:	2b40      	cmp	r3, #64	; 0x40
 8011b68:	d83c      	bhi.n	8011be4 <_scanf_float+0xd0>
 8011b6a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8011b6e:	b2c8      	uxtb	r0, r1
 8011b70:	280e      	cmp	r0, #14
 8011b72:	d93a      	bls.n	8011bea <_scanf_float+0xd6>
 8011b74:	f1b9 0f00 	cmp.w	r9, #0
 8011b78:	d003      	beq.n	8011b82 <_scanf_float+0x6e>
 8011b7a:	6823      	ldr	r3, [r4, #0]
 8011b7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8011b80:	6023      	str	r3, [r4, #0]
 8011b82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b86:	f1ba 0f01 	cmp.w	sl, #1
 8011b8a:	f200 8113 	bhi.w	8011db4 <_scanf_float+0x2a0>
 8011b8e:	455e      	cmp	r6, fp
 8011b90:	f200 8105 	bhi.w	8011d9e <_scanf_float+0x28a>
 8011b94:	2501      	movs	r5, #1
 8011b96:	4628      	mov	r0, r5
 8011b98:	b007      	add	sp, #28
 8011b9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b9e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8011ba2:	2a0d      	cmp	r2, #13
 8011ba4:	d8e6      	bhi.n	8011b74 <_scanf_float+0x60>
 8011ba6:	a101      	add	r1, pc, #4	; (adr r1, 8011bac <_scanf_float+0x98>)
 8011ba8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011bac:	08011ceb 	.word	0x08011ceb
 8011bb0:	08011b75 	.word	0x08011b75
 8011bb4:	08011b75 	.word	0x08011b75
 8011bb8:	08011b75 	.word	0x08011b75
 8011bbc:	08011d4b 	.word	0x08011d4b
 8011bc0:	08011d23 	.word	0x08011d23
 8011bc4:	08011b75 	.word	0x08011b75
 8011bc8:	08011b75 	.word	0x08011b75
 8011bcc:	08011cf9 	.word	0x08011cf9
 8011bd0:	08011b75 	.word	0x08011b75
 8011bd4:	08011b75 	.word	0x08011b75
 8011bd8:	08011b75 	.word	0x08011b75
 8011bdc:	08011b75 	.word	0x08011b75
 8011be0:	08011cb1 	.word	0x08011cb1
 8011be4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8011be8:	e7db      	b.n	8011ba2 <_scanf_float+0x8e>
 8011bea:	290e      	cmp	r1, #14
 8011bec:	d8c2      	bhi.n	8011b74 <_scanf_float+0x60>
 8011bee:	a001      	add	r0, pc, #4	; (adr r0, 8011bf4 <_scanf_float+0xe0>)
 8011bf0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011bf4:	08011ca3 	.word	0x08011ca3
 8011bf8:	08011b75 	.word	0x08011b75
 8011bfc:	08011ca3 	.word	0x08011ca3
 8011c00:	08011d37 	.word	0x08011d37
 8011c04:	08011b75 	.word	0x08011b75
 8011c08:	08011c51 	.word	0x08011c51
 8011c0c:	08011c8d 	.word	0x08011c8d
 8011c10:	08011c8d 	.word	0x08011c8d
 8011c14:	08011c8d 	.word	0x08011c8d
 8011c18:	08011c8d 	.word	0x08011c8d
 8011c1c:	08011c8d 	.word	0x08011c8d
 8011c20:	08011c8d 	.word	0x08011c8d
 8011c24:	08011c8d 	.word	0x08011c8d
 8011c28:	08011c8d 	.word	0x08011c8d
 8011c2c:	08011c8d 	.word	0x08011c8d
 8011c30:	2b6e      	cmp	r3, #110	; 0x6e
 8011c32:	d809      	bhi.n	8011c48 <_scanf_float+0x134>
 8011c34:	2b60      	cmp	r3, #96	; 0x60
 8011c36:	d8b2      	bhi.n	8011b9e <_scanf_float+0x8a>
 8011c38:	2b54      	cmp	r3, #84	; 0x54
 8011c3a:	d077      	beq.n	8011d2c <_scanf_float+0x218>
 8011c3c:	2b59      	cmp	r3, #89	; 0x59
 8011c3e:	d199      	bne.n	8011b74 <_scanf_float+0x60>
 8011c40:	2d07      	cmp	r5, #7
 8011c42:	d197      	bne.n	8011b74 <_scanf_float+0x60>
 8011c44:	2508      	movs	r5, #8
 8011c46:	e029      	b.n	8011c9c <_scanf_float+0x188>
 8011c48:	2b74      	cmp	r3, #116	; 0x74
 8011c4a:	d06f      	beq.n	8011d2c <_scanf_float+0x218>
 8011c4c:	2b79      	cmp	r3, #121	; 0x79
 8011c4e:	e7f6      	b.n	8011c3e <_scanf_float+0x12a>
 8011c50:	6821      	ldr	r1, [r4, #0]
 8011c52:	05c8      	lsls	r0, r1, #23
 8011c54:	d51a      	bpl.n	8011c8c <_scanf_float+0x178>
 8011c56:	9b02      	ldr	r3, [sp, #8]
 8011c58:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8011c5c:	6021      	str	r1, [r4, #0]
 8011c5e:	f109 0901 	add.w	r9, r9, #1
 8011c62:	b11b      	cbz	r3, 8011c6c <_scanf_float+0x158>
 8011c64:	3b01      	subs	r3, #1
 8011c66:	3201      	adds	r2, #1
 8011c68:	9302      	str	r3, [sp, #8]
 8011c6a:	60a2      	str	r2, [r4, #8]
 8011c6c:	68a3      	ldr	r3, [r4, #8]
 8011c6e:	3b01      	subs	r3, #1
 8011c70:	60a3      	str	r3, [r4, #8]
 8011c72:	6923      	ldr	r3, [r4, #16]
 8011c74:	3301      	adds	r3, #1
 8011c76:	6123      	str	r3, [r4, #16]
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	3b01      	subs	r3, #1
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	607b      	str	r3, [r7, #4]
 8011c80:	f340 8084 	ble.w	8011d8c <_scanf_float+0x278>
 8011c84:	683b      	ldr	r3, [r7, #0]
 8011c86:	3301      	adds	r3, #1
 8011c88:	603b      	str	r3, [r7, #0]
 8011c8a:	e766      	b.n	8011b5a <_scanf_float+0x46>
 8011c8c:	eb1a 0f05 	cmn.w	sl, r5
 8011c90:	f47f af70 	bne.w	8011b74 <_scanf_float+0x60>
 8011c94:	6822      	ldr	r2, [r4, #0]
 8011c96:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8011c9a:	6022      	str	r2, [r4, #0]
 8011c9c:	f806 3b01 	strb.w	r3, [r6], #1
 8011ca0:	e7e4      	b.n	8011c6c <_scanf_float+0x158>
 8011ca2:	6822      	ldr	r2, [r4, #0]
 8011ca4:	0610      	lsls	r0, r2, #24
 8011ca6:	f57f af65 	bpl.w	8011b74 <_scanf_float+0x60>
 8011caa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8011cae:	e7f4      	b.n	8011c9a <_scanf_float+0x186>
 8011cb0:	f1ba 0f00 	cmp.w	sl, #0
 8011cb4:	d10e      	bne.n	8011cd4 <_scanf_float+0x1c0>
 8011cb6:	f1b9 0f00 	cmp.w	r9, #0
 8011cba:	d10e      	bne.n	8011cda <_scanf_float+0x1c6>
 8011cbc:	6822      	ldr	r2, [r4, #0]
 8011cbe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011cc2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011cc6:	d108      	bne.n	8011cda <_scanf_float+0x1c6>
 8011cc8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011ccc:	6022      	str	r2, [r4, #0]
 8011cce:	f04f 0a01 	mov.w	sl, #1
 8011cd2:	e7e3      	b.n	8011c9c <_scanf_float+0x188>
 8011cd4:	f1ba 0f02 	cmp.w	sl, #2
 8011cd8:	d055      	beq.n	8011d86 <_scanf_float+0x272>
 8011cda:	2d01      	cmp	r5, #1
 8011cdc:	d002      	beq.n	8011ce4 <_scanf_float+0x1d0>
 8011cde:	2d04      	cmp	r5, #4
 8011ce0:	f47f af48 	bne.w	8011b74 <_scanf_float+0x60>
 8011ce4:	3501      	adds	r5, #1
 8011ce6:	b2ed      	uxtb	r5, r5
 8011ce8:	e7d8      	b.n	8011c9c <_scanf_float+0x188>
 8011cea:	f1ba 0f01 	cmp.w	sl, #1
 8011cee:	f47f af41 	bne.w	8011b74 <_scanf_float+0x60>
 8011cf2:	f04f 0a02 	mov.w	sl, #2
 8011cf6:	e7d1      	b.n	8011c9c <_scanf_float+0x188>
 8011cf8:	b97d      	cbnz	r5, 8011d1a <_scanf_float+0x206>
 8011cfa:	f1b9 0f00 	cmp.w	r9, #0
 8011cfe:	f47f af3c 	bne.w	8011b7a <_scanf_float+0x66>
 8011d02:	6822      	ldr	r2, [r4, #0]
 8011d04:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8011d08:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8011d0c:	f47f af39 	bne.w	8011b82 <_scanf_float+0x6e>
 8011d10:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011d14:	6022      	str	r2, [r4, #0]
 8011d16:	2501      	movs	r5, #1
 8011d18:	e7c0      	b.n	8011c9c <_scanf_float+0x188>
 8011d1a:	2d03      	cmp	r5, #3
 8011d1c:	d0e2      	beq.n	8011ce4 <_scanf_float+0x1d0>
 8011d1e:	2d05      	cmp	r5, #5
 8011d20:	e7de      	b.n	8011ce0 <_scanf_float+0x1cc>
 8011d22:	2d02      	cmp	r5, #2
 8011d24:	f47f af26 	bne.w	8011b74 <_scanf_float+0x60>
 8011d28:	2503      	movs	r5, #3
 8011d2a:	e7b7      	b.n	8011c9c <_scanf_float+0x188>
 8011d2c:	2d06      	cmp	r5, #6
 8011d2e:	f47f af21 	bne.w	8011b74 <_scanf_float+0x60>
 8011d32:	2507      	movs	r5, #7
 8011d34:	e7b2      	b.n	8011c9c <_scanf_float+0x188>
 8011d36:	6822      	ldr	r2, [r4, #0]
 8011d38:	0591      	lsls	r1, r2, #22
 8011d3a:	f57f af1b 	bpl.w	8011b74 <_scanf_float+0x60>
 8011d3e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8011d42:	6022      	str	r2, [r4, #0]
 8011d44:	f8cd 9004 	str.w	r9, [sp, #4]
 8011d48:	e7a8      	b.n	8011c9c <_scanf_float+0x188>
 8011d4a:	6822      	ldr	r2, [r4, #0]
 8011d4c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8011d50:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8011d54:	d006      	beq.n	8011d64 <_scanf_float+0x250>
 8011d56:	0550      	lsls	r0, r2, #21
 8011d58:	f57f af0c 	bpl.w	8011b74 <_scanf_float+0x60>
 8011d5c:	f1b9 0f00 	cmp.w	r9, #0
 8011d60:	f43f af0f 	beq.w	8011b82 <_scanf_float+0x6e>
 8011d64:	0591      	lsls	r1, r2, #22
 8011d66:	bf58      	it	pl
 8011d68:	9901      	ldrpl	r1, [sp, #4]
 8011d6a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8011d6e:	bf58      	it	pl
 8011d70:	eba9 0101 	subpl.w	r1, r9, r1
 8011d74:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8011d78:	bf58      	it	pl
 8011d7a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011d7e:	6022      	str	r2, [r4, #0]
 8011d80:	f04f 0900 	mov.w	r9, #0
 8011d84:	e78a      	b.n	8011c9c <_scanf_float+0x188>
 8011d86:	f04f 0a03 	mov.w	sl, #3
 8011d8a:	e787      	b.n	8011c9c <_scanf_float+0x188>
 8011d8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8011d90:	4639      	mov	r1, r7
 8011d92:	4640      	mov	r0, r8
 8011d94:	4798      	blx	r3
 8011d96:	2800      	cmp	r0, #0
 8011d98:	f43f aedf 	beq.w	8011b5a <_scanf_float+0x46>
 8011d9c:	e6ea      	b.n	8011b74 <_scanf_float+0x60>
 8011d9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011da2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011da6:	463a      	mov	r2, r7
 8011da8:	4640      	mov	r0, r8
 8011daa:	4798      	blx	r3
 8011dac:	6923      	ldr	r3, [r4, #16]
 8011dae:	3b01      	subs	r3, #1
 8011db0:	6123      	str	r3, [r4, #16]
 8011db2:	e6ec      	b.n	8011b8e <_scanf_float+0x7a>
 8011db4:	1e6b      	subs	r3, r5, #1
 8011db6:	2b06      	cmp	r3, #6
 8011db8:	d825      	bhi.n	8011e06 <_scanf_float+0x2f2>
 8011dba:	2d02      	cmp	r5, #2
 8011dbc:	d836      	bhi.n	8011e2c <_scanf_float+0x318>
 8011dbe:	455e      	cmp	r6, fp
 8011dc0:	f67f aee8 	bls.w	8011b94 <_scanf_float+0x80>
 8011dc4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011dc8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011dcc:	463a      	mov	r2, r7
 8011dce:	4640      	mov	r0, r8
 8011dd0:	4798      	blx	r3
 8011dd2:	6923      	ldr	r3, [r4, #16]
 8011dd4:	3b01      	subs	r3, #1
 8011dd6:	6123      	str	r3, [r4, #16]
 8011dd8:	e7f1      	b.n	8011dbe <_scanf_float+0x2aa>
 8011dda:	9802      	ldr	r0, [sp, #8]
 8011ddc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011de0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8011de4:	9002      	str	r0, [sp, #8]
 8011de6:	463a      	mov	r2, r7
 8011de8:	4640      	mov	r0, r8
 8011dea:	4798      	blx	r3
 8011dec:	6923      	ldr	r3, [r4, #16]
 8011dee:	3b01      	subs	r3, #1
 8011df0:	6123      	str	r3, [r4, #16]
 8011df2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011df6:	fa5f fa8a 	uxtb.w	sl, sl
 8011dfa:	f1ba 0f02 	cmp.w	sl, #2
 8011dfe:	d1ec      	bne.n	8011dda <_scanf_float+0x2c6>
 8011e00:	3d03      	subs	r5, #3
 8011e02:	b2ed      	uxtb	r5, r5
 8011e04:	1b76      	subs	r6, r6, r5
 8011e06:	6823      	ldr	r3, [r4, #0]
 8011e08:	05da      	lsls	r2, r3, #23
 8011e0a:	d52f      	bpl.n	8011e6c <_scanf_float+0x358>
 8011e0c:	055b      	lsls	r3, r3, #21
 8011e0e:	d510      	bpl.n	8011e32 <_scanf_float+0x31e>
 8011e10:	455e      	cmp	r6, fp
 8011e12:	f67f aebf 	bls.w	8011b94 <_scanf_float+0x80>
 8011e16:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011e1a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011e1e:	463a      	mov	r2, r7
 8011e20:	4640      	mov	r0, r8
 8011e22:	4798      	blx	r3
 8011e24:	6923      	ldr	r3, [r4, #16]
 8011e26:	3b01      	subs	r3, #1
 8011e28:	6123      	str	r3, [r4, #16]
 8011e2a:	e7f1      	b.n	8011e10 <_scanf_float+0x2fc>
 8011e2c:	46aa      	mov	sl, r5
 8011e2e:	9602      	str	r6, [sp, #8]
 8011e30:	e7df      	b.n	8011df2 <_scanf_float+0x2de>
 8011e32:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011e36:	6923      	ldr	r3, [r4, #16]
 8011e38:	2965      	cmp	r1, #101	; 0x65
 8011e3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8011e3e:	f106 35ff 	add.w	r5, r6, #4294967295
 8011e42:	6123      	str	r3, [r4, #16]
 8011e44:	d00c      	beq.n	8011e60 <_scanf_float+0x34c>
 8011e46:	2945      	cmp	r1, #69	; 0x45
 8011e48:	d00a      	beq.n	8011e60 <_scanf_float+0x34c>
 8011e4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011e4e:	463a      	mov	r2, r7
 8011e50:	4640      	mov	r0, r8
 8011e52:	4798      	blx	r3
 8011e54:	6923      	ldr	r3, [r4, #16]
 8011e56:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011e5a:	3b01      	subs	r3, #1
 8011e5c:	1eb5      	subs	r5, r6, #2
 8011e5e:	6123      	str	r3, [r4, #16]
 8011e60:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8011e64:	463a      	mov	r2, r7
 8011e66:	4640      	mov	r0, r8
 8011e68:	4798      	blx	r3
 8011e6a:	462e      	mov	r6, r5
 8011e6c:	6825      	ldr	r5, [r4, #0]
 8011e6e:	f015 0510 	ands.w	r5, r5, #16
 8011e72:	d159      	bne.n	8011f28 <_scanf_float+0x414>
 8011e74:	7035      	strb	r5, [r6, #0]
 8011e76:	6823      	ldr	r3, [r4, #0]
 8011e78:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8011e7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8011e80:	d11b      	bne.n	8011eba <_scanf_float+0x3a6>
 8011e82:	9b01      	ldr	r3, [sp, #4]
 8011e84:	454b      	cmp	r3, r9
 8011e86:	eba3 0209 	sub.w	r2, r3, r9
 8011e8a:	d123      	bne.n	8011ed4 <_scanf_float+0x3c0>
 8011e8c:	2200      	movs	r2, #0
 8011e8e:	4659      	mov	r1, fp
 8011e90:	4640      	mov	r0, r8
 8011e92:	f000 ff23 	bl	8012cdc <_strtod_r>
 8011e96:	6822      	ldr	r2, [r4, #0]
 8011e98:	9b03      	ldr	r3, [sp, #12]
 8011e9a:	f012 0f02 	tst.w	r2, #2
 8011e9e:	ec57 6b10 	vmov	r6, r7, d0
 8011ea2:	681b      	ldr	r3, [r3, #0]
 8011ea4:	d021      	beq.n	8011eea <_scanf_float+0x3d6>
 8011ea6:	9903      	ldr	r1, [sp, #12]
 8011ea8:	1d1a      	adds	r2, r3, #4
 8011eaa:	600a      	str	r2, [r1, #0]
 8011eac:	681b      	ldr	r3, [r3, #0]
 8011eae:	e9c3 6700 	strd	r6, r7, [r3]
 8011eb2:	68e3      	ldr	r3, [r4, #12]
 8011eb4:	3301      	adds	r3, #1
 8011eb6:	60e3      	str	r3, [r4, #12]
 8011eb8:	e66d      	b.n	8011b96 <_scanf_float+0x82>
 8011eba:	9b04      	ldr	r3, [sp, #16]
 8011ebc:	2b00      	cmp	r3, #0
 8011ebe:	d0e5      	beq.n	8011e8c <_scanf_float+0x378>
 8011ec0:	9905      	ldr	r1, [sp, #20]
 8011ec2:	230a      	movs	r3, #10
 8011ec4:	462a      	mov	r2, r5
 8011ec6:	3101      	adds	r1, #1
 8011ec8:	4640      	mov	r0, r8
 8011eca:	f000 ffeb 	bl	8012ea4 <_strtol_r>
 8011ece:	9b04      	ldr	r3, [sp, #16]
 8011ed0:	9e05      	ldr	r6, [sp, #20]
 8011ed2:	1ac2      	subs	r2, r0, r3
 8011ed4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8011ed8:	429e      	cmp	r6, r3
 8011eda:	bf28      	it	cs
 8011edc:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8011ee0:	4912      	ldr	r1, [pc, #72]	; (8011f2c <_scanf_float+0x418>)
 8011ee2:	4630      	mov	r0, r6
 8011ee4:	f000 f83c 	bl	8011f60 <siprintf>
 8011ee8:	e7d0      	b.n	8011e8c <_scanf_float+0x378>
 8011eea:	9903      	ldr	r1, [sp, #12]
 8011eec:	f012 0f04 	tst.w	r2, #4
 8011ef0:	f103 0204 	add.w	r2, r3, #4
 8011ef4:	600a      	str	r2, [r1, #0]
 8011ef6:	d1d9      	bne.n	8011eac <_scanf_float+0x398>
 8011ef8:	f8d3 8000 	ldr.w	r8, [r3]
 8011efc:	ee10 2a10 	vmov	r2, s0
 8011f00:	ee10 0a10 	vmov	r0, s0
 8011f04:	463b      	mov	r3, r7
 8011f06:	4639      	mov	r1, r7
 8011f08:	f7ee fe40 	bl	8000b8c <__aeabi_dcmpun>
 8011f0c:	b128      	cbz	r0, 8011f1a <_scanf_float+0x406>
 8011f0e:	4808      	ldr	r0, [pc, #32]	; (8011f30 <_scanf_float+0x41c>)
 8011f10:	f000 f820 	bl	8011f54 <nanf>
 8011f14:	ed88 0a00 	vstr	s0, [r8]
 8011f18:	e7cb      	b.n	8011eb2 <_scanf_float+0x39e>
 8011f1a:	4630      	mov	r0, r6
 8011f1c:	4639      	mov	r1, r7
 8011f1e:	f7ee fe93 	bl	8000c48 <__aeabi_d2f>
 8011f22:	f8c8 0000 	str.w	r0, [r8]
 8011f26:	e7c4      	b.n	8011eb2 <_scanf_float+0x39e>
 8011f28:	2500      	movs	r5, #0
 8011f2a:	e634      	b.n	8011b96 <_scanf_float+0x82>
 8011f2c:	08017946 	.word	0x08017946
 8011f30:	08017a4f 	.word	0x08017a4f

08011f34 <_sbrk_r>:
 8011f34:	b538      	push	{r3, r4, r5, lr}
 8011f36:	4d06      	ldr	r5, [pc, #24]	; (8011f50 <_sbrk_r+0x1c>)
 8011f38:	2300      	movs	r3, #0
 8011f3a:	4604      	mov	r4, r0
 8011f3c:	4608      	mov	r0, r1
 8011f3e:	602b      	str	r3, [r5, #0]
 8011f40:	f7f1 f986 	bl	8003250 <_sbrk>
 8011f44:	1c43      	adds	r3, r0, #1
 8011f46:	d102      	bne.n	8011f4e <_sbrk_r+0x1a>
 8011f48:	682b      	ldr	r3, [r5, #0]
 8011f4a:	b103      	cbz	r3, 8011f4e <_sbrk_r+0x1a>
 8011f4c:	6023      	str	r3, [r4, #0]
 8011f4e:	bd38      	pop	{r3, r4, r5, pc}
 8011f50:	2000a314 	.word	0x2000a314

08011f54 <nanf>:
 8011f54:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8011f5c <nanf+0x8>
 8011f58:	4770      	bx	lr
 8011f5a:	bf00      	nop
 8011f5c:	7fc00000 	.word	0x7fc00000

08011f60 <siprintf>:
 8011f60:	b40e      	push	{r1, r2, r3}
 8011f62:	b500      	push	{lr}
 8011f64:	b09c      	sub	sp, #112	; 0x70
 8011f66:	ab1d      	add	r3, sp, #116	; 0x74
 8011f68:	9002      	str	r0, [sp, #8]
 8011f6a:	9006      	str	r0, [sp, #24]
 8011f6c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011f70:	4809      	ldr	r0, [pc, #36]	; (8011f98 <siprintf+0x38>)
 8011f72:	9107      	str	r1, [sp, #28]
 8011f74:	9104      	str	r1, [sp, #16]
 8011f76:	4909      	ldr	r1, [pc, #36]	; (8011f9c <siprintf+0x3c>)
 8011f78:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f7c:	9105      	str	r1, [sp, #20]
 8011f7e:	6800      	ldr	r0, [r0, #0]
 8011f80:	9301      	str	r3, [sp, #4]
 8011f82:	a902      	add	r1, sp, #8
 8011f84:	f002 ff62 	bl	8014e4c <_svfiprintf_r>
 8011f88:	9b02      	ldr	r3, [sp, #8]
 8011f8a:	2200      	movs	r2, #0
 8011f8c:	701a      	strb	r2, [r3, #0]
 8011f8e:	b01c      	add	sp, #112	; 0x70
 8011f90:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f94:	b003      	add	sp, #12
 8011f96:	4770      	bx	lr
 8011f98:	2000045c 	.word	0x2000045c
 8011f9c:	ffff0208 	.word	0xffff0208

08011fa0 <siscanf>:
 8011fa0:	b40e      	push	{r1, r2, r3}
 8011fa2:	b510      	push	{r4, lr}
 8011fa4:	b09f      	sub	sp, #124	; 0x7c
 8011fa6:	ac21      	add	r4, sp, #132	; 0x84
 8011fa8:	f44f 7101 	mov.w	r1, #516	; 0x204
 8011fac:	f854 2b04 	ldr.w	r2, [r4], #4
 8011fb0:	9201      	str	r2, [sp, #4]
 8011fb2:	f8ad 101c 	strh.w	r1, [sp, #28]
 8011fb6:	9004      	str	r0, [sp, #16]
 8011fb8:	9008      	str	r0, [sp, #32]
 8011fba:	f7ee f933 	bl	8000224 <strlen>
 8011fbe:	4b0c      	ldr	r3, [pc, #48]	; (8011ff0 <siscanf+0x50>)
 8011fc0:	9005      	str	r0, [sp, #20]
 8011fc2:	9009      	str	r0, [sp, #36]	; 0x24
 8011fc4:	930d      	str	r3, [sp, #52]	; 0x34
 8011fc6:	480b      	ldr	r0, [pc, #44]	; (8011ff4 <siscanf+0x54>)
 8011fc8:	9a01      	ldr	r2, [sp, #4]
 8011fca:	6800      	ldr	r0, [r0, #0]
 8011fcc:	9403      	str	r4, [sp, #12]
 8011fce:	2300      	movs	r3, #0
 8011fd0:	9311      	str	r3, [sp, #68]	; 0x44
 8011fd2:	9316      	str	r3, [sp, #88]	; 0x58
 8011fd4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011fd8:	f8ad 301e 	strh.w	r3, [sp, #30]
 8011fdc:	a904      	add	r1, sp, #16
 8011fde:	4623      	mov	r3, r4
 8011fe0:	f003 f88e 	bl	8015100 <__ssvfiscanf_r>
 8011fe4:	b01f      	add	sp, #124	; 0x7c
 8011fe6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011fea:	b003      	add	sp, #12
 8011fec:	4770      	bx	lr
 8011fee:	bf00      	nop
 8011ff0:	0801201b 	.word	0x0801201b
 8011ff4:	2000045c 	.word	0x2000045c

08011ff8 <__sread>:
 8011ff8:	b510      	push	{r4, lr}
 8011ffa:	460c      	mov	r4, r1
 8011ffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012000:	f003 fca2 	bl	8015948 <_read_r>
 8012004:	2800      	cmp	r0, #0
 8012006:	bfab      	itete	ge
 8012008:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801200a:	89a3      	ldrhlt	r3, [r4, #12]
 801200c:	181b      	addge	r3, r3, r0
 801200e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012012:	bfac      	ite	ge
 8012014:	6563      	strge	r3, [r4, #84]	; 0x54
 8012016:	81a3      	strhlt	r3, [r4, #12]
 8012018:	bd10      	pop	{r4, pc}

0801201a <__seofread>:
 801201a:	2000      	movs	r0, #0
 801201c:	4770      	bx	lr

0801201e <__swrite>:
 801201e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012022:	461f      	mov	r7, r3
 8012024:	898b      	ldrh	r3, [r1, #12]
 8012026:	05db      	lsls	r3, r3, #23
 8012028:	4605      	mov	r5, r0
 801202a:	460c      	mov	r4, r1
 801202c:	4616      	mov	r6, r2
 801202e:	d505      	bpl.n	801203c <__swrite+0x1e>
 8012030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012034:	2302      	movs	r3, #2
 8012036:	2200      	movs	r2, #0
 8012038:	f002 f976 	bl	8014328 <_lseek_r>
 801203c:	89a3      	ldrh	r3, [r4, #12]
 801203e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012042:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012046:	81a3      	strh	r3, [r4, #12]
 8012048:	4632      	mov	r2, r6
 801204a:	463b      	mov	r3, r7
 801204c:	4628      	mov	r0, r5
 801204e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012052:	f000 bf29 	b.w	8012ea8 <_write_r>

08012056 <__sseek>:
 8012056:	b510      	push	{r4, lr}
 8012058:	460c      	mov	r4, r1
 801205a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801205e:	f002 f963 	bl	8014328 <_lseek_r>
 8012062:	1c43      	adds	r3, r0, #1
 8012064:	89a3      	ldrh	r3, [r4, #12]
 8012066:	bf15      	itete	ne
 8012068:	6560      	strne	r0, [r4, #84]	; 0x54
 801206a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801206e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012072:	81a3      	strheq	r3, [r4, #12]
 8012074:	bf18      	it	ne
 8012076:	81a3      	strhne	r3, [r4, #12]
 8012078:	bd10      	pop	{r4, pc}

0801207a <__sclose>:
 801207a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801207e:	f000 bf43 	b.w	8012f08 <_close_r>

08012082 <strcpy>:
 8012082:	4603      	mov	r3, r0
 8012084:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012088:	f803 2b01 	strb.w	r2, [r3], #1
 801208c:	2a00      	cmp	r2, #0
 801208e:	d1f9      	bne.n	8012084 <strcpy+0x2>
 8012090:	4770      	bx	lr

08012092 <sulp>:
 8012092:	b570      	push	{r4, r5, r6, lr}
 8012094:	4604      	mov	r4, r0
 8012096:	460d      	mov	r5, r1
 8012098:	ec45 4b10 	vmov	d0, r4, r5
 801209c:	4616      	mov	r6, r2
 801209e:	f002 fce5 	bl	8014a6c <__ulp>
 80120a2:	ec51 0b10 	vmov	r0, r1, d0
 80120a6:	b17e      	cbz	r6, 80120c8 <sulp+0x36>
 80120a8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80120ac:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80120b0:	2b00      	cmp	r3, #0
 80120b2:	dd09      	ble.n	80120c8 <sulp+0x36>
 80120b4:	051b      	lsls	r3, r3, #20
 80120b6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80120ba:	2400      	movs	r4, #0
 80120bc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80120c0:	4622      	mov	r2, r4
 80120c2:	462b      	mov	r3, r5
 80120c4:	f7ee fac8 	bl	8000658 <__aeabi_dmul>
 80120c8:	bd70      	pop	{r4, r5, r6, pc}
 80120ca:	0000      	movs	r0, r0
 80120cc:	0000      	movs	r0, r0
	...

080120d0 <_strtod_l>:
 80120d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80120d4:	ed2d 8b02 	vpush	{d8}
 80120d8:	b09d      	sub	sp, #116	; 0x74
 80120da:	461f      	mov	r7, r3
 80120dc:	2300      	movs	r3, #0
 80120de:	9318      	str	r3, [sp, #96]	; 0x60
 80120e0:	4ba2      	ldr	r3, [pc, #648]	; (801236c <_strtod_l+0x29c>)
 80120e2:	9213      	str	r2, [sp, #76]	; 0x4c
 80120e4:	681b      	ldr	r3, [r3, #0]
 80120e6:	9305      	str	r3, [sp, #20]
 80120e8:	4604      	mov	r4, r0
 80120ea:	4618      	mov	r0, r3
 80120ec:	4688      	mov	r8, r1
 80120ee:	f7ee f899 	bl	8000224 <strlen>
 80120f2:	f04f 0a00 	mov.w	sl, #0
 80120f6:	4605      	mov	r5, r0
 80120f8:	f04f 0b00 	mov.w	fp, #0
 80120fc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8012100:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012102:	781a      	ldrb	r2, [r3, #0]
 8012104:	2a2b      	cmp	r2, #43	; 0x2b
 8012106:	d04e      	beq.n	80121a6 <_strtod_l+0xd6>
 8012108:	d83b      	bhi.n	8012182 <_strtod_l+0xb2>
 801210a:	2a0d      	cmp	r2, #13
 801210c:	d834      	bhi.n	8012178 <_strtod_l+0xa8>
 801210e:	2a08      	cmp	r2, #8
 8012110:	d834      	bhi.n	801217c <_strtod_l+0xac>
 8012112:	2a00      	cmp	r2, #0
 8012114:	d03e      	beq.n	8012194 <_strtod_l+0xc4>
 8012116:	2300      	movs	r3, #0
 8012118:	930a      	str	r3, [sp, #40]	; 0x28
 801211a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 801211c:	7833      	ldrb	r3, [r6, #0]
 801211e:	2b30      	cmp	r3, #48	; 0x30
 8012120:	f040 80b0 	bne.w	8012284 <_strtod_l+0x1b4>
 8012124:	7873      	ldrb	r3, [r6, #1]
 8012126:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801212a:	2b58      	cmp	r3, #88	; 0x58
 801212c:	d168      	bne.n	8012200 <_strtod_l+0x130>
 801212e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012130:	9301      	str	r3, [sp, #4]
 8012132:	ab18      	add	r3, sp, #96	; 0x60
 8012134:	9702      	str	r7, [sp, #8]
 8012136:	9300      	str	r3, [sp, #0]
 8012138:	4a8d      	ldr	r2, [pc, #564]	; (8012370 <_strtod_l+0x2a0>)
 801213a:	ab19      	add	r3, sp, #100	; 0x64
 801213c:	a917      	add	r1, sp, #92	; 0x5c
 801213e:	4620      	mov	r0, r4
 8012140:	f001 fde6 	bl	8013d10 <__gethex>
 8012144:	f010 0707 	ands.w	r7, r0, #7
 8012148:	4605      	mov	r5, r0
 801214a:	d005      	beq.n	8012158 <_strtod_l+0x88>
 801214c:	2f06      	cmp	r7, #6
 801214e:	d12c      	bne.n	80121aa <_strtod_l+0xda>
 8012150:	3601      	adds	r6, #1
 8012152:	2300      	movs	r3, #0
 8012154:	9617      	str	r6, [sp, #92]	; 0x5c
 8012156:	930a      	str	r3, [sp, #40]	; 0x28
 8012158:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801215a:	2b00      	cmp	r3, #0
 801215c:	f040 8590 	bne.w	8012c80 <_strtod_l+0xbb0>
 8012160:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012162:	b1eb      	cbz	r3, 80121a0 <_strtod_l+0xd0>
 8012164:	4652      	mov	r2, sl
 8012166:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801216a:	ec43 2b10 	vmov	d0, r2, r3
 801216e:	b01d      	add	sp, #116	; 0x74
 8012170:	ecbd 8b02 	vpop	{d8}
 8012174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012178:	2a20      	cmp	r2, #32
 801217a:	d1cc      	bne.n	8012116 <_strtod_l+0x46>
 801217c:	3301      	adds	r3, #1
 801217e:	9317      	str	r3, [sp, #92]	; 0x5c
 8012180:	e7be      	b.n	8012100 <_strtod_l+0x30>
 8012182:	2a2d      	cmp	r2, #45	; 0x2d
 8012184:	d1c7      	bne.n	8012116 <_strtod_l+0x46>
 8012186:	2201      	movs	r2, #1
 8012188:	920a      	str	r2, [sp, #40]	; 0x28
 801218a:	1c5a      	adds	r2, r3, #1
 801218c:	9217      	str	r2, [sp, #92]	; 0x5c
 801218e:	785b      	ldrb	r3, [r3, #1]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d1c2      	bne.n	801211a <_strtod_l+0x4a>
 8012194:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8012196:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 801219a:	2b00      	cmp	r3, #0
 801219c:	f040 856e 	bne.w	8012c7c <_strtod_l+0xbac>
 80121a0:	4652      	mov	r2, sl
 80121a2:	465b      	mov	r3, fp
 80121a4:	e7e1      	b.n	801216a <_strtod_l+0x9a>
 80121a6:	2200      	movs	r2, #0
 80121a8:	e7ee      	b.n	8012188 <_strtod_l+0xb8>
 80121aa:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80121ac:	b13a      	cbz	r2, 80121be <_strtod_l+0xee>
 80121ae:	2135      	movs	r1, #53	; 0x35
 80121b0:	a81a      	add	r0, sp, #104	; 0x68
 80121b2:	f002 fd66 	bl	8014c82 <__copybits>
 80121b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80121b8:	4620      	mov	r0, r4
 80121ba:	f002 f925 	bl	8014408 <_Bfree>
 80121be:	3f01      	subs	r7, #1
 80121c0:	2f04      	cmp	r7, #4
 80121c2:	d806      	bhi.n	80121d2 <_strtod_l+0x102>
 80121c4:	e8df f007 	tbb	[pc, r7]
 80121c8:	1714030a 	.word	0x1714030a
 80121cc:	0a          	.byte	0x0a
 80121cd:	00          	.byte	0x00
 80121ce:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 80121d2:	0728      	lsls	r0, r5, #28
 80121d4:	d5c0      	bpl.n	8012158 <_strtod_l+0x88>
 80121d6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 80121da:	e7bd      	b.n	8012158 <_strtod_l+0x88>
 80121dc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 80121e0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80121e2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80121e6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80121ea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80121ee:	e7f0      	b.n	80121d2 <_strtod_l+0x102>
 80121f0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8012374 <_strtod_l+0x2a4>
 80121f4:	e7ed      	b.n	80121d2 <_strtod_l+0x102>
 80121f6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80121fa:	f04f 3aff 	mov.w	sl, #4294967295
 80121fe:	e7e8      	b.n	80121d2 <_strtod_l+0x102>
 8012200:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012202:	1c5a      	adds	r2, r3, #1
 8012204:	9217      	str	r2, [sp, #92]	; 0x5c
 8012206:	785b      	ldrb	r3, [r3, #1]
 8012208:	2b30      	cmp	r3, #48	; 0x30
 801220a:	d0f9      	beq.n	8012200 <_strtod_l+0x130>
 801220c:	2b00      	cmp	r3, #0
 801220e:	d0a3      	beq.n	8012158 <_strtod_l+0x88>
 8012210:	2301      	movs	r3, #1
 8012212:	f04f 0900 	mov.w	r9, #0
 8012216:	9304      	str	r3, [sp, #16]
 8012218:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801221a:	9308      	str	r3, [sp, #32]
 801221c:	f8cd 901c 	str.w	r9, [sp, #28]
 8012220:	464f      	mov	r7, r9
 8012222:	220a      	movs	r2, #10
 8012224:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8012226:	7806      	ldrb	r6, [r0, #0]
 8012228:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 801222c:	b2d9      	uxtb	r1, r3
 801222e:	2909      	cmp	r1, #9
 8012230:	d92a      	bls.n	8012288 <_strtod_l+0x1b8>
 8012232:	9905      	ldr	r1, [sp, #20]
 8012234:	462a      	mov	r2, r5
 8012236:	f003 fbdb 	bl	80159f0 <strncmp>
 801223a:	b398      	cbz	r0, 80122a4 <_strtod_l+0x1d4>
 801223c:	2000      	movs	r0, #0
 801223e:	4632      	mov	r2, r6
 8012240:	463d      	mov	r5, r7
 8012242:	9005      	str	r0, [sp, #20]
 8012244:	4603      	mov	r3, r0
 8012246:	2a65      	cmp	r2, #101	; 0x65
 8012248:	d001      	beq.n	801224e <_strtod_l+0x17e>
 801224a:	2a45      	cmp	r2, #69	; 0x45
 801224c:	d118      	bne.n	8012280 <_strtod_l+0x1b0>
 801224e:	b91d      	cbnz	r5, 8012258 <_strtod_l+0x188>
 8012250:	9a04      	ldr	r2, [sp, #16]
 8012252:	4302      	orrs	r2, r0
 8012254:	d09e      	beq.n	8012194 <_strtod_l+0xc4>
 8012256:	2500      	movs	r5, #0
 8012258:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 801225c:	f108 0201 	add.w	r2, r8, #1
 8012260:	9217      	str	r2, [sp, #92]	; 0x5c
 8012262:	f898 2001 	ldrb.w	r2, [r8, #1]
 8012266:	2a2b      	cmp	r2, #43	; 0x2b
 8012268:	d075      	beq.n	8012356 <_strtod_l+0x286>
 801226a:	2a2d      	cmp	r2, #45	; 0x2d
 801226c:	d07b      	beq.n	8012366 <_strtod_l+0x296>
 801226e:	f04f 0c00 	mov.w	ip, #0
 8012272:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8012276:	2909      	cmp	r1, #9
 8012278:	f240 8082 	bls.w	8012380 <_strtod_l+0x2b0>
 801227c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8012280:	2600      	movs	r6, #0
 8012282:	e09d      	b.n	80123c0 <_strtod_l+0x2f0>
 8012284:	2300      	movs	r3, #0
 8012286:	e7c4      	b.n	8012212 <_strtod_l+0x142>
 8012288:	2f08      	cmp	r7, #8
 801228a:	bfd8      	it	le
 801228c:	9907      	ldrle	r1, [sp, #28]
 801228e:	f100 0001 	add.w	r0, r0, #1
 8012292:	bfda      	itte	le
 8012294:	fb02 3301 	mlale	r3, r2, r1, r3
 8012298:	9307      	strle	r3, [sp, #28]
 801229a:	fb02 3909 	mlagt	r9, r2, r9, r3
 801229e:	3701      	adds	r7, #1
 80122a0:	9017      	str	r0, [sp, #92]	; 0x5c
 80122a2:	e7bf      	b.n	8012224 <_strtod_l+0x154>
 80122a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80122a6:	195a      	adds	r2, r3, r5
 80122a8:	9217      	str	r2, [sp, #92]	; 0x5c
 80122aa:	5d5a      	ldrb	r2, [r3, r5]
 80122ac:	2f00      	cmp	r7, #0
 80122ae:	d037      	beq.n	8012320 <_strtod_l+0x250>
 80122b0:	9005      	str	r0, [sp, #20]
 80122b2:	463d      	mov	r5, r7
 80122b4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80122b8:	2b09      	cmp	r3, #9
 80122ba:	d912      	bls.n	80122e2 <_strtod_l+0x212>
 80122bc:	2301      	movs	r3, #1
 80122be:	e7c2      	b.n	8012246 <_strtod_l+0x176>
 80122c0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80122c2:	1c5a      	adds	r2, r3, #1
 80122c4:	9217      	str	r2, [sp, #92]	; 0x5c
 80122c6:	785a      	ldrb	r2, [r3, #1]
 80122c8:	3001      	adds	r0, #1
 80122ca:	2a30      	cmp	r2, #48	; 0x30
 80122cc:	d0f8      	beq.n	80122c0 <_strtod_l+0x1f0>
 80122ce:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80122d2:	2b08      	cmp	r3, #8
 80122d4:	f200 84d9 	bhi.w	8012c8a <_strtod_l+0xbba>
 80122d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80122da:	9005      	str	r0, [sp, #20]
 80122dc:	2000      	movs	r0, #0
 80122de:	9308      	str	r3, [sp, #32]
 80122e0:	4605      	mov	r5, r0
 80122e2:	3a30      	subs	r2, #48	; 0x30
 80122e4:	f100 0301 	add.w	r3, r0, #1
 80122e8:	d014      	beq.n	8012314 <_strtod_l+0x244>
 80122ea:	9905      	ldr	r1, [sp, #20]
 80122ec:	4419      	add	r1, r3
 80122ee:	9105      	str	r1, [sp, #20]
 80122f0:	462b      	mov	r3, r5
 80122f2:	eb00 0e05 	add.w	lr, r0, r5
 80122f6:	210a      	movs	r1, #10
 80122f8:	4573      	cmp	r3, lr
 80122fa:	d113      	bne.n	8012324 <_strtod_l+0x254>
 80122fc:	182b      	adds	r3, r5, r0
 80122fe:	2b08      	cmp	r3, #8
 8012300:	f105 0501 	add.w	r5, r5, #1
 8012304:	4405      	add	r5, r0
 8012306:	dc1c      	bgt.n	8012342 <_strtod_l+0x272>
 8012308:	9907      	ldr	r1, [sp, #28]
 801230a:	230a      	movs	r3, #10
 801230c:	fb03 2301 	mla	r3, r3, r1, r2
 8012310:	9307      	str	r3, [sp, #28]
 8012312:	2300      	movs	r3, #0
 8012314:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8012316:	1c51      	adds	r1, r2, #1
 8012318:	9117      	str	r1, [sp, #92]	; 0x5c
 801231a:	7852      	ldrb	r2, [r2, #1]
 801231c:	4618      	mov	r0, r3
 801231e:	e7c9      	b.n	80122b4 <_strtod_l+0x1e4>
 8012320:	4638      	mov	r0, r7
 8012322:	e7d2      	b.n	80122ca <_strtod_l+0x1fa>
 8012324:	2b08      	cmp	r3, #8
 8012326:	dc04      	bgt.n	8012332 <_strtod_l+0x262>
 8012328:	9e07      	ldr	r6, [sp, #28]
 801232a:	434e      	muls	r6, r1
 801232c:	9607      	str	r6, [sp, #28]
 801232e:	3301      	adds	r3, #1
 8012330:	e7e2      	b.n	80122f8 <_strtod_l+0x228>
 8012332:	f103 0c01 	add.w	ip, r3, #1
 8012336:	f1bc 0f10 	cmp.w	ip, #16
 801233a:	bfd8      	it	le
 801233c:	fb01 f909 	mulle.w	r9, r1, r9
 8012340:	e7f5      	b.n	801232e <_strtod_l+0x25e>
 8012342:	2d10      	cmp	r5, #16
 8012344:	bfdc      	itt	le
 8012346:	230a      	movle	r3, #10
 8012348:	fb03 2909 	mlale	r9, r3, r9, r2
 801234c:	e7e1      	b.n	8012312 <_strtod_l+0x242>
 801234e:	2300      	movs	r3, #0
 8012350:	9305      	str	r3, [sp, #20]
 8012352:	2301      	movs	r3, #1
 8012354:	e77c      	b.n	8012250 <_strtod_l+0x180>
 8012356:	f04f 0c00 	mov.w	ip, #0
 801235a:	f108 0202 	add.w	r2, r8, #2
 801235e:	9217      	str	r2, [sp, #92]	; 0x5c
 8012360:	f898 2002 	ldrb.w	r2, [r8, #2]
 8012364:	e785      	b.n	8012272 <_strtod_l+0x1a2>
 8012366:	f04f 0c01 	mov.w	ip, #1
 801236a:	e7f6      	b.n	801235a <_strtod_l+0x28a>
 801236c:	08017c30 	.word	0x08017c30
 8012370:	0801794c 	.word	0x0801794c
 8012374:	7ff00000 	.word	0x7ff00000
 8012378:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801237a:	1c51      	adds	r1, r2, #1
 801237c:	9117      	str	r1, [sp, #92]	; 0x5c
 801237e:	7852      	ldrb	r2, [r2, #1]
 8012380:	2a30      	cmp	r2, #48	; 0x30
 8012382:	d0f9      	beq.n	8012378 <_strtod_l+0x2a8>
 8012384:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8012388:	2908      	cmp	r1, #8
 801238a:	f63f af79 	bhi.w	8012280 <_strtod_l+0x1b0>
 801238e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8012392:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8012394:	9206      	str	r2, [sp, #24]
 8012396:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8012398:	1c51      	adds	r1, r2, #1
 801239a:	9117      	str	r1, [sp, #92]	; 0x5c
 801239c:	7852      	ldrb	r2, [r2, #1]
 801239e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80123a2:	2e09      	cmp	r6, #9
 80123a4:	d937      	bls.n	8012416 <_strtod_l+0x346>
 80123a6:	9e06      	ldr	r6, [sp, #24]
 80123a8:	1b89      	subs	r1, r1, r6
 80123aa:	2908      	cmp	r1, #8
 80123ac:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80123b0:	dc02      	bgt.n	80123b8 <_strtod_l+0x2e8>
 80123b2:	4576      	cmp	r6, lr
 80123b4:	bfa8      	it	ge
 80123b6:	4676      	movge	r6, lr
 80123b8:	f1bc 0f00 	cmp.w	ip, #0
 80123bc:	d000      	beq.n	80123c0 <_strtod_l+0x2f0>
 80123be:	4276      	negs	r6, r6
 80123c0:	2d00      	cmp	r5, #0
 80123c2:	d14d      	bne.n	8012460 <_strtod_l+0x390>
 80123c4:	9904      	ldr	r1, [sp, #16]
 80123c6:	4301      	orrs	r1, r0
 80123c8:	f47f aec6 	bne.w	8012158 <_strtod_l+0x88>
 80123cc:	2b00      	cmp	r3, #0
 80123ce:	f47f aee1 	bne.w	8012194 <_strtod_l+0xc4>
 80123d2:	2a69      	cmp	r2, #105	; 0x69
 80123d4:	d027      	beq.n	8012426 <_strtod_l+0x356>
 80123d6:	dc24      	bgt.n	8012422 <_strtod_l+0x352>
 80123d8:	2a49      	cmp	r2, #73	; 0x49
 80123da:	d024      	beq.n	8012426 <_strtod_l+0x356>
 80123dc:	2a4e      	cmp	r2, #78	; 0x4e
 80123de:	f47f aed9 	bne.w	8012194 <_strtod_l+0xc4>
 80123e2:	499f      	ldr	r1, [pc, #636]	; (8012660 <_strtod_l+0x590>)
 80123e4:	a817      	add	r0, sp, #92	; 0x5c
 80123e6:	f001 feeb 	bl	80141c0 <__match>
 80123ea:	2800      	cmp	r0, #0
 80123ec:	f43f aed2 	beq.w	8012194 <_strtod_l+0xc4>
 80123f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80123f2:	781b      	ldrb	r3, [r3, #0]
 80123f4:	2b28      	cmp	r3, #40	; 0x28
 80123f6:	d12d      	bne.n	8012454 <_strtod_l+0x384>
 80123f8:	499a      	ldr	r1, [pc, #616]	; (8012664 <_strtod_l+0x594>)
 80123fa:	aa1a      	add	r2, sp, #104	; 0x68
 80123fc:	a817      	add	r0, sp, #92	; 0x5c
 80123fe:	f001 fef3 	bl	80141e8 <__hexnan>
 8012402:	2805      	cmp	r0, #5
 8012404:	d126      	bne.n	8012454 <_strtod_l+0x384>
 8012406:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8012408:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 801240c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8012410:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8012414:	e6a0      	b.n	8012158 <_strtod_l+0x88>
 8012416:	210a      	movs	r1, #10
 8012418:	fb01 2e0e 	mla	lr, r1, lr, r2
 801241c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8012420:	e7b9      	b.n	8012396 <_strtod_l+0x2c6>
 8012422:	2a6e      	cmp	r2, #110	; 0x6e
 8012424:	e7db      	b.n	80123de <_strtod_l+0x30e>
 8012426:	4990      	ldr	r1, [pc, #576]	; (8012668 <_strtod_l+0x598>)
 8012428:	a817      	add	r0, sp, #92	; 0x5c
 801242a:	f001 fec9 	bl	80141c0 <__match>
 801242e:	2800      	cmp	r0, #0
 8012430:	f43f aeb0 	beq.w	8012194 <_strtod_l+0xc4>
 8012434:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012436:	498d      	ldr	r1, [pc, #564]	; (801266c <_strtod_l+0x59c>)
 8012438:	3b01      	subs	r3, #1
 801243a:	a817      	add	r0, sp, #92	; 0x5c
 801243c:	9317      	str	r3, [sp, #92]	; 0x5c
 801243e:	f001 febf 	bl	80141c0 <__match>
 8012442:	b910      	cbnz	r0, 801244a <_strtod_l+0x37a>
 8012444:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012446:	3301      	adds	r3, #1
 8012448:	9317      	str	r3, [sp, #92]	; 0x5c
 801244a:	f8df b230 	ldr.w	fp, [pc, #560]	; 801267c <_strtod_l+0x5ac>
 801244e:	f04f 0a00 	mov.w	sl, #0
 8012452:	e681      	b.n	8012158 <_strtod_l+0x88>
 8012454:	4886      	ldr	r0, [pc, #536]	; (8012670 <_strtod_l+0x5a0>)
 8012456:	f003 fa8b 	bl	8015970 <nan>
 801245a:	ec5b ab10 	vmov	sl, fp, d0
 801245e:	e67b      	b.n	8012158 <_strtod_l+0x88>
 8012460:	9b05      	ldr	r3, [sp, #20]
 8012462:	9807      	ldr	r0, [sp, #28]
 8012464:	1af3      	subs	r3, r6, r3
 8012466:	2f00      	cmp	r7, #0
 8012468:	bf08      	it	eq
 801246a:	462f      	moveq	r7, r5
 801246c:	2d10      	cmp	r5, #16
 801246e:	9306      	str	r3, [sp, #24]
 8012470:	46a8      	mov	r8, r5
 8012472:	bfa8      	it	ge
 8012474:	f04f 0810 	movge.w	r8, #16
 8012478:	f7ee f874 	bl	8000564 <__aeabi_ui2d>
 801247c:	2d09      	cmp	r5, #9
 801247e:	4682      	mov	sl, r0
 8012480:	468b      	mov	fp, r1
 8012482:	dd13      	ble.n	80124ac <_strtod_l+0x3dc>
 8012484:	4b7b      	ldr	r3, [pc, #492]	; (8012674 <_strtod_l+0x5a4>)
 8012486:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801248a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 801248e:	f7ee f8e3 	bl	8000658 <__aeabi_dmul>
 8012492:	4682      	mov	sl, r0
 8012494:	4648      	mov	r0, r9
 8012496:	468b      	mov	fp, r1
 8012498:	f7ee f864 	bl	8000564 <__aeabi_ui2d>
 801249c:	4602      	mov	r2, r0
 801249e:	460b      	mov	r3, r1
 80124a0:	4650      	mov	r0, sl
 80124a2:	4659      	mov	r1, fp
 80124a4:	f7ed ff22 	bl	80002ec <__adddf3>
 80124a8:	4682      	mov	sl, r0
 80124aa:	468b      	mov	fp, r1
 80124ac:	2d0f      	cmp	r5, #15
 80124ae:	dc38      	bgt.n	8012522 <_strtod_l+0x452>
 80124b0:	9b06      	ldr	r3, [sp, #24]
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	f43f ae50 	beq.w	8012158 <_strtod_l+0x88>
 80124b8:	dd24      	ble.n	8012504 <_strtod_l+0x434>
 80124ba:	2b16      	cmp	r3, #22
 80124bc:	dc0b      	bgt.n	80124d6 <_strtod_l+0x406>
 80124be:	496d      	ldr	r1, [pc, #436]	; (8012674 <_strtod_l+0x5a4>)
 80124c0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80124c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124c8:	4652      	mov	r2, sl
 80124ca:	465b      	mov	r3, fp
 80124cc:	f7ee f8c4 	bl	8000658 <__aeabi_dmul>
 80124d0:	4682      	mov	sl, r0
 80124d2:	468b      	mov	fp, r1
 80124d4:	e640      	b.n	8012158 <_strtod_l+0x88>
 80124d6:	9a06      	ldr	r2, [sp, #24]
 80124d8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80124dc:	4293      	cmp	r3, r2
 80124de:	db20      	blt.n	8012522 <_strtod_l+0x452>
 80124e0:	4c64      	ldr	r4, [pc, #400]	; (8012674 <_strtod_l+0x5a4>)
 80124e2:	f1c5 050f 	rsb	r5, r5, #15
 80124e6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80124ea:	4652      	mov	r2, sl
 80124ec:	465b      	mov	r3, fp
 80124ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80124f2:	f7ee f8b1 	bl	8000658 <__aeabi_dmul>
 80124f6:	9b06      	ldr	r3, [sp, #24]
 80124f8:	1b5d      	subs	r5, r3, r5
 80124fa:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80124fe:	e9d4 2300 	ldrd	r2, r3, [r4]
 8012502:	e7e3      	b.n	80124cc <_strtod_l+0x3fc>
 8012504:	9b06      	ldr	r3, [sp, #24]
 8012506:	3316      	adds	r3, #22
 8012508:	db0b      	blt.n	8012522 <_strtod_l+0x452>
 801250a:	9b05      	ldr	r3, [sp, #20]
 801250c:	1b9e      	subs	r6, r3, r6
 801250e:	4b59      	ldr	r3, [pc, #356]	; (8012674 <_strtod_l+0x5a4>)
 8012510:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8012514:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012518:	4650      	mov	r0, sl
 801251a:	4659      	mov	r1, fp
 801251c:	f7ee f9c6 	bl	80008ac <__aeabi_ddiv>
 8012520:	e7d6      	b.n	80124d0 <_strtod_l+0x400>
 8012522:	9b06      	ldr	r3, [sp, #24]
 8012524:	eba5 0808 	sub.w	r8, r5, r8
 8012528:	4498      	add	r8, r3
 801252a:	f1b8 0f00 	cmp.w	r8, #0
 801252e:	dd74      	ble.n	801261a <_strtod_l+0x54a>
 8012530:	f018 030f 	ands.w	r3, r8, #15
 8012534:	d00a      	beq.n	801254c <_strtod_l+0x47c>
 8012536:	494f      	ldr	r1, [pc, #316]	; (8012674 <_strtod_l+0x5a4>)
 8012538:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801253c:	4652      	mov	r2, sl
 801253e:	465b      	mov	r3, fp
 8012540:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012544:	f7ee f888 	bl	8000658 <__aeabi_dmul>
 8012548:	4682      	mov	sl, r0
 801254a:	468b      	mov	fp, r1
 801254c:	f038 080f 	bics.w	r8, r8, #15
 8012550:	d04f      	beq.n	80125f2 <_strtod_l+0x522>
 8012552:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8012556:	dd22      	ble.n	801259e <_strtod_l+0x4ce>
 8012558:	2500      	movs	r5, #0
 801255a:	462e      	mov	r6, r5
 801255c:	9507      	str	r5, [sp, #28]
 801255e:	9505      	str	r5, [sp, #20]
 8012560:	2322      	movs	r3, #34	; 0x22
 8012562:	f8df b118 	ldr.w	fp, [pc, #280]	; 801267c <_strtod_l+0x5ac>
 8012566:	6023      	str	r3, [r4, #0]
 8012568:	f04f 0a00 	mov.w	sl, #0
 801256c:	9b07      	ldr	r3, [sp, #28]
 801256e:	2b00      	cmp	r3, #0
 8012570:	f43f adf2 	beq.w	8012158 <_strtod_l+0x88>
 8012574:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012576:	4620      	mov	r0, r4
 8012578:	f001 ff46 	bl	8014408 <_Bfree>
 801257c:	9905      	ldr	r1, [sp, #20]
 801257e:	4620      	mov	r0, r4
 8012580:	f001 ff42 	bl	8014408 <_Bfree>
 8012584:	4631      	mov	r1, r6
 8012586:	4620      	mov	r0, r4
 8012588:	f001 ff3e 	bl	8014408 <_Bfree>
 801258c:	9907      	ldr	r1, [sp, #28]
 801258e:	4620      	mov	r0, r4
 8012590:	f001 ff3a 	bl	8014408 <_Bfree>
 8012594:	4629      	mov	r1, r5
 8012596:	4620      	mov	r0, r4
 8012598:	f001 ff36 	bl	8014408 <_Bfree>
 801259c:	e5dc      	b.n	8012158 <_strtod_l+0x88>
 801259e:	4b36      	ldr	r3, [pc, #216]	; (8012678 <_strtod_l+0x5a8>)
 80125a0:	9304      	str	r3, [sp, #16]
 80125a2:	2300      	movs	r3, #0
 80125a4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80125a8:	4650      	mov	r0, sl
 80125aa:	4659      	mov	r1, fp
 80125ac:	4699      	mov	r9, r3
 80125ae:	f1b8 0f01 	cmp.w	r8, #1
 80125b2:	dc21      	bgt.n	80125f8 <_strtod_l+0x528>
 80125b4:	b10b      	cbz	r3, 80125ba <_strtod_l+0x4ea>
 80125b6:	4682      	mov	sl, r0
 80125b8:	468b      	mov	fp, r1
 80125ba:	4b2f      	ldr	r3, [pc, #188]	; (8012678 <_strtod_l+0x5a8>)
 80125bc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80125c0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80125c4:	4652      	mov	r2, sl
 80125c6:	465b      	mov	r3, fp
 80125c8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80125cc:	f7ee f844 	bl	8000658 <__aeabi_dmul>
 80125d0:	4b2a      	ldr	r3, [pc, #168]	; (801267c <_strtod_l+0x5ac>)
 80125d2:	460a      	mov	r2, r1
 80125d4:	400b      	ands	r3, r1
 80125d6:	492a      	ldr	r1, [pc, #168]	; (8012680 <_strtod_l+0x5b0>)
 80125d8:	428b      	cmp	r3, r1
 80125da:	4682      	mov	sl, r0
 80125dc:	d8bc      	bhi.n	8012558 <_strtod_l+0x488>
 80125de:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80125e2:	428b      	cmp	r3, r1
 80125e4:	bf86      	itte	hi
 80125e6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8012684 <_strtod_l+0x5b4>
 80125ea:	f04f 3aff 	movhi.w	sl, #4294967295
 80125ee:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80125f2:	2300      	movs	r3, #0
 80125f4:	9304      	str	r3, [sp, #16]
 80125f6:	e084      	b.n	8012702 <_strtod_l+0x632>
 80125f8:	f018 0f01 	tst.w	r8, #1
 80125fc:	d005      	beq.n	801260a <_strtod_l+0x53a>
 80125fe:	9b04      	ldr	r3, [sp, #16]
 8012600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012604:	f7ee f828 	bl	8000658 <__aeabi_dmul>
 8012608:	2301      	movs	r3, #1
 801260a:	9a04      	ldr	r2, [sp, #16]
 801260c:	3208      	adds	r2, #8
 801260e:	f109 0901 	add.w	r9, r9, #1
 8012612:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012616:	9204      	str	r2, [sp, #16]
 8012618:	e7c9      	b.n	80125ae <_strtod_l+0x4de>
 801261a:	d0ea      	beq.n	80125f2 <_strtod_l+0x522>
 801261c:	f1c8 0800 	rsb	r8, r8, #0
 8012620:	f018 020f 	ands.w	r2, r8, #15
 8012624:	d00a      	beq.n	801263c <_strtod_l+0x56c>
 8012626:	4b13      	ldr	r3, [pc, #76]	; (8012674 <_strtod_l+0x5a4>)
 8012628:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801262c:	4650      	mov	r0, sl
 801262e:	4659      	mov	r1, fp
 8012630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012634:	f7ee f93a 	bl	80008ac <__aeabi_ddiv>
 8012638:	4682      	mov	sl, r0
 801263a:	468b      	mov	fp, r1
 801263c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8012640:	d0d7      	beq.n	80125f2 <_strtod_l+0x522>
 8012642:	f1b8 0f1f 	cmp.w	r8, #31
 8012646:	dd1f      	ble.n	8012688 <_strtod_l+0x5b8>
 8012648:	2500      	movs	r5, #0
 801264a:	462e      	mov	r6, r5
 801264c:	9507      	str	r5, [sp, #28]
 801264e:	9505      	str	r5, [sp, #20]
 8012650:	2322      	movs	r3, #34	; 0x22
 8012652:	f04f 0a00 	mov.w	sl, #0
 8012656:	f04f 0b00 	mov.w	fp, #0
 801265a:	6023      	str	r3, [r4, #0]
 801265c:	e786      	b.n	801256c <_strtod_l+0x49c>
 801265e:	bf00      	nop
 8012660:	08017921 	.word	0x08017921
 8012664:	08017960 	.word	0x08017960
 8012668:	08017919 	.word	0x08017919
 801266c:	08017b54 	.word	0x08017b54
 8012670:	08017a4f 	.word	0x08017a4f
 8012674:	08017cc8 	.word	0x08017cc8
 8012678:	08017ca0 	.word	0x08017ca0
 801267c:	7ff00000 	.word	0x7ff00000
 8012680:	7ca00000 	.word	0x7ca00000
 8012684:	7fefffff 	.word	0x7fefffff
 8012688:	f018 0310 	ands.w	r3, r8, #16
 801268c:	bf18      	it	ne
 801268e:	236a      	movne	r3, #106	; 0x6a
 8012690:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8012a40 <_strtod_l+0x970>
 8012694:	9304      	str	r3, [sp, #16]
 8012696:	4650      	mov	r0, sl
 8012698:	4659      	mov	r1, fp
 801269a:	2300      	movs	r3, #0
 801269c:	f018 0f01 	tst.w	r8, #1
 80126a0:	d004      	beq.n	80126ac <_strtod_l+0x5dc>
 80126a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80126a6:	f7ed ffd7 	bl	8000658 <__aeabi_dmul>
 80126aa:	2301      	movs	r3, #1
 80126ac:	ea5f 0868 	movs.w	r8, r8, asr #1
 80126b0:	f109 0908 	add.w	r9, r9, #8
 80126b4:	d1f2      	bne.n	801269c <_strtod_l+0x5cc>
 80126b6:	b10b      	cbz	r3, 80126bc <_strtod_l+0x5ec>
 80126b8:	4682      	mov	sl, r0
 80126ba:	468b      	mov	fp, r1
 80126bc:	9b04      	ldr	r3, [sp, #16]
 80126be:	b1c3      	cbz	r3, 80126f2 <_strtod_l+0x622>
 80126c0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80126c4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80126c8:	2b00      	cmp	r3, #0
 80126ca:	4659      	mov	r1, fp
 80126cc:	dd11      	ble.n	80126f2 <_strtod_l+0x622>
 80126ce:	2b1f      	cmp	r3, #31
 80126d0:	f340 8124 	ble.w	801291c <_strtod_l+0x84c>
 80126d4:	2b34      	cmp	r3, #52	; 0x34
 80126d6:	bfde      	ittt	le
 80126d8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80126dc:	f04f 33ff 	movle.w	r3, #4294967295
 80126e0:	fa03 f202 	lslle.w	r2, r3, r2
 80126e4:	f04f 0a00 	mov.w	sl, #0
 80126e8:	bfcc      	ite	gt
 80126ea:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80126ee:	ea02 0b01 	andle.w	fp, r2, r1
 80126f2:	2200      	movs	r2, #0
 80126f4:	2300      	movs	r3, #0
 80126f6:	4650      	mov	r0, sl
 80126f8:	4659      	mov	r1, fp
 80126fa:	f7ee fa15 	bl	8000b28 <__aeabi_dcmpeq>
 80126fe:	2800      	cmp	r0, #0
 8012700:	d1a2      	bne.n	8012648 <_strtod_l+0x578>
 8012702:	9b07      	ldr	r3, [sp, #28]
 8012704:	9300      	str	r3, [sp, #0]
 8012706:	9908      	ldr	r1, [sp, #32]
 8012708:	462b      	mov	r3, r5
 801270a:	463a      	mov	r2, r7
 801270c:	4620      	mov	r0, r4
 801270e:	f001 fee3 	bl	80144d8 <__s2b>
 8012712:	9007      	str	r0, [sp, #28]
 8012714:	2800      	cmp	r0, #0
 8012716:	f43f af1f 	beq.w	8012558 <_strtod_l+0x488>
 801271a:	9b05      	ldr	r3, [sp, #20]
 801271c:	1b9e      	subs	r6, r3, r6
 801271e:	9b06      	ldr	r3, [sp, #24]
 8012720:	2b00      	cmp	r3, #0
 8012722:	bfb4      	ite	lt
 8012724:	4633      	movlt	r3, r6
 8012726:	2300      	movge	r3, #0
 8012728:	930c      	str	r3, [sp, #48]	; 0x30
 801272a:	9b06      	ldr	r3, [sp, #24]
 801272c:	2500      	movs	r5, #0
 801272e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012732:	9312      	str	r3, [sp, #72]	; 0x48
 8012734:	462e      	mov	r6, r5
 8012736:	9b07      	ldr	r3, [sp, #28]
 8012738:	4620      	mov	r0, r4
 801273a:	6859      	ldr	r1, [r3, #4]
 801273c:	f001 fe24 	bl	8014388 <_Balloc>
 8012740:	9005      	str	r0, [sp, #20]
 8012742:	2800      	cmp	r0, #0
 8012744:	f43f af0c 	beq.w	8012560 <_strtod_l+0x490>
 8012748:	9b07      	ldr	r3, [sp, #28]
 801274a:	691a      	ldr	r2, [r3, #16]
 801274c:	3202      	adds	r2, #2
 801274e:	f103 010c 	add.w	r1, r3, #12
 8012752:	0092      	lsls	r2, r2, #2
 8012754:	300c      	adds	r0, #12
 8012756:	f7fe fc7d 	bl	8011054 <memcpy>
 801275a:	ec4b ab10 	vmov	d0, sl, fp
 801275e:	aa1a      	add	r2, sp, #104	; 0x68
 8012760:	a919      	add	r1, sp, #100	; 0x64
 8012762:	4620      	mov	r0, r4
 8012764:	f002 f9fe 	bl	8014b64 <__d2b>
 8012768:	ec4b ab18 	vmov	d8, sl, fp
 801276c:	9018      	str	r0, [sp, #96]	; 0x60
 801276e:	2800      	cmp	r0, #0
 8012770:	f43f aef6 	beq.w	8012560 <_strtod_l+0x490>
 8012774:	2101      	movs	r1, #1
 8012776:	4620      	mov	r0, r4
 8012778:	f001 ff48 	bl	801460c <__i2b>
 801277c:	4606      	mov	r6, r0
 801277e:	2800      	cmp	r0, #0
 8012780:	f43f aeee 	beq.w	8012560 <_strtod_l+0x490>
 8012784:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012786:	9904      	ldr	r1, [sp, #16]
 8012788:	2b00      	cmp	r3, #0
 801278a:	bfab      	itete	ge
 801278c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 801278e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8012790:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8012792:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8012796:	bfac      	ite	ge
 8012798:	eb03 0902 	addge.w	r9, r3, r2
 801279c:	1ad7      	sublt	r7, r2, r3
 801279e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80127a0:	eba3 0801 	sub.w	r8, r3, r1
 80127a4:	4490      	add	r8, r2
 80127a6:	4ba1      	ldr	r3, [pc, #644]	; (8012a2c <_strtod_l+0x95c>)
 80127a8:	f108 38ff 	add.w	r8, r8, #4294967295
 80127ac:	4598      	cmp	r8, r3
 80127ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80127b2:	f280 80c7 	bge.w	8012944 <_strtod_l+0x874>
 80127b6:	eba3 0308 	sub.w	r3, r3, r8
 80127ba:	2b1f      	cmp	r3, #31
 80127bc:	eba2 0203 	sub.w	r2, r2, r3
 80127c0:	f04f 0101 	mov.w	r1, #1
 80127c4:	f300 80b1 	bgt.w	801292a <_strtod_l+0x85a>
 80127c8:	fa01 f303 	lsl.w	r3, r1, r3
 80127cc:	930d      	str	r3, [sp, #52]	; 0x34
 80127ce:	2300      	movs	r3, #0
 80127d0:	9308      	str	r3, [sp, #32]
 80127d2:	eb09 0802 	add.w	r8, r9, r2
 80127d6:	9b04      	ldr	r3, [sp, #16]
 80127d8:	45c1      	cmp	r9, r8
 80127da:	4417      	add	r7, r2
 80127dc:	441f      	add	r7, r3
 80127de:	464b      	mov	r3, r9
 80127e0:	bfa8      	it	ge
 80127e2:	4643      	movge	r3, r8
 80127e4:	42bb      	cmp	r3, r7
 80127e6:	bfa8      	it	ge
 80127e8:	463b      	movge	r3, r7
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	bfc2      	ittt	gt
 80127ee:	eba8 0803 	subgt.w	r8, r8, r3
 80127f2:	1aff      	subgt	r7, r7, r3
 80127f4:	eba9 0903 	subgt.w	r9, r9, r3
 80127f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	dd17      	ble.n	801282e <_strtod_l+0x75e>
 80127fe:	4631      	mov	r1, r6
 8012800:	461a      	mov	r2, r3
 8012802:	4620      	mov	r0, r4
 8012804:	f001 ffc2 	bl	801478c <__pow5mult>
 8012808:	4606      	mov	r6, r0
 801280a:	2800      	cmp	r0, #0
 801280c:	f43f aea8 	beq.w	8012560 <_strtod_l+0x490>
 8012810:	4601      	mov	r1, r0
 8012812:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8012814:	4620      	mov	r0, r4
 8012816:	f001 ff0f 	bl	8014638 <__multiply>
 801281a:	900b      	str	r0, [sp, #44]	; 0x2c
 801281c:	2800      	cmp	r0, #0
 801281e:	f43f ae9f 	beq.w	8012560 <_strtod_l+0x490>
 8012822:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012824:	4620      	mov	r0, r4
 8012826:	f001 fdef 	bl	8014408 <_Bfree>
 801282a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801282c:	9318      	str	r3, [sp, #96]	; 0x60
 801282e:	f1b8 0f00 	cmp.w	r8, #0
 8012832:	f300 808c 	bgt.w	801294e <_strtod_l+0x87e>
 8012836:	9b06      	ldr	r3, [sp, #24]
 8012838:	2b00      	cmp	r3, #0
 801283a:	dd08      	ble.n	801284e <_strtod_l+0x77e>
 801283c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801283e:	9905      	ldr	r1, [sp, #20]
 8012840:	4620      	mov	r0, r4
 8012842:	f001 ffa3 	bl	801478c <__pow5mult>
 8012846:	9005      	str	r0, [sp, #20]
 8012848:	2800      	cmp	r0, #0
 801284a:	f43f ae89 	beq.w	8012560 <_strtod_l+0x490>
 801284e:	2f00      	cmp	r7, #0
 8012850:	dd08      	ble.n	8012864 <_strtod_l+0x794>
 8012852:	9905      	ldr	r1, [sp, #20]
 8012854:	463a      	mov	r2, r7
 8012856:	4620      	mov	r0, r4
 8012858:	f001 fff2 	bl	8014840 <__lshift>
 801285c:	9005      	str	r0, [sp, #20]
 801285e:	2800      	cmp	r0, #0
 8012860:	f43f ae7e 	beq.w	8012560 <_strtod_l+0x490>
 8012864:	f1b9 0f00 	cmp.w	r9, #0
 8012868:	dd08      	ble.n	801287c <_strtod_l+0x7ac>
 801286a:	4631      	mov	r1, r6
 801286c:	464a      	mov	r2, r9
 801286e:	4620      	mov	r0, r4
 8012870:	f001 ffe6 	bl	8014840 <__lshift>
 8012874:	4606      	mov	r6, r0
 8012876:	2800      	cmp	r0, #0
 8012878:	f43f ae72 	beq.w	8012560 <_strtod_l+0x490>
 801287c:	9a05      	ldr	r2, [sp, #20]
 801287e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012880:	4620      	mov	r0, r4
 8012882:	f002 f869 	bl	8014958 <__mdiff>
 8012886:	4605      	mov	r5, r0
 8012888:	2800      	cmp	r0, #0
 801288a:	f43f ae69 	beq.w	8012560 <_strtod_l+0x490>
 801288e:	68c3      	ldr	r3, [r0, #12]
 8012890:	930b      	str	r3, [sp, #44]	; 0x2c
 8012892:	2300      	movs	r3, #0
 8012894:	60c3      	str	r3, [r0, #12]
 8012896:	4631      	mov	r1, r6
 8012898:	f002 f842 	bl	8014920 <__mcmp>
 801289c:	2800      	cmp	r0, #0
 801289e:	da60      	bge.n	8012962 <_strtod_l+0x892>
 80128a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80128a2:	ea53 030a 	orrs.w	r3, r3, sl
 80128a6:	f040 8082 	bne.w	80129ae <_strtod_l+0x8de>
 80128aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80128ae:	2b00      	cmp	r3, #0
 80128b0:	d17d      	bne.n	80129ae <_strtod_l+0x8de>
 80128b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80128b6:	0d1b      	lsrs	r3, r3, #20
 80128b8:	051b      	lsls	r3, r3, #20
 80128ba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80128be:	d976      	bls.n	80129ae <_strtod_l+0x8de>
 80128c0:	696b      	ldr	r3, [r5, #20]
 80128c2:	b913      	cbnz	r3, 80128ca <_strtod_l+0x7fa>
 80128c4:	692b      	ldr	r3, [r5, #16]
 80128c6:	2b01      	cmp	r3, #1
 80128c8:	dd71      	ble.n	80129ae <_strtod_l+0x8de>
 80128ca:	4629      	mov	r1, r5
 80128cc:	2201      	movs	r2, #1
 80128ce:	4620      	mov	r0, r4
 80128d0:	f001 ffb6 	bl	8014840 <__lshift>
 80128d4:	4631      	mov	r1, r6
 80128d6:	4605      	mov	r5, r0
 80128d8:	f002 f822 	bl	8014920 <__mcmp>
 80128dc:	2800      	cmp	r0, #0
 80128de:	dd66      	ble.n	80129ae <_strtod_l+0x8de>
 80128e0:	9904      	ldr	r1, [sp, #16]
 80128e2:	4a53      	ldr	r2, [pc, #332]	; (8012a30 <_strtod_l+0x960>)
 80128e4:	465b      	mov	r3, fp
 80128e6:	2900      	cmp	r1, #0
 80128e8:	f000 8081 	beq.w	80129ee <_strtod_l+0x91e>
 80128ec:	ea02 010b 	and.w	r1, r2, fp
 80128f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80128f4:	dc7b      	bgt.n	80129ee <_strtod_l+0x91e>
 80128f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80128fa:	f77f aea9 	ble.w	8012650 <_strtod_l+0x580>
 80128fe:	4b4d      	ldr	r3, [pc, #308]	; (8012a34 <_strtod_l+0x964>)
 8012900:	4650      	mov	r0, sl
 8012902:	4659      	mov	r1, fp
 8012904:	2200      	movs	r2, #0
 8012906:	f7ed fea7 	bl	8000658 <__aeabi_dmul>
 801290a:	460b      	mov	r3, r1
 801290c:	4303      	orrs	r3, r0
 801290e:	bf08      	it	eq
 8012910:	2322      	moveq	r3, #34	; 0x22
 8012912:	4682      	mov	sl, r0
 8012914:	468b      	mov	fp, r1
 8012916:	bf08      	it	eq
 8012918:	6023      	streq	r3, [r4, #0]
 801291a:	e62b      	b.n	8012574 <_strtod_l+0x4a4>
 801291c:	f04f 32ff 	mov.w	r2, #4294967295
 8012920:	fa02 f303 	lsl.w	r3, r2, r3
 8012924:	ea03 0a0a 	and.w	sl, r3, sl
 8012928:	e6e3      	b.n	80126f2 <_strtod_l+0x622>
 801292a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801292e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8012932:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8012936:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801293a:	fa01 f308 	lsl.w	r3, r1, r8
 801293e:	9308      	str	r3, [sp, #32]
 8012940:	910d      	str	r1, [sp, #52]	; 0x34
 8012942:	e746      	b.n	80127d2 <_strtod_l+0x702>
 8012944:	2300      	movs	r3, #0
 8012946:	9308      	str	r3, [sp, #32]
 8012948:	2301      	movs	r3, #1
 801294a:	930d      	str	r3, [sp, #52]	; 0x34
 801294c:	e741      	b.n	80127d2 <_strtod_l+0x702>
 801294e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012950:	4642      	mov	r2, r8
 8012952:	4620      	mov	r0, r4
 8012954:	f001 ff74 	bl	8014840 <__lshift>
 8012958:	9018      	str	r0, [sp, #96]	; 0x60
 801295a:	2800      	cmp	r0, #0
 801295c:	f47f af6b 	bne.w	8012836 <_strtod_l+0x766>
 8012960:	e5fe      	b.n	8012560 <_strtod_l+0x490>
 8012962:	465f      	mov	r7, fp
 8012964:	d16e      	bne.n	8012a44 <_strtod_l+0x974>
 8012966:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012968:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801296c:	b342      	cbz	r2, 80129c0 <_strtod_l+0x8f0>
 801296e:	4a32      	ldr	r2, [pc, #200]	; (8012a38 <_strtod_l+0x968>)
 8012970:	4293      	cmp	r3, r2
 8012972:	d128      	bne.n	80129c6 <_strtod_l+0x8f6>
 8012974:	9b04      	ldr	r3, [sp, #16]
 8012976:	4651      	mov	r1, sl
 8012978:	b1eb      	cbz	r3, 80129b6 <_strtod_l+0x8e6>
 801297a:	4b2d      	ldr	r3, [pc, #180]	; (8012a30 <_strtod_l+0x960>)
 801297c:	403b      	ands	r3, r7
 801297e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012982:	f04f 32ff 	mov.w	r2, #4294967295
 8012986:	d819      	bhi.n	80129bc <_strtod_l+0x8ec>
 8012988:	0d1b      	lsrs	r3, r3, #20
 801298a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 801298e:	fa02 f303 	lsl.w	r3, r2, r3
 8012992:	4299      	cmp	r1, r3
 8012994:	d117      	bne.n	80129c6 <_strtod_l+0x8f6>
 8012996:	4b29      	ldr	r3, [pc, #164]	; (8012a3c <_strtod_l+0x96c>)
 8012998:	429f      	cmp	r7, r3
 801299a:	d102      	bne.n	80129a2 <_strtod_l+0x8d2>
 801299c:	3101      	adds	r1, #1
 801299e:	f43f addf 	beq.w	8012560 <_strtod_l+0x490>
 80129a2:	4b23      	ldr	r3, [pc, #140]	; (8012a30 <_strtod_l+0x960>)
 80129a4:	403b      	ands	r3, r7
 80129a6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80129aa:	f04f 0a00 	mov.w	sl, #0
 80129ae:	9b04      	ldr	r3, [sp, #16]
 80129b0:	2b00      	cmp	r3, #0
 80129b2:	d1a4      	bne.n	80128fe <_strtod_l+0x82e>
 80129b4:	e5de      	b.n	8012574 <_strtod_l+0x4a4>
 80129b6:	f04f 33ff 	mov.w	r3, #4294967295
 80129ba:	e7ea      	b.n	8012992 <_strtod_l+0x8c2>
 80129bc:	4613      	mov	r3, r2
 80129be:	e7e8      	b.n	8012992 <_strtod_l+0x8c2>
 80129c0:	ea53 030a 	orrs.w	r3, r3, sl
 80129c4:	d08c      	beq.n	80128e0 <_strtod_l+0x810>
 80129c6:	9b08      	ldr	r3, [sp, #32]
 80129c8:	b1db      	cbz	r3, 8012a02 <_strtod_l+0x932>
 80129ca:	423b      	tst	r3, r7
 80129cc:	d0ef      	beq.n	80129ae <_strtod_l+0x8de>
 80129ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80129d0:	9a04      	ldr	r2, [sp, #16]
 80129d2:	4650      	mov	r0, sl
 80129d4:	4659      	mov	r1, fp
 80129d6:	b1c3      	cbz	r3, 8012a0a <_strtod_l+0x93a>
 80129d8:	f7ff fb5b 	bl	8012092 <sulp>
 80129dc:	4602      	mov	r2, r0
 80129de:	460b      	mov	r3, r1
 80129e0:	ec51 0b18 	vmov	r0, r1, d8
 80129e4:	f7ed fc82 	bl	80002ec <__adddf3>
 80129e8:	4682      	mov	sl, r0
 80129ea:	468b      	mov	fp, r1
 80129ec:	e7df      	b.n	80129ae <_strtod_l+0x8de>
 80129ee:	4013      	ands	r3, r2
 80129f0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80129f4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80129f8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80129fc:	f04f 3aff 	mov.w	sl, #4294967295
 8012a00:	e7d5      	b.n	80129ae <_strtod_l+0x8de>
 8012a02:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012a04:	ea13 0f0a 	tst.w	r3, sl
 8012a08:	e7e0      	b.n	80129cc <_strtod_l+0x8fc>
 8012a0a:	f7ff fb42 	bl	8012092 <sulp>
 8012a0e:	4602      	mov	r2, r0
 8012a10:	460b      	mov	r3, r1
 8012a12:	ec51 0b18 	vmov	r0, r1, d8
 8012a16:	f7ed fc67 	bl	80002e8 <__aeabi_dsub>
 8012a1a:	2200      	movs	r2, #0
 8012a1c:	2300      	movs	r3, #0
 8012a1e:	4682      	mov	sl, r0
 8012a20:	468b      	mov	fp, r1
 8012a22:	f7ee f881 	bl	8000b28 <__aeabi_dcmpeq>
 8012a26:	2800      	cmp	r0, #0
 8012a28:	d0c1      	beq.n	80129ae <_strtod_l+0x8de>
 8012a2a:	e611      	b.n	8012650 <_strtod_l+0x580>
 8012a2c:	fffffc02 	.word	0xfffffc02
 8012a30:	7ff00000 	.word	0x7ff00000
 8012a34:	39500000 	.word	0x39500000
 8012a38:	000fffff 	.word	0x000fffff
 8012a3c:	7fefffff 	.word	0x7fefffff
 8012a40:	08017978 	.word	0x08017978
 8012a44:	4631      	mov	r1, r6
 8012a46:	4628      	mov	r0, r5
 8012a48:	f002 f8e8 	bl	8014c1c <__ratio>
 8012a4c:	ec59 8b10 	vmov	r8, r9, d0
 8012a50:	ee10 0a10 	vmov	r0, s0
 8012a54:	2200      	movs	r2, #0
 8012a56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012a5a:	4649      	mov	r1, r9
 8012a5c:	f7ee f878 	bl	8000b50 <__aeabi_dcmple>
 8012a60:	2800      	cmp	r0, #0
 8012a62:	d07a      	beq.n	8012b5a <_strtod_l+0xa8a>
 8012a64:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d04a      	beq.n	8012b00 <_strtod_l+0xa30>
 8012a6a:	4b95      	ldr	r3, [pc, #596]	; (8012cc0 <_strtod_l+0xbf0>)
 8012a6c:	2200      	movs	r2, #0
 8012a6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012a72:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8012cc0 <_strtod_l+0xbf0>
 8012a76:	f04f 0800 	mov.w	r8, #0
 8012a7a:	4b92      	ldr	r3, [pc, #584]	; (8012cc4 <_strtod_l+0xbf4>)
 8012a7c:	403b      	ands	r3, r7
 8012a7e:	930d      	str	r3, [sp, #52]	; 0x34
 8012a80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012a82:	4b91      	ldr	r3, [pc, #580]	; (8012cc8 <_strtod_l+0xbf8>)
 8012a84:	429a      	cmp	r2, r3
 8012a86:	f040 80b0 	bne.w	8012bea <_strtod_l+0xb1a>
 8012a8a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012a8e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8012a92:	ec4b ab10 	vmov	d0, sl, fp
 8012a96:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012a9a:	f001 ffe7 	bl	8014a6c <__ulp>
 8012a9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012aa2:	ec53 2b10 	vmov	r2, r3, d0
 8012aa6:	f7ed fdd7 	bl	8000658 <__aeabi_dmul>
 8012aaa:	4652      	mov	r2, sl
 8012aac:	465b      	mov	r3, fp
 8012aae:	f7ed fc1d 	bl	80002ec <__adddf3>
 8012ab2:	460b      	mov	r3, r1
 8012ab4:	4983      	ldr	r1, [pc, #524]	; (8012cc4 <_strtod_l+0xbf4>)
 8012ab6:	4a85      	ldr	r2, [pc, #532]	; (8012ccc <_strtod_l+0xbfc>)
 8012ab8:	4019      	ands	r1, r3
 8012aba:	4291      	cmp	r1, r2
 8012abc:	4682      	mov	sl, r0
 8012abe:	d960      	bls.n	8012b82 <_strtod_l+0xab2>
 8012ac0:	ee18 3a90 	vmov	r3, s17
 8012ac4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8012ac8:	4293      	cmp	r3, r2
 8012aca:	d104      	bne.n	8012ad6 <_strtod_l+0xa06>
 8012acc:	ee18 3a10 	vmov	r3, s16
 8012ad0:	3301      	adds	r3, #1
 8012ad2:	f43f ad45 	beq.w	8012560 <_strtod_l+0x490>
 8012ad6:	f8df b200 	ldr.w	fp, [pc, #512]	; 8012cd8 <_strtod_l+0xc08>
 8012ada:	f04f 3aff 	mov.w	sl, #4294967295
 8012ade:	9918      	ldr	r1, [sp, #96]	; 0x60
 8012ae0:	4620      	mov	r0, r4
 8012ae2:	f001 fc91 	bl	8014408 <_Bfree>
 8012ae6:	9905      	ldr	r1, [sp, #20]
 8012ae8:	4620      	mov	r0, r4
 8012aea:	f001 fc8d 	bl	8014408 <_Bfree>
 8012aee:	4631      	mov	r1, r6
 8012af0:	4620      	mov	r0, r4
 8012af2:	f001 fc89 	bl	8014408 <_Bfree>
 8012af6:	4629      	mov	r1, r5
 8012af8:	4620      	mov	r0, r4
 8012afa:	f001 fc85 	bl	8014408 <_Bfree>
 8012afe:	e61a      	b.n	8012736 <_strtod_l+0x666>
 8012b00:	f1ba 0f00 	cmp.w	sl, #0
 8012b04:	d11b      	bne.n	8012b3e <_strtod_l+0xa6e>
 8012b06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012b0a:	b9f3      	cbnz	r3, 8012b4a <_strtod_l+0xa7a>
 8012b0c:	4b6c      	ldr	r3, [pc, #432]	; (8012cc0 <_strtod_l+0xbf0>)
 8012b0e:	2200      	movs	r2, #0
 8012b10:	4640      	mov	r0, r8
 8012b12:	4649      	mov	r1, r9
 8012b14:	f7ee f812 	bl	8000b3c <__aeabi_dcmplt>
 8012b18:	b9d0      	cbnz	r0, 8012b50 <_strtod_l+0xa80>
 8012b1a:	4640      	mov	r0, r8
 8012b1c:	4649      	mov	r1, r9
 8012b1e:	4b6c      	ldr	r3, [pc, #432]	; (8012cd0 <_strtod_l+0xc00>)
 8012b20:	2200      	movs	r2, #0
 8012b22:	f7ed fd99 	bl	8000658 <__aeabi_dmul>
 8012b26:	4680      	mov	r8, r0
 8012b28:	4689      	mov	r9, r1
 8012b2a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012b2e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8012b32:	9315      	str	r3, [sp, #84]	; 0x54
 8012b34:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8012b38:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012b3c:	e79d      	b.n	8012a7a <_strtod_l+0x9aa>
 8012b3e:	f1ba 0f01 	cmp.w	sl, #1
 8012b42:	d102      	bne.n	8012b4a <_strtod_l+0xa7a>
 8012b44:	2f00      	cmp	r7, #0
 8012b46:	f43f ad83 	beq.w	8012650 <_strtod_l+0x580>
 8012b4a:	4b62      	ldr	r3, [pc, #392]	; (8012cd4 <_strtod_l+0xc04>)
 8012b4c:	2200      	movs	r2, #0
 8012b4e:	e78e      	b.n	8012a6e <_strtod_l+0x99e>
 8012b50:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8012cd0 <_strtod_l+0xc00>
 8012b54:	f04f 0800 	mov.w	r8, #0
 8012b58:	e7e7      	b.n	8012b2a <_strtod_l+0xa5a>
 8012b5a:	4b5d      	ldr	r3, [pc, #372]	; (8012cd0 <_strtod_l+0xc00>)
 8012b5c:	4640      	mov	r0, r8
 8012b5e:	4649      	mov	r1, r9
 8012b60:	2200      	movs	r2, #0
 8012b62:	f7ed fd79 	bl	8000658 <__aeabi_dmul>
 8012b66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012b68:	4680      	mov	r8, r0
 8012b6a:	4689      	mov	r9, r1
 8012b6c:	b933      	cbnz	r3, 8012b7c <_strtod_l+0xaac>
 8012b6e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012b72:	900e      	str	r0, [sp, #56]	; 0x38
 8012b74:	930f      	str	r3, [sp, #60]	; 0x3c
 8012b76:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8012b7a:	e7dd      	b.n	8012b38 <_strtod_l+0xa68>
 8012b7c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8012b80:	e7f9      	b.n	8012b76 <_strtod_l+0xaa6>
 8012b82:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8012b86:	9b04      	ldr	r3, [sp, #16]
 8012b88:	2b00      	cmp	r3, #0
 8012b8a:	d1a8      	bne.n	8012ade <_strtod_l+0xa0e>
 8012b8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012b90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012b92:	0d1b      	lsrs	r3, r3, #20
 8012b94:	051b      	lsls	r3, r3, #20
 8012b96:	429a      	cmp	r2, r3
 8012b98:	d1a1      	bne.n	8012ade <_strtod_l+0xa0e>
 8012b9a:	4640      	mov	r0, r8
 8012b9c:	4649      	mov	r1, r9
 8012b9e:	f7ee f8bb 	bl	8000d18 <__aeabi_d2lz>
 8012ba2:	f7ed fd2b 	bl	80005fc <__aeabi_l2d>
 8012ba6:	4602      	mov	r2, r0
 8012ba8:	460b      	mov	r3, r1
 8012baa:	4640      	mov	r0, r8
 8012bac:	4649      	mov	r1, r9
 8012bae:	f7ed fb9b 	bl	80002e8 <__aeabi_dsub>
 8012bb2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8012bb4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012bb8:	ea43 030a 	orr.w	r3, r3, sl
 8012bbc:	4313      	orrs	r3, r2
 8012bbe:	4680      	mov	r8, r0
 8012bc0:	4689      	mov	r9, r1
 8012bc2:	d055      	beq.n	8012c70 <_strtod_l+0xba0>
 8012bc4:	a336      	add	r3, pc, #216	; (adr r3, 8012ca0 <_strtod_l+0xbd0>)
 8012bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bca:	f7ed ffb7 	bl	8000b3c <__aeabi_dcmplt>
 8012bce:	2800      	cmp	r0, #0
 8012bd0:	f47f acd0 	bne.w	8012574 <_strtod_l+0x4a4>
 8012bd4:	a334      	add	r3, pc, #208	; (adr r3, 8012ca8 <_strtod_l+0xbd8>)
 8012bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bda:	4640      	mov	r0, r8
 8012bdc:	4649      	mov	r1, r9
 8012bde:	f7ed ffcb 	bl	8000b78 <__aeabi_dcmpgt>
 8012be2:	2800      	cmp	r0, #0
 8012be4:	f43f af7b 	beq.w	8012ade <_strtod_l+0xa0e>
 8012be8:	e4c4      	b.n	8012574 <_strtod_l+0x4a4>
 8012bea:	9b04      	ldr	r3, [sp, #16]
 8012bec:	b333      	cbz	r3, 8012c3c <_strtod_l+0xb6c>
 8012bee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012bf0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012bf4:	d822      	bhi.n	8012c3c <_strtod_l+0xb6c>
 8012bf6:	a32e      	add	r3, pc, #184	; (adr r3, 8012cb0 <_strtod_l+0xbe0>)
 8012bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bfc:	4640      	mov	r0, r8
 8012bfe:	4649      	mov	r1, r9
 8012c00:	f7ed ffa6 	bl	8000b50 <__aeabi_dcmple>
 8012c04:	b1a0      	cbz	r0, 8012c30 <_strtod_l+0xb60>
 8012c06:	4649      	mov	r1, r9
 8012c08:	4640      	mov	r0, r8
 8012c0a:	f7ed fffd 	bl	8000c08 <__aeabi_d2uiz>
 8012c0e:	2801      	cmp	r0, #1
 8012c10:	bf38      	it	cc
 8012c12:	2001      	movcc	r0, #1
 8012c14:	f7ed fca6 	bl	8000564 <__aeabi_ui2d>
 8012c18:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012c1a:	4680      	mov	r8, r0
 8012c1c:	4689      	mov	r9, r1
 8012c1e:	bb23      	cbnz	r3, 8012c6a <_strtod_l+0xb9a>
 8012c20:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012c24:	9010      	str	r0, [sp, #64]	; 0x40
 8012c26:	9311      	str	r3, [sp, #68]	; 0x44
 8012c28:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012c2c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012c30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012c32:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012c34:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8012c38:	1a9b      	subs	r3, r3, r2
 8012c3a:	9309      	str	r3, [sp, #36]	; 0x24
 8012c3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012c40:	eeb0 0a48 	vmov.f32	s0, s16
 8012c44:	eef0 0a68 	vmov.f32	s1, s17
 8012c48:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012c4c:	f001 ff0e 	bl	8014a6c <__ulp>
 8012c50:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012c54:	ec53 2b10 	vmov	r2, r3, d0
 8012c58:	f7ed fcfe 	bl	8000658 <__aeabi_dmul>
 8012c5c:	ec53 2b18 	vmov	r2, r3, d8
 8012c60:	f7ed fb44 	bl	80002ec <__adddf3>
 8012c64:	4682      	mov	sl, r0
 8012c66:	468b      	mov	fp, r1
 8012c68:	e78d      	b.n	8012b86 <_strtod_l+0xab6>
 8012c6a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8012c6e:	e7db      	b.n	8012c28 <_strtod_l+0xb58>
 8012c70:	a311      	add	r3, pc, #68	; (adr r3, 8012cb8 <_strtod_l+0xbe8>)
 8012c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c76:	f7ed ff61 	bl	8000b3c <__aeabi_dcmplt>
 8012c7a:	e7b2      	b.n	8012be2 <_strtod_l+0xb12>
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	930a      	str	r3, [sp, #40]	; 0x28
 8012c80:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8012c82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012c84:	6013      	str	r3, [r2, #0]
 8012c86:	f7ff ba6b 	b.w	8012160 <_strtod_l+0x90>
 8012c8a:	2a65      	cmp	r2, #101	; 0x65
 8012c8c:	f43f ab5f 	beq.w	801234e <_strtod_l+0x27e>
 8012c90:	2a45      	cmp	r2, #69	; 0x45
 8012c92:	f43f ab5c 	beq.w	801234e <_strtod_l+0x27e>
 8012c96:	2301      	movs	r3, #1
 8012c98:	f7ff bb94 	b.w	80123c4 <_strtod_l+0x2f4>
 8012c9c:	f3af 8000 	nop.w
 8012ca0:	94a03595 	.word	0x94a03595
 8012ca4:	3fdfffff 	.word	0x3fdfffff
 8012ca8:	35afe535 	.word	0x35afe535
 8012cac:	3fe00000 	.word	0x3fe00000
 8012cb0:	ffc00000 	.word	0xffc00000
 8012cb4:	41dfffff 	.word	0x41dfffff
 8012cb8:	94a03595 	.word	0x94a03595
 8012cbc:	3fcfffff 	.word	0x3fcfffff
 8012cc0:	3ff00000 	.word	0x3ff00000
 8012cc4:	7ff00000 	.word	0x7ff00000
 8012cc8:	7fe00000 	.word	0x7fe00000
 8012ccc:	7c9fffff 	.word	0x7c9fffff
 8012cd0:	3fe00000 	.word	0x3fe00000
 8012cd4:	bff00000 	.word	0xbff00000
 8012cd8:	7fefffff 	.word	0x7fefffff

08012cdc <_strtod_r>:
 8012cdc:	4b01      	ldr	r3, [pc, #4]	; (8012ce4 <_strtod_r+0x8>)
 8012cde:	f7ff b9f7 	b.w	80120d0 <_strtod_l>
 8012ce2:	bf00      	nop
 8012ce4:	200004c4 	.word	0x200004c4

08012ce8 <strtok>:
 8012ce8:	4b16      	ldr	r3, [pc, #88]	; (8012d44 <strtok+0x5c>)
 8012cea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012cec:	681e      	ldr	r6, [r3, #0]
 8012cee:	6db4      	ldr	r4, [r6, #88]	; 0x58
 8012cf0:	4605      	mov	r5, r0
 8012cf2:	b9fc      	cbnz	r4, 8012d34 <strtok+0x4c>
 8012cf4:	2050      	movs	r0, #80	; 0x50
 8012cf6:	9101      	str	r1, [sp, #4]
 8012cf8:	f7fe f9a4 	bl	8011044 <malloc>
 8012cfc:	9901      	ldr	r1, [sp, #4]
 8012cfe:	65b0      	str	r0, [r6, #88]	; 0x58
 8012d00:	4602      	mov	r2, r0
 8012d02:	b920      	cbnz	r0, 8012d0e <strtok+0x26>
 8012d04:	4b10      	ldr	r3, [pc, #64]	; (8012d48 <strtok+0x60>)
 8012d06:	4811      	ldr	r0, [pc, #68]	; (8012d4c <strtok+0x64>)
 8012d08:	2157      	movs	r1, #87	; 0x57
 8012d0a:	f000 f8df 	bl	8012ecc <__assert_func>
 8012d0e:	e9c0 4400 	strd	r4, r4, [r0]
 8012d12:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8012d16:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8012d1a:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8012d1e:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8012d22:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8012d26:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8012d2a:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8012d2e:	6184      	str	r4, [r0, #24]
 8012d30:	7704      	strb	r4, [r0, #28]
 8012d32:	6244      	str	r4, [r0, #36]	; 0x24
 8012d34:	6db2      	ldr	r2, [r6, #88]	; 0x58
 8012d36:	2301      	movs	r3, #1
 8012d38:	4628      	mov	r0, r5
 8012d3a:	b002      	add	sp, #8
 8012d3c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8012d40:	f000 b806 	b.w	8012d50 <__strtok_r>
 8012d44:	2000045c 	.word	0x2000045c
 8012d48:	080179a0 	.word	0x080179a0
 8012d4c:	080179b7 	.word	0x080179b7

08012d50 <__strtok_r>:
 8012d50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012d52:	b908      	cbnz	r0, 8012d58 <__strtok_r+0x8>
 8012d54:	6810      	ldr	r0, [r2, #0]
 8012d56:	b188      	cbz	r0, 8012d7c <__strtok_r+0x2c>
 8012d58:	4604      	mov	r4, r0
 8012d5a:	4620      	mov	r0, r4
 8012d5c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012d60:	460f      	mov	r7, r1
 8012d62:	f817 6b01 	ldrb.w	r6, [r7], #1
 8012d66:	b91e      	cbnz	r6, 8012d70 <__strtok_r+0x20>
 8012d68:	b965      	cbnz	r5, 8012d84 <__strtok_r+0x34>
 8012d6a:	6015      	str	r5, [r2, #0]
 8012d6c:	4628      	mov	r0, r5
 8012d6e:	e005      	b.n	8012d7c <__strtok_r+0x2c>
 8012d70:	42b5      	cmp	r5, r6
 8012d72:	d1f6      	bne.n	8012d62 <__strtok_r+0x12>
 8012d74:	2b00      	cmp	r3, #0
 8012d76:	d1f0      	bne.n	8012d5a <__strtok_r+0xa>
 8012d78:	6014      	str	r4, [r2, #0]
 8012d7a:	7003      	strb	r3, [r0, #0]
 8012d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012d7e:	461c      	mov	r4, r3
 8012d80:	e00c      	b.n	8012d9c <__strtok_r+0x4c>
 8012d82:	b915      	cbnz	r5, 8012d8a <__strtok_r+0x3a>
 8012d84:	f814 3b01 	ldrb.w	r3, [r4], #1
 8012d88:	460e      	mov	r6, r1
 8012d8a:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012d8e:	42ab      	cmp	r3, r5
 8012d90:	d1f7      	bne.n	8012d82 <__strtok_r+0x32>
 8012d92:	2b00      	cmp	r3, #0
 8012d94:	d0f3      	beq.n	8012d7e <__strtok_r+0x2e>
 8012d96:	2300      	movs	r3, #0
 8012d98:	f804 3c01 	strb.w	r3, [r4, #-1]
 8012d9c:	6014      	str	r4, [r2, #0]
 8012d9e:	e7ed      	b.n	8012d7c <__strtok_r+0x2c>

08012da0 <_strtol_l.constprop.0>:
 8012da0:	2b01      	cmp	r3, #1
 8012da2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012da6:	d001      	beq.n	8012dac <_strtol_l.constprop.0+0xc>
 8012da8:	2b24      	cmp	r3, #36	; 0x24
 8012daa:	d906      	bls.n	8012dba <_strtol_l.constprop.0+0x1a>
 8012dac:	f7fe f920 	bl	8010ff0 <__errno>
 8012db0:	2316      	movs	r3, #22
 8012db2:	6003      	str	r3, [r0, #0]
 8012db4:	2000      	movs	r0, #0
 8012db6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012dba:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8012ea0 <_strtol_l.constprop.0+0x100>
 8012dbe:	460d      	mov	r5, r1
 8012dc0:	462e      	mov	r6, r5
 8012dc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012dc6:	f814 700c 	ldrb.w	r7, [r4, ip]
 8012dca:	f017 0708 	ands.w	r7, r7, #8
 8012dce:	d1f7      	bne.n	8012dc0 <_strtol_l.constprop.0+0x20>
 8012dd0:	2c2d      	cmp	r4, #45	; 0x2d
 8012dd2:	d132      	bne.n	8012e3a <_strtol_l.constprop.0+0x9a>
 8012dd4:	782c      	ldrb	r4, [r5, #0]
 8012dd6:	2701      	movs	r7, #1
 8012dd8:	1cb5      	adds	r5, r6, #2
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d05b      	beq.n	8012e96 <_strtol_l.constprop.0+0xf6>
 8012dde:	2b10      	cmp	r3, #16
 8012de0:	d109      	bne.n	8012df6 <_strtol_l.constprop.0+0x56>
 8012de2:	2c30      	cmp	r4, #48	; 0x30
 8012de4:	d107      	bne.n	8012df6 <_strtol_l.constprop.0+0x56>
 8012de6:	782c      	ldrb	r4, [r5, #0]
 8012de8:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8012dec:	2c58      	cmp	r4, #88	; 0x58
 8012dee:	d14d      	bne.n	8012e8c <_strtol_l.constprop.0+0xec>
 8012df0:	786c      	ldrb	r4, [r5, #1]
 8012df2:	2310      	movs	r3, #16
 8012df4:	3502      	adds	r5, #2
 8012df6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8012dfa:	f108 38ff 	add.w	r8, r8, #4294967295
 8012dfe:	f04f 0c00 	mov.w	ip, #0
 8012e02:	fbb8 f9f3 	udiv	r9, r8, r3
 8012e06:	4666      	mov	r6, ip
 8012e08:	fb03 8a19 	mls	sl, r3, r9, r8
 8012e0c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8012e10:	f1be 0f09 	cmp.w	lr, #9
 8012e14:	d816      	bhi.n	8012e44 <_strtol_l.constprop.0+0xa4>
 8012e16:	4674      	mov	r4, lr
 8012e18:	42a3      	cmp	r3, r4
 8012e1a:	dd24      	ble.n	8012e66 <_strtol_l.constprop.0+0xc6>
 8012e1c:	f1bc 0f00 	cmp.w	ip, #0
 8012e20:	db1e      	blt.n	8012e60 <_strtol_l.constprop.0+0xc0>
 8012e22:	45b1      	cmp	r9, r6
 8012e24:	d31c      	bcc.n	8012e60 <_strtol_l.constprop.0+0xc0>
 8012e26:	d101      	bne.n	8012e2c <_strtol_l.constprop.0+0x8c>
 8012e28:	45a2      	cmp	sl, r4
 8012e2a:	db19      	blt.n	8012e60 <_strtol_l.constprop.0+0xc0>
 8012e2c:	fb06 4603 	mla	r6, r6, r3, r4
 8012e30:	f04f 0c01 	mov.w	ip, #1
 8012e34:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012e38:	e7e8      	b.n	8012e0c <_strtol_l.constprop.0+0x6c>
 8012e3a:	2c2b      	cmp	r4, #43	; 0x2b
 8012e3c:	bf04      	itt	eq
 8012e3e:	782c      	ldrbeq	r4, [r5, #0]
 8012e40:	1cb5      	addeq	r5, r6, #2
 8012e42:	e7ca      	b.n	8012dda <_strtol_l.constprop.0+0x3a>
 8012e44:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8012e48:	f1be 0f19 	cmp.w	lr, #25
 8012e4c:	d801      	bhi.n	8012e52 <_strtol_l.constprop.0+0xb2>
 8012e4e:	3c37      	subs	r4, #55	; 0x37
 8012e50:	e7e2      	b.n	8012e18 <_strtol_l.constprop.0+0x78>
 8012e52:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8012e56:	f1be 0f19 	cmp.w	lr, #25
 8012e5a:	d804      	bhi.n	8012e66 <_strtol_l.constprop.0+0xc6>
 8012e5c:	3c57      	subs	r4, #87	; 0x57
 8012e5e:	e7db      	b.n	8012e18 <_strtol_l.constprop.0+0x78>
 8012e60:	f04f 3cff 	mov.w	ip, #4294967295
 8012e64:	e7e6      	b.n	8012e34 <_strtol_l.constprop.0+0x94>
 8012e66:	f1bc 0f00 	cmp.w	ip, #0
 8012e6a:	da05      	bge.n	8012e78 <_strtol_l.constprop.0+0xd8>
 8012e6c:	2322      	movs	r3, #34	; 0x22
 8012e6e:	6003      	str	r3, [r0, #0]
 8012e70:	4646      	mov	r6, r8
 8012e72:	b942      	cbnz	r2, 8012e86 <_strtol_l.constprop.0+0xe6>
 8012e74:	4630      	mov	r0, r6
 8012e76:	e79e      	b.n	8012db6 <_strtol_l.constprop.0+0x16>
 8012e78:	b107      	cbz	r7, 8012e7c <_strtol_l.constprop.0+0xdc>
 8012e7a:	4276      	negs	r6, r6
 8012e7c:	2a00      	cmp	r2, #0
 8012e7e:	d0f9      	beq.n	8012e74 <_strtol_l.constprop.0+0xd4>
 8012e80:	f1bc 0f00 	cmp.w	ip, #0
 8012e84:	d000      	beq.n	8012e88 <_strtol_l.constprop.0+0xe8>
 8012e86:	1e69      	subs	r1, r5, #1
 8012e88:	6011      	str	r1, [r2, #0]
 8012e8a:	e7f3      	b.n	8012e74 <_strtol_l.constprop.0+0xd4>
 8012e8c:	2430      	movs	r4, #48	; 0x30
 8012e8e:	2b00      	cmp	r3, #0
 8012e90:	d1b1      	bne.n	8012df6 <_strtol_l.constprop.0+0x56>
 8012e92:	2308      	movs	r3, #8
 8012e94:	e7af      	b.n	8012df6 <_strtol_l.constprop.0+0x56>
 8012e96:	2c30      	cmp	r4, #48	; 0x30
 8012e98:	d0a5      	beq.n	8012de6 <_strtol_l.constprop.0+0x46>
 8012e9a:	230a      	movs	r3, #10
 8012e9c:	e7ab      	b.n	8012df6 <_strtol_l.constprop.0+0x56>
 8012e9e:	bf00      	nop
 8012ea0:	08017a51 	.word	0x08017a51

08012ea4 <_strtol_r>:
 8012ea4:	f7ff bf7c 	b.w	8012da0 <_strtol_l.constprop.0>

08012ea8 <_write_r>:
 8012ea8:	b538      	push	{r3, r4, r5, lr}
 8012eaa:	4d07      	ldr	r5, [pc, #28]	; (8012ec8 <_write_r+0x20>)
 8012eac:	4604      	mov	r4, r0
 8012eae:	4608      	mov	r0, r1
 8012eb0:	4611      	mov	r1, r2
 8012eb2:	2200      	movs	r2, #0
 8012eb4:	602a      	str	r2, [r5, #0]
 8012eb6:	461a      	mov	r2, r3
 8012eb8:	f004 f958 	bl	801716c <_write>
 8012ebc:	1c43      	adds	r3, r0, #1
 8012ebe:	d102      	bne.n	8012ec6 <_write_r+0x1e>
 8012ec0:	682b      	ldr	r3, [r5, #0]
 8012ec2:	b103      	cbz	r3, 8012ec6 <_write_r+0x1e>
 8012ec4:	6023      	str	r3, [r4, #0]
 8012ec6:	bd38      	pop	{r3, r4, r5, pc}
 8012ec8:	2000a314 	.word	0x2000a314

08012ecc <__assert_func>:
 8012ecc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012ece:	4614      	mov	r4, r2
 8012ed0:	461a      	mov	r2, r3
 8012ed2:	4b09      	ldr	r3, [pc, #36]	; (8012ef8 <__assert_func+0x2c>)
 8012ed4:	681b      	ldr	r3, [r3, #0]
 8012ed6:	4605      	mov	r5, r0
 8012ed8:	68d8      	ldr	r0, [r3, #12]
 8012eda:	b14c      	cbz	r4, 8012ef0 <__assert_func+0x24>
 8012edc:	4b07      	ldr	r3, [pc, #28]	; (8012efc <__assert_func+0x30>)
 8012ede:	9100      	str	r1, [sp, #0]
 8012ee0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012ee4:	4906      	ldr	r1, [pc, #24]	; (8012f00 <__assert_func+0x34>)
 8012ee6:	462b      	mov	r3, r5
 8012ee8:	f000 fe98 	bl	8013c1c <fiprintf>
 8012eec:	f002 ff10 	bl	8015d10 <abort>
 8012ef0:	4b04      	ldr	r3, [pc, #16]	; (8012f04 <__assert_func+0x38>)
 8012ef2:	461c      	mov	r4, r3
 8012ef4:	e7f3      	b.n	8012ede <__assert_func+0x12>
 8012ef6:	bf00      	nop
 8012ef8:	2000045c 	.word	0x2000045c
 8012efc:	08017a14 	.word	0x08017a14
 8012f00:	08017a21 	.word	0x08017a21
 8012f04:	08017a4f 	.word	0x08017a4f

08012f08 <_close_r>:
 8012f08:	b538      	push	{r3, r4, r5, lr}
 8012f0a:	4d06      	ldr	r5, [pc, #24]	; (8012f24 <_close_r+0x1c>)
 8012f0c:	2300      	movs	r3, #0
 8012f0e:	4604      	mov	r4, r0
 8012f10:	4608      	mov	r0, r1
 8012f12:	602b      	str	r3, [r5, #0]
 8012f14:	f004 f8f2 	bl	80170fc <_close>
 8012f18:	1c43      	adds	r3, r0, #1
 8012f1a:	d102      	bne.n	8012f22 <_close_r+0x1a>
 8012f1c:	682b      	ldr	r3, [r5, #0]
 8012f1e:	b103      	cbz	r3, 8012f22 <_close_r+0x1a>
 8012f20:	6023      	str	r3, [r4, #0]
 8012f22:	bd38      	pop	{r3, r4, r5, pc}
 8012f24:	2000a314 	.word	0x2000a314

08012f28 <quorem>:
 8012f28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f2c:	6903      	ldr	r3, [r0, #16]
 8012f2e:	690c      	ldr	r4, [r1, #16]
 8012f30:	42a3      	cmp	r3, r4
 8012f32:	4607      	mov	r7, r0
 8012f34:	f2c0 8081 	blt.w	801303a <quorem+0x112>
 8012f38:	3c01      	subs	r4, #1
 8012f3a:	f101 0814 	add.w	r8, r1, #20
 8012f3e:	f100 0514 	add.w	r5, r0, #20
 8012f42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012f46:	9301      	str	r3, [sp, #4]
 8012f48:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012f4c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012f50:	3301      	adds	r3, #1
 8012f52:	429a      	cmp	r2, r3
 8012f54:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012f58:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012f5c:	fbb2 f6f3 	udiv	r6, r2, r3
 8012f60:	d331      	bcc.n	8012fc6 <quorem+0x9e>
 8012f62:	f04f 0e00 	mov.w	lr, #0
 8012f66:	4640      	mov	r0, r8
 8012f68:	46ac      	mov	ip, r5
 8012f6a:	46f2      	mov	sl, lr
 8012f6c:	f850 2b04 	ldr.w	r2, [r0], #4
 8012f70:	b293      	uxth	r3, r2
 8012f72:	fb06 e303 	mla	r3, r6, r3, lr
 8012f76:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012f7a:	b29b      	uxth	r3, r3
 8012f7c:	ebaa 0303 	sub.w	r3, sl, r3
 8012f80:	f8dc a000 	ldr.w	sl, [ip]
 8012f84:	0c12      	lsrs	r2, r2, #16
 8012f86:	fa13 f38a 	uxtah	r3, r3, sl
 8012f8a:	fb06 e202 	mla	r2, r6, r2, lr
 8012f8e:	9300      	str	r3, [sp, #0]
 8012f90:	9b00      	ldr	r3, [sp, #0]
 8012f92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012f96:	b292      	uxth	r2, r2
 8012f98:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012f9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012fa0:	f8bd 3000 	ldrh.w	r3, [sp]
 8012fa4:	4581      	cmp	r9, r0
 8012fa6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012faa:	f84c 3b04 	str.w	r3, [ip], #4
 8012fae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012fb2:	d2db      	bcs.n	8012f6c <quorem+0x44>
 8012fb4:	f855 300b 	ldr.w	r3, [r5, fp]
 8012fb8:	b92b      	cbnz	r3, 8012fc6 <quorem+0x9e>
 8012fba:	9b01      	ldr	r3, [sp, #4]
 8012fbc:	3b04      	subs	r3, #4
 8012fbe:	429d      	cmp	r5, r3
 8012fc0:	461a      	mov	r2, r3
 8012fc2:	d32e      	bcc.n	8013022 <quorem+0xfa>
 8012fc4:	613c      	str	r4, [r7, #16]
 8012fc6:	4638      	mov	r0, r7
 8012fc8:	f001 fcaa 	bl	8014920 <__mcmp>
 8012fcc:	2800      	cmp	r0, #0
 8012fce:	db24      	blt.n	801301a <quorem+0xf2>
 8012fd0:	3601      	adds	r6, #1
 8012fd2:	4628      	mov	r0, r5
 8012fd4:	f04f 0c00 	mov.w	ip, #0
 8012fd8:	f858 2b04 	ldr.w	r2, [r8], #4
 8012fdc:	f8d0 e000 	ldr.w	lr, [r0]
 8012fe0:	b293      	uxth	r3, r2
 8012fe2:	ebac 0303 	sub.w	r3, ip, r3
 8012fe6:	0c12      	lsrs	r2, r2, #16
 8012fe8:	fa13 f38e 	uxtah	r3, r3, lr
 8012fec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012ff0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012ff4:	b29b      	uxth	r3, r3
 8012ff6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012ffa:	45c1      	cmp	r9, r8
 8012ffc:	f840 3b04 	str.w	r3, [r0], #4
 8013000:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013004:	d2e8      	bcs.n	8012fd8 <quorem+0xb0>
 8013006:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801300a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801300e:	b922      	cbnz	r2, 801301a <quorem+0xf2>
 8013010:	3b04      	subs	r3, #4
 8013012:	429d      	cmp	r5, r3
 8013014:	461a      	mov	r2, r3
 8013016:	d30a      	bcc.n	801302e <quorem+0x106>
 8013018:	613c      	str	r4, [r7, #16]
 801301a:	4630      	mov	r0, r6
 801301c:	b003      	add	sp, #12
 801301e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013022:	6812      	ldr	r2, [r2, #0]
 8013024:	3b04      	subs	r3, #4
 8013026:	2a00      	cmp	r2, #0
 8013028:	d1cc      	bne.n	8012fc4 <quorem+0x9c>
 801302a:	3c01      	subs	r4, #1
 801302c:	e7c7      	b.n	8012fbe <quorem+0x96>
 801302e:	6812      	ldr	r2, [r2, #0]
 8013030:	3b04      	subs	r3, #4
 8013032:	2a00      	cmp	r2, #0
 8013034:	d1f0      	bne.n	8013018 <quorem+0xf0>
 8013036:	3c01      	subs	r4, #1
 8013038:	e7eb      	b.n	8013012 <quorem+0xea>
 801303a:	2000      	movs	r0, #0
 801303c:	e7ee      	b.n	801301c <quorem+0xf4>
	...

08013040 <_dtoa_r>:
 8013040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013044:	ed2d 8b04 	vpush	{d8-d9}
 8013048:	ec57 6b10 	vmov	r6, r7, d0
 801304c:	b093      	sub	sp, #76	; 0x4c
 801304e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013050:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013054:	9106      	str	r1, [sp, #24]
 8013056:	ee10 aa10 	vmov	sl, s0
 801305a:	4604      	mov	r4, r0
 801305c:	9209      	str	r2, [sp, #36]	; 0x24
 801305e:	930c      	str	r3, [sp, #48]	; 0x30
 8013060:	46bb      	mov	fp, r7
 8013062:	b975      	cbnz	r5, 8013082 <_dtoa_r+0x42>
 8013064:	2010      	movs	r0, #16
 8013066:	f7fd ffed 	bl	8011044 <malloc>
 801306a:	4602      	mov	r2, r0
 801306c:	6260      	str	r0, [r4, #36]	; 0x24
 801306e:	b920      	cbnz	r0, 801307a <_dtoa_r+0x3a>
 8013070:	4ba7      	ldr	r3, [pc, #668]	; (8013310 <_dtoa_r+0x2d0>)
 8013072:	21ea      	movs	r1, #234	; 0xea
 8013074:	48a7      	ldr	r0, [pc, #668]	; (8013314 <_dtoa_r+0x2d4>)
 8013076:	f7ff ff29 	bl	8012ecc <__assert_func>
 801307a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801307e:	6005      	str	r5, [r0, #0]
 8013080:	60c5      	str	r5, [r0, #12]
 8013082:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013084:	6819      	ldr	r1, [r3, #0]
 8013086:	b151      	cbz	r1, 801309e <_dtoa_r+0x5e>
 8013088:	685a      	ldr	r2, [r3, #4]
 801308a:	604a      	str	r2, [r1, #4]
 801308c:	2301      	movs	r3, #1
 801308e:	4093      	lsls	r3, r2
 8013090:	608b      	str	r3, [r1, #8]
 8013092:	4620      	mov	r0, r4
 8013094:	f001 f9b8 	bl	8014408 <_Bfree>
 8013098:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801309a:	2200      	movs	r2, #0
 801309c:	601a      	str	r2, [r3, #0]
 801309e:	1e3b      	subs	r3, r7, #0
 80130a0:	bfaa      	itet	ge
 80130a2:	2300      	movge	r3, #0
 80130a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80130a8:	f8c8 3000 	strge.w	r3, [r8]
 80130ac:	4b9a      	ldr	r3, [pc, #616]	; (8013318 <_dtoa_r+0x2d8>)
 80130ae:	bfbc      	itt	lt
 80130b0:	2201      	movlt	r2, #1
 80130b2:	f8c8 2000 	strlt.w	r2, [r8]
 80130b6:	ea33 030b 	bics.w	r3, r3, fp
 80130ba:	d11b      	bne.n	80130f4 <_dtoa_r+0xb4>
 80130bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80130be:	f242 730f 	movw	r3, #9999	; 0x270f
 80130c2:	6013      	str	r3, [r2, #0]
 80130c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80130c8:	4333      	orrs	r3, r6
 80130ca:	f000 8592 	beq.w	8013bf2 <_dtoa_r+0xbb2>
 80130ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80130d0:	b963      	cbnz	r3, 80130ec <_dtoa_r+0xac>
 80130d2:	4b92      	ldr	r3, [pc, #584]	; (801331c <_dtoa_r+0x2dc>)
 80130d4:	e022      	b.n	801311c <_dtoa_r+0xdc>
 80130d6:	4b92      	ldr	r3, [pc, #584]	; (8013320 <_dtoa_r+0x2e0>)
 80130d8:	9301      	str	r3, [sp, #4]
 80130da:	3308      	adds	r3, #8
 80130dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80130de:	6013      	str	r3, [r2, #0]
 80130e0:	9801      	ldr	r0, [sp, #4]
 80130e2:	b013      	add	sp, #76	; 0x4c
 80130e4:	ecbd 8b04 	vpop	{d8-d9}
 80130e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130ec:	4b8b      	ldr	r3, [pc, #556]	; (801331c <_dtoa_r+0x2dc>)
 80130ee:	9301      	str	r3, [sp, #4]
 80130f0:	3303      	adds	r3, #3
 80130f2:	e7f3      	b.n	80130dc <_dtoa_r+0x9c>
 80130f4:	2200      	movs	r2, #0
 80130f6:	2300      	movs	r3, #0
 80130f8:	4650      	mov	r0, sl
 80130fa:	4659      	mov	r1, fp
 80130fc:	f7ed fd14 	bl	8000b28 <__aeabi_dcmpeq>
 8013100:	ec4b ab19 	vmov	d9, sl, fp
 8013104:	4680      	mov	r8, r0
 8013106:	b158      	cbz	r0, 8013120 <_dtoa_r+0xe0>
 8013108:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801310a:	2301      	movs	r3, #1
 801310c:	6013      	str	r3, [r2, #0]
 801310e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013110:	2b00      	cmp	r3, #0
 8013112:	f000 856b 	beq.w	8013bec <_dtoa_r+0xbac>
 8013116:	4883      	ldr	r0, [pc, #524]	; (8013324 <_dtoa_r+0x2e4>)
 8013118:	6018      	str	r0, [r3, #0]
 801311a:	1e43      	subs	r3, r0, #1
 801311c:	9301      	str	r3, [sp, #4]
 801311e:	e7df      	b.n	80130e0 <_dtoa_r+0xa0>
 8013120:	ec4b ab10 	vmov	d0, sl, fp
 8013124:	aa10      	add	r2, sp, #64	; 0x40
 8013126:	a911      	add	r1, sp, #68	; 0x44
 8013128:	4620      	mov	r0, r4
 801312a:	f001 fd1b 	bl	8014b64 <__d2b>
 801312e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8013132:	ee08 0a10 	vmov	s16, r0
 8013136:	2d00      	cmp	r5, #0
 8013138:	f000 8084 	beq.w	8013244 <_dtoa_r+0x204>
 801313c:	ee19 3a90 	vmov	r3, s19
 8013140:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013144:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013148:	4656      	mov	r6, sl
 801314a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801314e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013152:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8013156:	4b74      	ldr	r3, [pc, #464]	; (8013328 <_dtoa_r+0x2e8>)
 8013158:	2200      	movs	r2, #0
 801315a:	4630      	mov	r0, r6
 801315c:	4639      	mov	r1, r7
 801315e:	f7ed f8c3 	bl	80002e8 <__aeabi_dsub>
 8013162:	a365      	add	r3, pc, #404	; (adr r3, 80132f8 <_dtoa_r+0x2b8>)
 8013164:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013168:	f7ed fa76 	bl	8000658 <__aeabi_dmul>
 801316c:	a364      	add	r3, pc, #400	; (adr r3, 8013300 <_dtoa_r+0x2c0>)
 801316e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013172:	f7ed f8bb 	bl	80002ec <__adddf3>
 8013176:	4606      	mov	r6, r0
 8013178:	4628      	mov	r0, r5
 801317a:	460f      	mov	r7, r1
 801317c:	f7ed fa02 	bl	8000584 <__aeabi_i2d>
 8013180:	a361      	add	r3, pc, #388	; (adr r3, 8013308 <_dtoa_r+0x2c8>)
 8013182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013186:	f7ed fa67 	bl	8000658 <__aeabi_dmul>
 801318a:	4602      	mov	r2, r0
 801318c:	460b      	mov	r3, r1
 801318e:	4630      	mov	r0, r6
 8013190:	4639      	mov	r1, r7
 8013192:	f7ed f8ab 	bl	80002ec <__adddf3>
 8013196:	4606      	mov	r6, r0
 8013198:	460f      	mov	r7, r1
 801319a:	f7ed fd0d 	bl	8000bb8 <__aeabi_d2iz>
 801319e:	2200      	movs	r2, #0
 80131a0:	9000      	str	r0, [sp, #0]
 80131a2:	2300      	movs	r3, #0
 80131a4:	4630      	mov	r0, r6
 80131a6:	4639      	mov	r1, r7
 80131a8:	f7ed fcc8 	bl	8000b3c <__aeabi_dcmplt>
 80131ac:	b150      	cbz	r0, 80131c4 <_dtoa_r+0x184>
 80131ae:	9800      	ldr	r0, [sp, #0]
 80131b0:	f7ed f9e8 	bl	8000584 <__aeabi_i2d>
 80131b4:	4632      	mov	r2, r6
 80131b6:	463b      	mov	r3, r7
 80131b8:	f7ed fcb6 	bl	8000b28 <__aeabi_dcmpeq>
 80131bc:	b910      	cbnz	r0, 80131c4 <_dtoa_r+0x184>
 80131be:	9b00      	ldr	r3, [sp, #0]
 80131c0:	3b01      	subs	r3, #1
 80131c2:	9300      	str	r3, [sp, #0]
 80131c4:	9b00      	ldr	r3, [sp, #0]
 80131c6:	2b16      	cmp	r3, #22
 80131c8:	d85a      	bhi.n	8013280 <_dtoa_r+0x240>
 80131ca:	9a00      	ldr	r2, [sp, #0]
 80131cc:	4b57      	ldr	r3, [pc, #348]	; (801332c <_dtoa_r+0x2ec>)
 80131ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80131d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131d6:	ec51 0b19 	vmov	r0, r1, d9
 80131da:	f7ed fcaf 	bl	8000b3c <__aeabi_dcmplt>
 80131de:	2800      	cmp	r0, #0
 80131e0:	d050      	beq.n	8013284 <_dtoa_r+0x244>
 80131e2:	9b00      	ldr	r3, [sp, #0]
 80131e4:	3b01      	subs	r3, #1
 80131e6:	9300      	str	r3, [sp, #0]
 80131e8:	2300      	movs	r3, #0
 80131ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80131ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80131ee:	1b5d      	subs	r5, r3, r5
 80131f0:	1e6b      	subs	r3, r5, #1
 80131f2:	9305      	str	r3, [sp, #20]
 80131f4:	bf45      	ittet	mi
 80131f6:	f1c5 0301 	rsbmi	r3, r5, #1
 80131fa:	9304      	strmi	r3, [sp, #16]
 80131fc:	2300      	movpl	r3, #0
 80131fe:	2300      	movmi	r3, #0
 8013200:	bf4c      	ite	mi
 8013202:	9305      	strmi	r3, [sp, #20]
 8013204:	9304      	strpl	r3, [sp, #16]
 8013206:	9b00      	ldr	r3, [sp, #0]
 8013208:	2b00      	cmp	r3, #0
 801320a:	db3d      	blt.n	8013288 <_dtoa_r+0x248>
 801320c:	9b05      	ldr	r3, [sp, #20]
 801320e:	9a00      	ldr	r2, [sp, #0]
 8013210:	920a      	str	r2, [sp, #40]	; 0x28
 8013212:	4413      	add	r3, r2
 8013214:	9305      	str	r3, [sp, #20]
 8013216:	2300      	movs	r3, #0
 8013218:	9307      	str	r3, [sp, #28]
 801321a:	9b06      	ldr	r3, [sp, #24]
 801321c:	2b09      	cmp	r3, #9
 801321e:	f200 8089 	bhi.w	8013334 <_dtoa_r+0x2f4>
 8013222:	2b05      	cmp	r3, #5
 8013224:	bfc4      	itt	gt
 8013226:	3b04      	subgt	r3, #4
 8013228:	9306      	strgt	r3, [sp, #24]
 801322a:	9b06      	ldr	r3, [sp, #24]
 801322c:	f1a3 0302 	sub.w	r3, r3, #2
 8013230:	bfcc      	ite	gt
 8013232:	2500      	movgt	r5, #0
 8013234:	2501      	movle	r5, #1
 8013236:	2b03      	cmp	r3, #3
 8013238:	f200 8087 	bhi.w	801334a <_dtoa_r+0x30a>
 801323c:	e8df f003 	tbb	[pc, r3]
 8013240:	59383a2d 	.word	0x59383a2d
 8013244:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8013248:	441d      	add	r5, r3
 801324a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801324e:	2b20      	cmp	r3, #32
 8013250:	bfc1      	itttt	gt
 8013252:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013256:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801325a:	fa0b f303 	lslgt.w	r3, fp, r3
 801325e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013262:	bfda      	itte	le
 8013264:	f1c3 0320 	rsble	r3, r3, #32
 8013268:	fa06 f003 	lslle.w	r0, r6, r3
 801326c:	4318      	orrgt	r0, r3
 801326e:	f7ed f979 	bl	8000564 <__aeabi_ui2d>
 8013272:	2301      	movs	r3, #1
 8013274:	4606      	mov	r6, r0
 8013276:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801327a:	3d01      	subs	r5, #1
 801327c:	930e      	str	r3, [sp, #56]	; 0x38
 801327e:	e76a      	b.n	8013156 <_dtoa_r+0x116>
 8013280:	2301      	movs	r3, #1
 8013282:	e7b2      	b.n	80131ea <_dtoa_r+0x1aa>
 8013284:	900b      	str	r0, [sp, #44]	; 0x2c
 8013286:	e7b1      	b.n	80131ec <_dtoa_r+0x1ac>
 8013288:	9b04      	ldr	r3, [sp, #16]
 801328a:	9a00      	ldr	r2, [sp, #0]
 801328c:	1a9b      	subs	r3, r3, r2
 801328e:	9304      	str	r3, [sp, #16]
 8013290:	4253      	negs	r3, r2
 8013292:	9307      	str	r3, [sp, #28]
 8013294:	2300      	movs	r3, #0
 8013296:	930a      	str	r3, [sp, #40]	; 0x28
 8013298:	e7bf      	b.n	801321a <_dtoa_r+0x1da>
 801329a:	2300      	movs	r3, #0
 801329c:	9308      	str	r3, [sp, #32]
 801329e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	dc55      	bgt.n	8013350 <_dtoa_r+0x310>
 80132a4:	2301      	movs	r3, #1
 80132a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80132aa:	461a      	mov	r2, r3
 80132ac:	9209      	str	r2, [sp, #36]	; 0x24
 80132ae:	e00c      	b.n	80132ca <_dtoa_r+0x28a>
 80132b0:	2301      	movs	r3, #1
 80132b2:	e7f3      	b.n	801329c <_dtoa_r+0x25c>
 80132b4:	2300      	movs	r3, #0
 80132b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80132b8:	9308      	str	r3, [sp, #32]
 80132ba:	9b00      	ldr	r3, [sp, #0]
 80132bc:	4413      	add	r3, r2
 80132be:	9302      	str	r3, [sp, #8]
 80132c0:	3301      	adds	r3, #1
 80132c2:	2b01      	cmp	r3, #1
 80132c4:	9303      	str	r3, [sp, #12]
 80132c6:	bfb8      	it	lt
 80132c8:	2301      	movlt	r3, #1
 80132ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80132cc:	2200      	movs	r2, #0
 80132ce:	6042      	str	r2, [r0, #4]
 80132d0:	2204      	movs	r2, #4
 80132d2:	f102 0614 	add.w	r6, r2, #20
 80132d6:	429e      	cmp	r6, r3
 80132d8:	6841      	ldr	r1, [r0, #4]
 80132da:	d93d      	bls.n	8013358 <_dtoa_r+0x318>
 80132dc:	4620      	mov	r0, r4
 80132de:	f001 f853 	bl	8014388 <_Balloc>
 80132e2:	9001      	str	r0, [sp, #4]
 80132e4:	2800      	cmp	r0, #0
 80132e6:	d13b      	bne.n	8013360 <_dtoa_r+0x320>
 80132e8:	4b11      	ldr	r3, [pc, #68]	; (8013330 <_dtoa_r+0x2f0>)
 80132ea:	4602      	mov	r2, r0
 80132ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80132f0:	e6c0      	b.n	8013074 <_dtoa_r+0x34>
 80132f2:	2301      	movs	r3, #1
 80132f4:	e7df      	b.n	80132b6 <_dtoa_r+0x276>
 80132f6:	bf00      	nop
 80132f8:	636f4361 	.word	0x636f4361
 80132fc:	3fd287a7 	.word	0x3fd287a7
 8013300:	8b60c8b3 	.word	0x8b60c8b3
 8013304:	3fc68a28 	.word	0x3fc68a28
 8013308:	509f79fb 	.word	0x509f79fb
 801330c:	3fd34413 	.word	0x3fd34413
 8013310:	080179a0 	.word	0x080179a0
 8013314:	08017b5e 	.word	0x08017b5e
 8013318:	7ff00000 	.word	0x7ff00000
 801331c:	08017b5a 	.word	0x08017b5a
 8013320:	08017b51 	.word	0x08017b51
 8013324:	08017db2 	.word	0x08017db2
 8013328:	3ff80000 	.word	0x3ff80000
 801332c:	08017cc8 	.word	0x08017cc8
 8013330:	08017bb9 	.word	0x08017bb9
 8013334:	2501      	movs	r5, #1
 8013336:	2300      	movs	r3, #0
 8013338:	9306      	str	r3, [sp, #24]
 801333a:	9508      	str	r5, [sp, #32]
 801333c:	f04f 33ff 	mov.w	r3, #4294967295
 8013340:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8013344:	2200      	movs	r2, #0
 8013346:	2312      	movs	r3, #18
 8013348:	e7b0      	b.n	80132ac <_dtoa_r+0x26c>
 801334a:	2301      	movs	r3, #1
 801334c:	9308      	str	r3, [sp, #32]
 801334e:	e7f5      	b.n	801333c <_dtoa_r+0x2fc>
 8013350:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013352:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8013356:	e7b8      	b.n	80132ca <_dtoa_r+0x28a>
 8013358:	3101      	adds	r1, #1
 801335a:	6041      	str	r1, [r0, #4]
 801335c:	0052      	lsls	r2, r2, #1
 801335e:	e7b8      	b.n	80132d2 <_dtoa_r+0x292>
 8013360:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013362:	9a01      	ldr	r2, [sp, #4]
 8013364:	601a      	str	r2, [r3, #0]
 8013366:	9b03      	ldr	r3, [sp, #12]
 8013368:	2b0e      	cmp	r3, #14
 801336a:	f200 809d 	bhi.w	80134a8 <_dtoa_r+0x468>
 801336e:	2d00      	cmp	r5, #0
 8013370:	f000 809a 	beq.w	80134a8 <_dtoa_r+0x468>
 8013374:	9b00      	ldr	r3, [sp, #0]
 8013376:	2b00      	cmp	r3, #0
 8013378:	dd32      	ble.n	80133e0 <_dtoa_r+0x3a0>
 801337a:	4ab7      	ldr	r2, [pc, #732]	; (8013658 <_dtoa_r+0x618>)
 801337c:	f003 030f 	and.w	r3, r3, #15
 8013380:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013384:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013388:	9b00      	ldr	r3, [sp, #0]
 801338a:	05d8      	lsls	r0, r3, #23
 801338c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8013390:	d516      	bpl.n	80133c0 <_dtoa_r+0x380>
 8013392:	4bb2      	ldr	r3, [pc, #712]	; (801365c <_dtoa_r+0x61c>)
 8013394:	ec51 0b19 	vmov	r0, r1, d9
 8013398:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801339c:	f7ed fa86 	bl	80008ac <__aeabi_ddiv>
 80133a0:	f007 070f 	and.w	r7, r7, #15
 80133a4:	4682      	mov	sl, r0
 80133a6:	468b      	mov	fp, r1
 80133a8:	2503      	movs	r5, #3
 80133aa:	4eac      	ldr	r6, [pc, #688]	; (801365c <_dtoa_r+0x61c>)
 80133ac:	b957      	cbnz	r7, 80133c4 <_dtoa_r+0x384>
 80133ae:	4642      	mov	r2, r8
 80133b0:	464b      	mov	r3, r9
 80133b2:	4650      	mov	r0, sl
 80133b4:	4659      	mov	r1, fp
 80133b6:	f7ed fa79 	bl	80008ac <__aeabi_ddiv>
 80133ba:	4682      	mov	sl, r0
 80133bc:	468b      	mov	fp, r1
 80133be:	e028      	b.n	8013412 <_dtoa_r+0x3d2>
 80133c0:	2502      	movs	r5, #2
 80133c2:	e7f2      	b.n	80133aa <_dtoa_r+0x36a>
 80133c4:	07f9      	lsls	r1, r7, #31
 80133c6:	d508      	bpl.n	80133da <_dtoa_r+0x39a>
 80133c8:	4640      	mov	r0, r8
 80133ca:	4649      	mov	r1, r9
 80133cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80133d0:	f7ed f942 	bl	8000658 <__aeabi_dmul>
 80133d4:	3501      	adds	r5, #1
 80133d6:	4680      	mov	r8, r0
 80133d8:	4689      	mov	r9, r1
 80133da:	107f      	asrs	r7, r7, #1
 80133dc:	3608      	adds	r6, #8
 80133de:	e7e5      	b.n	80133ac <_dtoa_r+0x36c>
 80133e0:	f000 809b 	beq.w	801351a <_dtoa_r+0x4da>
 80133e4:	9b00      	ldr	r3, [sp, #0]
 80133e6:	4f9d      	ldr	r7, [pc, #628]	; (801365c <_dtoa_r+0x61c>)
 80133e8:	425e      	negs	r6, r3
 80133ea:	4b9b      	ldr	r3, [pc, #620]	; (8013658 <_dtoa_r+0x618>)
 80133ec:	f006 020f 	and.w	r2, r6, #15
 80133f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80133f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133f8:	ec51 0b19 	vmov	r0, r1, d9
 80133fc:	f7ed f92c 	bl	8000658 <__aeabi_dmul>
 8013400:	1136      	asrs	r6, r6, #4
 8013402:	4682      	mov	sl, r0
 8013404:	468b      	mov	fp, r1
 8013406:	2300      	movs	r3, #0
 8013408:	2502      	movs	r5, #2
 801340a:	2e00      	cmp	r6, #0
 801340c:	d17a      	bne.n	8013504 <_dtoa_r+0x4c4>
 801340e:	2b00      	cmp	r3, #0
 8013410:	d1d3      	bne.n	80133ba <_dtoa_r+0x37a>
 8013412:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013414:	2b00      	cmp	r3, #0
 8013416:	f000 8082 	beq.w	801351e <_dtoa_r+0x4de>
 801341a:	4b91      	ldr	r3, [pc, #580]	; (8013660 <_dtoa_r+0x620>)
 801341c:	2200      	movs	r2, #0
 801341e:	4650      	mov	r0, sl
 8013420:	4659      	mov	r1, fp
 8013422:	f7ed fb8b 	bl	8000b3c <__aeabi_dcmplt>
 8013426:	2800      	cmp	r0, #0
 8013428:	d079      	beq.n	801351e <_dtoa_r+0x4de>
 801342a:	9b03      	ldr	r3, [sp, #12]
 801342c:	2b00      	cmp	r3, #0
 801342e:	d076      	beq.n	801351e <_dtoa_r+0x4de>
 8013430:	9b02      	ldr	r3, [sp, #8]
 8013432:	2b00      	cmp	r3, #0
 8013434:	dd36      	ble.n	80134a4 <_dtoa_r+0x464>
 8013436:	9b00      	ldr	r3, [sp, #0]
 8013438:	4650      	mov	r0, sl
 801343a:	4659      	mov	r1, fp
 801343c:	1e5f      	subs	r7, r3, #1
 801343e:	2200      	movs	r2, #0
 8013440:	4b88      	ldr	r3, [pc, #544]	; (8013664 <_dtoa_r+0x624>)
 8013442:	f7ed f909 	bl	8000658 <__aeabi_dmul>
 8013446:	9e02      	ldr	r6, [sp, #8]
 8013448:	4682      	mov	sl, r0
 801344a:	468b      	mov	fp, r1
 801344c:	3501      	adds	r5, #1
 801344e:	4628      	mov	r0, r5
 8013450:	f7ed f898 	bl	8000584 <__aeabi_i2d>
 8013454:	4652      	mov	r2, sl
 8013456:	465b      	mov	r3, fp
 8013458:	f7ed f8fe 	bl	8000658 <__aeabi_dmul>
 801345c:	4b82      	ldr	r3, [pc, #520]	; (8013668 <_dtoa_r+0x628>)
 801345e:	2200      	movs	r2, #0
 8013460:	f7ec ff44 	bl	80002ec <__adddf3>
 8013464:	46d0      	mov	r8, sl
 8013466:	46d9      	mov	r9, fp
 8013468:	4682      	mov	sl, r0
 801346a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801346e:	2e00      	cmp	r6, #0
 8013470:	d158      	bne.n	8013524 <_dtoa_r+0x4e4>
 8013472:	4b7e      	ldr	r3, [pc, #504]	; (801366c <_dtoa_r+0x62c>)
 8013474:	2200      	movs	r2, #0
 8013476:	4640      	mov	r0, r8
 8013478:	4649      	mov	r1, r9
 801347a:	f7ec ff35 	bl	80002e8 <__aeabi_dsub>
 801347e:	4652      	mov	r2, sl
 8013480:	465b      	mov	r3, fp
 8013482:	4680      	mov	r8, r0
 8013484:	4689      	mov	r9, r1
 8013486:	f7ed fb77 	bl	8000b78 <__aeabi_dcmpgt>
 801348a:	2800      	cmp	r0, #0
 801348c:	f040 8295 	bne.w	80139ba <_dtoa_r+0x97a>
 8013490:	4652      	mov	r2, sl
 8013492:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013496:	4640      	mov	r0, r8
 8013498:	4649      	mov	r1, r9
 801349a:	f7ed fb4f 	bl	8000b3c <__aeabi_dcmplt>
 801349e:	2800      	cmp	r0, #0
 80134a0:	f040 8289 	bne.w	80139b6 <_dtoa_r+0x976>
 80134a4:	ec5b ab19 	vmov	sl, fp, d9
 80134a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	f2c0 8148 	blt.w	8013740 <_dtoa_r+0x700>
 80134b0:	9a00      	ldr	r2, [sp, #0]
 80134b2:	2a0e      	cmp	r2, #14
 80134b4:	f300 8144 	bgt.w	8013740 <_dtoa_r+0x700>
 80134b8:	4b67      	ldr	r3, [pc, #412]	; (8013658 <_dtoa_r+0x618>)
 80134ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80134be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80134c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80134c4:	2b00      	cmp	r3, #0
 80134c6:	f280 80d5 	bge.w	8013674 <_dtoa_r+0x634>
 80134ca:	9b03      	ldr	r3, [sp, #12]
 80134cc:	2b00      	cmp	r3, #0
 80134ce:	f300 80d1 	bgt.w	8013674 <_dtoa_r+0x634>
 80134d2:	f040 826f 	bne.w	80139b4 <_dtoa_r+0x974>
 80134d6:	4b65      	ldr	r3, [pc, #404]	; (801366c <_dtoa_r+0x62c>)
 80134d8:	2200      	movs	r2, #0
 80134da:	4640      	mov	r0, r8
 80134dc:	4649      	mov	r1, r9
 80134de:	f7ed f8bb 	bl	8000658 <__aeabi_dmul>
 80134e2:	4652      	mov	r2, sl
 80134e4:	465b      	mov	r3, fp
 80134e6:	f7ed fb3d 	bl	8000b64 <__aeabi_dcmpge>
 80134ea:	9e03      	ldr	r6, [sp, #12]
 80134ec:	4637      	mov	r7, r6
 80134ee:	2800      	cmp	r0, #0
 80134f0:	f040 8245 	bne.w	801397e <_dtoa_r+0x93e>
 80134f4:	9d01      	ldr	r5, [sp, #4]
 80134f6:	2331      	movs	r3, #49	; 0x31
 80134f8:	f805 3b01 	strb.w	r3, [r5], #1
 80134fc:	9b00      	ldr	r3, [sp, #0]
 80134fe:	3301      	adds	r3, #1
 8013500:	9300      	str	r3, [sp, #0]
 8013502:	e240      	b.n	8013986 <_dtoa_r+0x946>
 8013504:	07f2      	lsls	r2, r6, #31
 8013506:	d505      	bpl.n	8013514 <_dtoa_r+0x4d4>
 8013508:	e9d7 2300 	ldrd	r2, r3, [r7]
 801350c:	f7ed f8a4 	bl	8000658 <__aeabi_dmul>
 8013510:	3501      	adds	r5, #1
 8013512:	2301      	movs	r3, #1
 8013514:	1076      	asrs	r6, r6, #1
 8013516:	3708      	adds	r7, #8
 8013518:	e777      	b.n	801340a <_dtoa_r+0x3ca>
 801351a:	2502      	movs	r5, #2
 801351c:	e779      	b.n	8013412 <_dtoa_r+0x3d2>
 801351e:	9f00      	ldr	r7, [sp, #0]
 8013520:	9e03      	ldr	r6, [sp, #12]
 8013522:	e794      	b.n	801344e <_dtoa_r+0x40e>
 8013524:	9901      	ldr	r1, [sp, #4]
 8013526:	4b4c      	ldr	r3, [pc, #304]	; (8013658 <_dtoa_r+0x618>)
 8013528:	4431      	add	r1, r6
 801352a:	910d      	str	r1, [sp, #52]	; 0x34
 801352c:	9908      	ldr	r1, [sp, #32]
 801352e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8013532:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013536:	2900      	cmp	r1, #0
 8013538:	d043      	beq.n	80135c2 <_dtoa_r+0x582>
 801353a:	494d      	ldr	r1, [pc, #308]	; (8013670 <_dtoa_r+0x630>)
 801353c:	2000      	movs	r0, #0
 801353e:	f7ed f9b5 	bl	80008ac <__aeabi_ddiv>
 8013542:	4652      	mov	r2, sl
 8013544:	465b      	mov	r3, fp
 8013546:	f7ec fecf 	bl	80002e8 <__aeabi_dsub>
 801354a:	9d01      	ldr	r5, [sp, #4]
 801354c:	4682      	mov	sl, r0
 801354e:	468b      	mov	fp, r1
 8013550:	4649      	mov	r1, r9
 8013552:	4640      	mov	r0, r8
 8013554:	f7ed fb30 	bl	8000bb8 <__aeabi_d2iz>
 8013558:	4606      	mov	r6, r0
 801355a:	f7ed f813 	bl	8000584 <__aeabi_i2d>
 801355e:	4602      	mov	r2, r0
 8013560:	460b      	mov	r3, r1
 8013562:	4640      	mov	r0, r8
 8013564:	4649      	mov	r1, r9
 8013566:	f7ec febf 	bl	80002e8 <__aeabi_dsub>
 801356a:	3630      	adds	r6, #48	; 0x30
 801356c:	f805 6b01 	strb.w	r6, [r5], #1
 8013570:	4652      	mov	r2, sl
 8013572:	465b      	mov	r3, fp
 8013574:	4680      	mov	r8, r0
 8013576:	4689      	mov	r9, r1
 8013578:	f7ed fae0 	bl	8000b3c <__aeabi_dcmplt>
 801357c:	2800      	cmp	r0, #0
 801357e:	d163      	bne.n	8013648 <_dtoa_r+0x608>
 8013580:	4642      	mov	r2, r8
 8013582:	464b      	mov	r3, r9
 8013584:	4936      	ldr	r1, [pc, #216]	; (8013660 <_dtoa_r+0x620>)
 8013586:	2000      	movs	r0, #0
 8013588:	f7ec feae 	bl	80002e8 <__aeabi_dsub>
 801358c:	4652      	mov	r2, sl
 801358e:	465b      	mov	r3, fp
 8013590:	f7ed fad4 	bl	8000b3c <__aeabi_dcmplt>
 8013594:	2800      	cmp	r0, #0
 8013596:	f040 80b5 	bne.w	8013704 <_dtoa_r+0x6c4>
 801359a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801359c:	429d      	cmp	r5, r3
 801359e:	d081      	beq.n	80134a4 <_dtoa_r+0x464>
 80135a0:	4b30      	ldr	r3, [pc, #192]	; (8013664 <_dtoa_r+0x624>)
 80135a2:	2200      	movs	r2, #0
 80135a4:	4650      	mov	r0, sl
 80135a6:	4659      	mov	r1, fp
 80135a8:	f7ed f856 	bl	8000658 <__aeabi_dmul>
 80135ac:	4b2d      	ldr	r3, [pc, #180]	; (8013664 <_dtoa_r+0x624>)
 80135ae:	4682      	mov	sl, r0
 80135b0:	468b      	mov	fp, r1
 80135b2:	4640      	mov	r0, r8
 80135b4:	4649      	mov	r1, r9
 80135b6:	2200      	movs	r2, #0
 80135b8:	f7ed f84e 	bl	8000658 <__aeabi_dmul>
 80135bc:	4680      	mov	r8, r0
 80135be:	4689      	mov	r9, r1
 80135c0:	e7c6      	b.n	8013550 <_dtoa_r+0x510>
 80135c2:	4650      	mov	r0, sl
 80135c4:	4659      	mov	r1, fp
 80135c6:	f7ed f847 	bl	8000658 <__aeabi_dmul>
 80135ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80135cc:	9d01      	ldr	r5, [sp, #4]
 80135ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80135d0:	4682      	mov	sl, r0
 80135d2:	468b      	mov	fp, r1
 80135d4:	4649      	mov	r1, r9
 80135d6:	4640      	mov	r0, r8
 80135d8:	f7ed faee 	bl	8000bb8 <__aeabi_d2iz>
 80135dc:	4606      	mov	r6, r0
 80135de:	f7ec ffd1 	bl	8000584 <__aeabi_i2d>
 80135e2:	3630      	adds	r6, #48	; 0x30
 80135e4:	4602      	mov	r2, r0
 80135e6:	460b      	mov	r3, r1
 80135e8:	4640      	mov	r0, r8
 80135ea:	4649      	mov	r1, r9
 80135ec:	f7ec fe7c 	bl	80002e8 <__aeabi_dsub>
 80135f0:	f805 6b01 	strb.w	r6, [r5], #1
 80135f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80135f6:	429d      	cmp	r5, r3
 80135f8:	4680      	mov	r8, r0
 80135fa:	4689      	mov	r9, r1
 80135fc:	f04f 0200 	mov.w	r2, #0
 8013600:	d124      	bne.n	801364c <_dtoa_r+0x60c>
 8013602:	4b1b      	ldr	r3, [pc, #108]	; (8013670 <_dtoa_r+0x630>)
 8013604:	4650      	mov	r0, sl
 8013606:	4659      	mov	r1, fp
 8013608:	f7ec fe70 	bl	80002ec <__adddf3>
 801360c:	4602      	mov	r2, r0
 801360e:	460b      	mov	r3, r1
 8013610:	4640      	mov	r0, r8
 8013612:	4649      	mov	r1, r9
 8013614:	f7ed fab0 	bl	8000b78 <__aeabi_dcmpgt>
 8013618:	2800      	cmp	r0, #0
 801361a:	d173      	bne.n	8013704 <_dtoa_r+0x6c4>
 801361c:	4652      	mov	r2, sl
 801361e:	465b      	mov	r3, fp
 8013620:	4913      	ldr	r1, [pc, #76]	; (8013670 <_dtoa_r+0x630>)
 8013622:	2000      	movs	r0, #0
 8013624:	f7ec fe60 	bl	80002e8 <__aeabi_dsub>
 8013628:	4602      	mov	r2, r0
 801362a:	460b      	mov	r3, r1
 801362c:	4640      	mov	r0, r8
 801362e:	4649      	mov	r1, r9
 8013630:	f7ed fa84 	bl	8000b3c <__aeabi_dcmplt>
 8013634:	2800      	cmp	r0, #0
 8013636:	f43f af35 	beq.w	80134a4 <_dtoa_r+0x464>
 801363a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801363c:	1e6b      	subs	r3, r5, #1
 801363e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013640:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013644:	2b30      	cmp	r3, #48	; 0x30
 8013646:	d0f8      	beq.n	801363a <_dtoa_r+0x5fa>
 8013648:	9700      	str	r7, [sp, #0]
 801364a:	e049      	b.n	80136e0 <_dtoa_r+0x6a0>
 801364c:	4b05      	ldr	r3, [pc, #20]	; (8013664 <_dtoa_r+0x624>)
 801364e:	f7ed f803 	bl	8000658 <__aeabi_dmul>
 8013652:	4680      	mov	r8, r0
 8013654:	4689      	mov	r9, r1
 8013656:	e7bd      	b.n	80135d4 <_dtoa_r+0x594>
 8013658:	08017cc8 	.word	0x08017cc8
 801365c:	08017ca0 	.word	0x08017ca0
 8013660:	3ff00000 	.word	0x3ff00000
 8013664:	40240000 	.word	0x40240000
 8013668:	401c0000 	.word	0x401c0000
 801366c:	40140000 	.word	0x40140000
 8013670:	3fe00000 	.word	0x3fe00000
 8013674:	9d01      	ldr	r5, [sp, #4]
 8013676:	4656      	mov	r6, sl
 8013678:	465f      	mov	r7, fp
 801367a:	4642      	mov	r2, r8
 801367c:	464b      	mov	r3, r9
 801367e:	4630      	mov	r0, r6
 8013680:	4639      	mov	r1, r7
 8013682:	f7ed f913 	bl	80008ac <__aeabi_ddiv>
 8013686:	f7ed fa97 	bl	8000bb8 <__aeabi_d2iz>
 801368a:	4682      	mov	sl, r0
 801368c:	f7ec ff7a 	bl	8000584 <__aeabi_i2d>
 8013690:	4642      	mov	r2, r8
 8013692:	464b      	mov	r3, r9
 8013694:	f7ec ffe0 	bl	8000658 <__aeabi_dmul>
 8013698:	4602      	mov	r2, r0
 801369a:	460b      	mov	r3, r1
 801369c:	4630      	mov	r0, r6
 801369e:	4639      	mov	r1, r7
 80136a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80136a4:	f7ec fe20 	bl	80002e8 <__aeabi_dsub>
 80136a8:	f805 6b01 	strb.w	r6, [r5], #1
 80136ac:	9e01      	ldr	r6, [sp, #4]
 80136ae:	9f03      	ldr	r7, [sp, #12]
 80136b0:	1bae      	subs	r6, r5, r6
 80136b2:	42b7      	cmp	r7, r6
 80136b4:	4602      	mov	r2, r0
 80136b6:	460b      	mov	r3, r1
 80136b8:	d135      	bne.n	8013726 <_dtoa_r+0x6e6>
 80136ba:	f7ec fe17 	bl	80002ec <__adddf3>
 80136be:	4642      	mov	r2, r8
 80136c0:	464b      	mov	r3, r9
 80136c2:	4606      	mov	r6, r0
 80136c4:	460f      	mov	r7, r1
 80136c6:	f7ed fa57 	bl	8000b78 <__aeabi_dcmpgt>
 80136ca:	b9d0      	cbnz	r0, 8013702 <_dtoa_r+0x6c2>
 80136cc:	4642      	mov	r2, r8
 80136ce:	464b      	mov	r3, r9
 80136d0:	4630      	mov	r0, r6
 80136d2:	4639      	mov	r1, r7
 80136d4:	f7ed fa28 	bl	8000b28 <__aeabi_dcmpeq>
 80136d8:	b110      	cbz	r0, 80136e0 <_dtoa_r+0x6a0>
 80136da:	f01a 0f01 	tst.w	sl, #1
 80136de:	d110      	bne.n	8013702 <_dtoa_r+0x6c2>
 80136e0:	4620      	mov	r0, r4
 80136e2:	ee18 1a10 	vmov	r1, s16
 80136e6:	f000 fe8f 	bl	8014408 <_Bfree>
 80136ea:	2300      	movs	r3, #0
 80136ec:	9800      	ldr	r0, [sp, #0]
 80136ee:	702b      	strb	r3, [r5, #0]
 80136f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80136f2:	3001      	adds	r0, #1
 80136f4:	6018      	str	r0, [r3, #0]
 80136f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	f43f acf1 	beq.w	80130e0 <_dtoa_r+0xa0>
 80136fe:	601d      	str	r5, [r3, #0]
 8013700:	e4ee      	b.n	80130e0 <_dtoa_r+0xa0>
 8013702:	9f00      	ldr	r7, [sp, #0]
 8013704:	462b      	mov	r3, r5
 8013706:	461d      	mov	r5, r3
 8013708:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801370c:	2a39      	cmp	r2, #57	; 0x39
 801370e:	d106      	bne.n	801371e <_dtoa_r+0x6de>
 8013710:	9a01      	ldr	r2, [sp, #4]
 8013712:	429a      	cmp	r2, r3
 8013714:	d1f7      	bne.n	8013706 <_dtoa_r+0x6c6>
 8013716:	9901      	ldr	r1, [sp, #4]
 8013718:	2230      	movs	r2, #48	; 0x30
 801371a:	3701      	adds	r7, #1
 801371c:	700a      	strb	r2, [r1, #0]
 801371e:	781a      	ldrb	r2, [r3, #0]
 8013720:	3201      	adds	r2, #1
 8013722:	701a      	strb	r2, [r3, #0]
 8013724:	e790      	b.n	8013648 <_dtoa_r+0x608>
 8013726:	4ba6      	ldr	r3, [pc, #664]	; (80139c0 <_dtoa_r+0x980>)
 8013728:	2200      	movs	r2, #0
 801372a:	f7ec ff95 	bl	8000658 <__aeabi_dmul>
 801372e:	2200      	movs	r2, #0
 8013730:	2300      	movs	r3, #0
 8013732:	4606      	mov	r6, r0
 8013734:	460f      	mov	r7, r1
 8013736:	f7ed f9f7 	bl	8000b28 <__aeabi_dcmpeq>
 801373a:	2800      	cmp	r0, #0
 801373c:	d09d      	beq.n	801367a <_dtoa_r+0x63a>
 801373e:	e7cf      	b.n	80136e0 <_dtoa_r+0x6a0>
 8013740:	9a08      	ldr	r2, [sp, #32]
 8013742:	2a00      	cmp	r2, #0
 8013744:	f000 80d7 	beq.w	80138f6 <_dtoa_r+0x8b6>
 8013748:	9a06      	ldr	r2, [sp, #24]
 801374a:	2a01      	cmp	r2, #1
 801374c:	f300 80ba 	bgt.w	80138c4 <_dtoa_r+0x884>
 8013750:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013752:	2a00      	cmp	r2, #0
 8013754:	f000 80b2 	beq.w	80138bc <_dtoa_r+0x87c>
 8013758:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801375c:	9e07      	ldr	r6, [sp, #28]
 801375e:	9d04      	ldr	r5, [sp, #16]
 8013760:	9a04      	ldr	r2, [sp, #16]
 8013762:	441a      	add	r2, r3
 8013764:	9204      	str	r2, [sp, #16]
 8013766:	9a05      	ldr	r2, [sp, #20]
 8013768:	2101      	movs	r1, #1
 801376a:	441a      	add	r2, r3
 801376c:	4620      	mov	r0, r4
 801376e:	9205      	str	r2, [sp, #20]
 8013770:	f000 ff4c 	bl	801460c <__i2b>
 8013774:	4607      	mov	r7, r0
 8013776:	2d00      	cmp	r5, #0
 8013778:	dd0c      	ble.n	8013794 <_dtoa_r+0x754>
 801377a:	9b05      	ldr	r3, [sp, #20]
 801377c:	2b00      	cmp	r3, #0
 801377e:	dd09      	ble.n	8013794 <_dtoa_r+0x754>
 8013780:	42ab      	cmp	r3, r5
 8013782:	9a04      	ldr	r2, [sp, #16]
 8013784:	bfa8      	it	ge
 8013786:	462b      	movge	r3, r5
 8013788:	1ad2      	subs	r2, r2, r3
 801378a:	9204      	str	r2, [sp, #16]
 801378c:	9a05      	ldr	r2, [sp, #20]
 801378e:	1aed      	subs	r5, r5, r3
 8013790:	1ad3      	subs	r3, r2, r3
 8013792:	9305      	str	r3, [sp, #20]
 8013794:	9b07      	ldr	r3, [sp, #28]
 8013796:	b31b      	cbz	r3, 80137e0 <_dtoa_r+0x7a0>
 8013798:	9b08      	ldr	r3, [sp, #32]
 801379a:	2b00      	cmp	r3, #0
 801379c:	f000 80af 	beq.w	80138fe <_dtoa_r+0x8be>
 80137a0:	2e00      	cmp	r6, #0
 80137a2:	dd13      	ble.n	80137cc <_dtoa_r+0x78c>
 80137a4:	4639      	mov	r1, r7
 80137a6:	4632      	mov	r2, r6
 80137a8:	4620      	mov	r0, r4
 80137aa:	f000 ffef 	bl	801478c <__pow5mult>
 80137ae:	ee18 2a10 	vmov	r2, s16
 80137b2:	4601      	mov	r1, r0
 80137b4:	4607      	mov	r7, r0
 80137b6:	4620      	mov	r0, r4
 80137b8:	f000 ff3e 	bl	8014638 <__multiply>
 80137bc:	ee18 1a10 	vmov	r1, s16
 80137c0:	4680      	mov	r8, r0
 80137c2:	4620      	mov	r0, r4
 80137c4:	f000 fe20 	bl	8014408 <_Bfree>
 80137c8:	ee08 8a10 	vmov	s16, r8
 80137cc:	9b07      	ldr	r3, [sp, #28]
 80137ce:	1b9a      	subs	r2, r3, r6
 80137d0:	d006      	beq.n	80137e0 <_dtoa_r+0x7a0>
 80137d2:	ee18 1a10 	vmov	r1, s16
 80137d6:	4620      	mov	r0, r4
 80137d8:	f000 ffd8 	bl	801478c <__pow5mult>
 80137dc:	ee08 0a10 	vmov	s16, r0
 80137e0:	2101      	movs	r1, #1
 80137e2:	4620      	mov	r0, r4
 80137e4:	f000 ff12 	bl	801460c <__i2b>
 80137e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	4606      	mov	r6, r0
 80137ee:	f340 8088 	ble.w	8013902 <_dtoa_r+0x8c2>
 80137f2:	461a      	mov	r2, r3
 80137f4:	4601      	mov	r1, r0
 80137f6:	4620      	mov	r0, r4
 80137f8:	f000 ffc8 	bl	801478c <__pow5mult>
 80137fc:	9b06      	ldr	r3, [sp, #24]
 80137fe:	2b01      	cmp	r3, #1
 8013800:	4606      	mov	r6, r0
 8013802:	f340 8081 	ble.w	8013908 <_dtoa_r+0x8c8>
 8013806:	f04f 0800 	mov.w	r8, #0
 801380a:	6933      	ldr	r3, [r6, #16]
 801380c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013810:	6918      	ldr	r0, [r3, #16]
 8013812:	f000 feab 	bl	801456c <__hi0bits>
 8013816:	f1c0 0020 	rsb	r0, r0, #32
 801381a:	9b05      	ldr	r3, [sp, #20]
 801381c:	4418      	add	r0, r3
 801381e:	f010 001f 	ands.w	r0, r0, #31
 8013822:	f000 8092 	beq.w	801394a <_dtoa_r+0x90a>
 8013826:	f1c0 0320 	rsb	r3, r0, #32
 801382a:	2b04      	cmp	r3, #4
 801382c:	f340 808a 	ble.w	8013944 <_dtoa_r+0x904>
 8013830:	f1c0 001c 	rsb	r0, r0, #28
 8013834:	9b04      	ldr	r3, [sp, #16]
 8013836:	4403      	add	r3, r0
 8013838:	9304      	str	r3, [sp, #16]
 801383a:	9b05      	ldr	r3, [sp, #20]
 801383c:	4403      	add	r3, r0
 801383e:	4405      	add	r5, r0
 8013840:	9305      	str	r3, [sp, #20]
 8013842:	9b04      	ldr	r3, [sp, #16]
 8013844:	2b00      	cmp	r3, #0
 8013846:	dd07      	ble.n	8013858 <_dtoa_r+0x818>
 8013848:	ee18 1a10 	vmov	r1, s16
 801384c:	461a      	mov	r2, r3
 801384e:	4620      	mov	r0, r4
 8013850:	f000 fff6 	bl	8014840 <__lshift>
 8013854:	ee08 0a10 	vmov	s16, r0
 8013858:	9b05      	ldr	r3, [sp, #20]
 801385a:	2b00      	cmp	r3, #0
 801385c:	dd05      	ble.n	801386a <_dtoa_r+0x82a>
 801385e:	4631      	mov	r1, r6
 8013860:	461a      	mov	r2, r3
 8013862:	4620      	mov	r0, r4
 8013864:	f000 ffec 	bl	8014840 <__lshift>
 8013868:	4606      	mov	r6, r0
 801386a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801386c:	2b00      	cmp	r3, #0
 801386e:	d06e      	beq.n	801394e <_dtoa_r+0x90e>
 8013870:	ee18 0a10 	vmov	r0, s16
 8013874:	4631      	mov	r1, r6
 8013876:	f001 f853 	bl	8014920 <__mcmp>
 801387a:	2800      	cmp	r0, #0
 801387c:	da67      	bge.n	801394e <_dtoa_r+0x90e>
 801387e:	9b00      	ldr	r3, [sp, #0]
 8013880:	3b01      	subs	r3, #1
 8013882:	ee18 1a10 	vmov	r1, s16
 8013886:	9300      	str	r3, [sp, #0]
 8013888:	220a      	movs	r2, #10
 801388a:	2300      	movs	r3, #0
 801388c:	4620      	mov	r0, r4
 801388e:	f000 fddd 	bl	801444c <__multadd>
 8013892:	9b08      	ldr	r3, [sp, #32]
 8013894:	ee08 0a10 	vmov	s16, r0
 8013898:	2b00      	cmp	r3, #0
 801389a:	f000 81b1 	beq.w	8013c00 <_dtoa_r+0xbc0>
 801389e:	2300      	movs	r3, #0
 80138a0:	4639      	mov	r1, r7
 80138a2:	220a      	movs	r2, #10
 80138a4:	4620      	mov	r0, r4
 80138a6:	f000 fdd1 	bl	801444c <__multadd>
 80138aa:	9b02      	ldr	r3, [sp, #8]
 80138ac:	2b00      	cmp	r3, #0
 80138ae:	4607      	mov	r7, r0
 80138b0:	f300 808e 	bgt.w	80139d0 <_dtoa_r+0x990>
 80138b4:	9b06      	ldr	r3, [sp, #24]
 80138b6:	2b02      	cmp	r3, #2
 80138b8:	dc51      	bgt.n	801395e <_dtoa_r+0x91e>
 80138ba:	e089      	b.n	80139d0 <_dtoa_r+0x990>
 80138bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80138be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80138c2:	e74b      	b.n	801375c <_dtoa_r+0x71c>
 80138c4:	9b03      	ldr	r3, [sp, #12]
 80138c6:	1e5e      	subs	r6, r3, #1
 80138c8:	9b07      	ldr	r3, [sp, #28]
 80138ca:	42b3      	cmp	r3, r6
 80138cc:	bfbf      	itttt	lt
 80138ce:	9b07      	ldrlt	r3, [sp, #28]
 80138d0:	9607      	strlt	r6, [sp, #28]
 80138d2:	1af2      	sublt	r2, r6, r3
 80138d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80138d6:	bfb6      	itet	lt
 80138d8:	189b      	addlt	r3, r3, r2
 80138da:	1b9e      	subge	r6, r3, r6
 80138dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80138de:	9b03      	ldr	r3, [sp, #12]
 80138e0:	bfb8      	it	lt
 80138e2:	2600      	movlt	r6, #0
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	bfb7      	itett	lt
 80138e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80138ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80138f0:	1a9d      	sublt	r5, r3, r2
 80138f2:	2300      	movlt	r3, #0
 80138f4:	e734      	b.n	8013760 <_dtoa_r+0x720>
 80138f6:	9e07      	ldr	r6, [sp, #28]
 80138f8:	9d04      	ldr	r5, [sp, #16]
 80138fa:	9f08      	ldr	r7, [sp, #32]
 80138fc:	e73b      	b.n	8013776 <_dtoa_r+0x736>
 80138fe:	9a07      	ldr	r2, [sp, #28]
 8013900:	e767      	b.n	80137d2 <_dtoa_r+0x792>
 8013902:	9b06      	ldr	r3, [sp, #24]
 8013904:	2b01      	cmp	r3, #1
 8013906:	dc18      	bgt.n	801393a <_dtoa_r+0x8fa>
 8013908:	f1ba 0f00 	cmp.w	sl, #0
 801390c:	d115      	bne.n	801393a <_dtoa_r+0x8fa>
 801390e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013912:	b993      	cbnz	r3, 801393a <_dtoa_r+0x8fa>
 8013914:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013918:	0d1b      	lsrs	r3, r3, #20
 801391a:	051b      	lsls	r3, r3, #20
 801391c:	b183      	cbz	r3, 8013940 <_dtoa_r+0x900>
 801391e:	9b04      	ldr	r3, [sp, #16]
 8013920:	3301      	adds	r3, #1
 8013922:	9304      	str	r3, [sp, #16]
 8013924:	9b05      	ldr	r3, [sp, #20]
 8013926:	3301      	adds	r3, #1
 8013928:	9305      	str	r3, [sp, #20]
 801392a:	f04f 0801 	mov.w	r8, #1
 801392e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013930:	2b00      	cmp	r3, #0
 8013932:	f47f af6a 	bne.w	801380a <_dtoa_r+0x7ca>
 8013936:	2001      	movs	r0, #1
 8013938:	e76f      	b.n	801381a <_dtoa_r+0x7da>
 801393a:	f04f 0800 	mov.w	r8, #0
 801393e:	e7f6      	b.n	801392e <_dtoa_r+0x8ee>
 8013940:	4698      	mov	r8, r3
 8013942:	e7f4      	b.n	801392e <_dtoa_r+0x8ee>
 8013944:	f43f af7d 	beq.w	8013842 <_dtoa_r+0x802>
 8013948:	4618      	mov	r0, r3
 801394a:	301c      	adds	r0, #28
 801394c:	e772      	b.n	8013834 <_dtoa_r+0x7f4>
 801394e:	9b03      	ldr	r3, [sp, #12]
 8013950:	2b00      	cmp	r3, #0
 8013952:	dc37      	bgt.n	80139c4 <_dtoa_r+0x984>
 8013954:	9b06      	ldr	r3, [sp, #24]
 8013956:	2b02      	cmp	r3, #2
 8013958:	dd34      	ble.n	80139c4 <_dtoa_r+0x984>
 801395a:	9b03      	ldr	r3, [sp, #12]
 801395c:	9302      	str	r3, [sp, #8]
 801395e:	9b02      	ldr	r3, [sp, #8]
 8013960:	b96b      	cbnz	r3, 801397e <_dtoa_r+0x93e>
 8013962:	4631      	mov	r1, r6
 8013964:	2205      	movs	r2, #5
 8013966:	4620      	mov	r0, r4
 8013968:	f000 fd70 	bl	801444c <__multadd>
 801396c:	4601      	mov	r1, r0
 801396e:	4606      	mov	r6, r0
 8013970:	ee18 0a10 	vmov	r0, s16
 8013974:	f000 ffd4 	bl	8014920 <__mcmp>
 8013978:	2800      	cmp	r0, #0
 801397a:	f73f adbb 	bgt.w	80134f4 <_dtoa_r+0x4b4>
 801397e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013980:	9d01      	ldr	r5, [sp, #4]
 8013982:	43db      	mvns	r3, r3
 8013984:	9300      	str	r3, [sp, #0]
 8013986:	f04f 0800 	mov.w	r8, #0
 801398a:	4631      	mov	r1, r6
 801398c:	4620      	mov	r0, r4
 801398e:	f000 fd3b 	bl	8014408 <_Bfree>
 8013992:	2f00      	cmp	r7, #0
 8013994:	f43f aea4 	beq.w	80136e0 <_dtoa_r+0x6a0>
 8013998:	f1b8 0f00 	cmp.w	r8, #0
 801399c:	d005      	beq.n	80139aa <_dtoa_r+0x96a>
 801399e:	45b8      	cmp	r8, r7
 80139a0:	d003      	beq.n	80139aa <_dtoa_r+0x96a>
 80139a2:	4641      	mov	r1, r8
 80139a4:	4620      	mov	r0, r4
 80139a6:	f000 fd2f 	bl	8014408 <_Bfree>
 80139aa:	4639      	mov	r1, r7
 80139ac:	4620      	mov	r0, r4
 80139ae:	f000 fd2b 	bl	8014408 <_Bfree>
 80139b2:	e695      	b.n	80136e0 <_dtoa_r+0x6a0>
 80139b4:	2600      	movs	r6, #0
 80139b6:	4637      	mov	r7, r6
 80139b8:	e7e1      	b.n	801397e <_dtoa_r+0x93e>
 80139ba:	9700      	str	r7, [sp, #0]
 80139bc:	4637      	mov	r7, r6
 80139be:	e599      	b.n	80134f4 <_dtoa_r+0x4b4>
 80139c0:	40240000 	.word	0x40240000
 80139c4:	9b08      	ldr	r3, [sp, #32]
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	f000 80ca 	beq.w	8013b60 <_dtoa_r+0xb20>
 80139cc:	9b03      	ldr	r3, [sp, #12]
 80139ce:	9302      	str	r3, [sp, #8]
 80139d0:	2d00      	cmp	r5, #0
 80139d2:	dd05      	ble.n	80139e0 <_dtoa_r+0x9a0>
 80139d4:	4639      	mov	r1, r7
 80139d6:	462a      	mov	r2, r5
 80139d8:	4620      	mov	r0, r4
 80139da:	f000 ff31 	bl	8014840 <__lshift>
 80139de:	4607      	mov	r7, r0
 80139e0:	f1b8 0f00 	cmp.w	r8, #0
 80139e4:	d05b      	beq.n	8013a9e <_dtoa_r+0xa5e>
 80139e6:	6879      	ldr	r1, [r7, #4]
 80139e8:	4620      	mov	r0, r4
 80139ea:	f000 fccd 	bl	8014388 <_Balloc>
 80139ee:	4605      	mov	r5, r0
 80139f0:	b928      	cbnz	r0, 80139fe <_dtoa_r+0x9be>
 80139f2:	4b87      	ldr	r3, [pc, #540]	; (8013c10 <_dtoa_r+0xbd0>)
 80139f4:	4602      	mov	r2, r0
 80139f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80139fa:	f7ff bb3b 	b.w	8013074 <_dtoa_r+0x34>
 80139fe:	693a      	ldr	r2, [r7, #16]
 8013a00:	3202      	adds	r2, #2
 8013a02:	0092      	lsls	r2, r2, #2
 8013a04:	f107 010c 	add.w	r1, r7, #12
 8013a08:	300c      	adds	r0, #12
 8013a0a:	f7fd fb23 	bl	8011054 <memcpy>
 8013a0e:	2201      	movs	r2, #1
 8013a10:	4629      	mov	r1, r5
 8013a12:	4620      	mov	r0, r4
 8013a14:	f000 ff14 	bl	8014840 <__lshift>
 8013a18:	9b01      	ldr	r3, [sp, #4]
 8013a1a:	f103 0901 	add.w	r9, r3, #1
 8013a1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8013a22:	4413      	add	r3, r2
 8013a24:	9305      	str	r3, [sp, #20]
 8013a26:	f00a 0301 	and.w	r3, sl, #1
 8013a2a:	46b8      	mov	r8, r7
 8013a2c:	9304      	str	r3, [sp, #16]
 8013a2e:	4607      	mov	r7, r0
 8013a30:	4631      	mov	r1, r6
 8013a32:	ee18 0a10 	vmov	r0, s16
 8013a36:	f7ff fa77 	bl	8012f28 <quorem>
 8013a3a:	4641      	mov	r1, r8
 8013a3c:	9002      	str	r0, [sp, #8]
 8013a3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8013a42:	ee18 0a10 	vmov	r0, s16
 8013a46:	f000 ff6b 	bl	8014920 <__mcmp>
 8013a4a:	463a      	mov	r2, r7
 8013a4c:	9003      	str	r0, [sp, #12]
 8013a4e:	4631      	mov	r1, r6
 8013a50:	4620      	mov	r0, r4
 8013a52:	f000 ff81 	bl	8014958 <__mdiff>
 8013a56:	68c2      	ldr	r2, [r0, #12]
 8013a58:	f109 3bff 	add.w	fp, r9, #4294967295
 8013a5c:	4605      	mov	r5, r0
 8013a5e:	bb02      	cbnz	r2, 8013aa2 <_dtoa_r+0xa62>
 8013a60:	4601      	mov	r1, r0
 8013a62:	ee18 0a10 	vmov	r0, s16
 8013a66:	f000 ff5b 	bl	8014920 <__mcmp>
 8013a6a:	4602      	mov	r2, r0
 8013a6c:	4629      	mov	r1, r5
 8013a6e:	4620      	mov	r0, r4
 8013a70:	9207      	str	r2, [sp, #28]
 8013a72:	f000 fcc9 	bl	8014408 <_Bfree>
 8013a76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8013a7a:	ea43 0102 	orr.w	r1, r3, r2
 8013a7e:	9b04      	ldr	r3, [sp, #16]
 8013a80:	430b      	orrs	r3, r1
 8013a82:	464d      	mov	r5, r9
 8013a84:	d10f      	bne.n	8013aa6 <_dtoa_r+0xa66>
 8013a86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013a8a:	d02a      	beq.n	8013ae2 <_dtoa_r+0xaa2>
 8013a8c:	9b03      	ldr	r3, [sp, #12]
 8013a8e:	2b00      	cmp	r3, #0
 8013a90:	dd02      	ble.n	8013a98 <_dtoa_r+0xa58>
 8013a92:	9b02      	ldr	r3, [sp, #8]
 8013a94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8013a98:	f88b a000 	strb.w	sl, [fp]
 8013a9c:	e775      	b.n	801398a <_dtoa_r+0x94a>
 8013a9e:	4638      	mov	r0, r7
 8013aa0:	e7ba      	b.n	8013a18 <_dtoa_r+0x9d8>
 8013aa2:	2201      	movs	r2, #1
 8013aa4:	e7e2      	b.n	8013a6c <_dtoa_r+0xa2c>
 8013aa6:	9b03      	ldr	r3, [sp, #12]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	db04      	blt.n	8013ab6 <_dtoa_r+0xa76>
 8013aac:	9906      	ldr	r1, [sp, #24]
 8013aae:	430b      	orrs	r3, r1
 8013ab0:	9904      	ldr	r1, [sp, #16]
 8013ab2:	430b      	orrs	r3, r1
 8013ab4:	d122      	bne.n	8013afc <_dtoa_r+0xabc>
 8013ab6:	2a00      	cmp	r2, #0
 8013ab8:	ddee      	ble.n	8013a98 <_dtoa_r+0xa58>
 8013aba:	ee18 1a10 	vmov	r1, s16
 8013abe:	2201      	movs	r2, #1
 8013ac0:	4620      	mov	r0, r4
 8013ac2:	f000 febd 	bl	8014840 <__lshift>
 8013ac6:	4631      	mov	r1, r6
 8013ac8:	ee08 0a10 	vmov	s16, r0
 8013acc:	f000 ff28 	bl	8014920 <__mcmp>
 8013ad0:	2800      	cmp	r0, #0
 8013ad2:	dc03      	bgt.n	8013adc <_dtoa_r+0xa9c>
 8013ad4:	d1e0      	bne.n	8013a98 <_dtoa_r+0xa58>
 8013ad6:	f01a 0f01 	tst.w	sl, #1
 8013ada:	d0dd      	beq.n	8013a98 <_dtoa_r+0xa58>
 8013adc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013ae0:	d1d7      	bne.n	8013a92 <_dtoa_r+0xa52>
 8013ae2:	2339      	movs	r3, #57	; 0x39
 8013ae4:	f88b 3000 	strb.w	r3, [fp]
 8013ae8:	462b      	mov	r3, r5
 8013aea:	461d      	mov	r5, r3
 8013aec:	3b01      	subs	r3, #1
 8013aee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013af2:	2a39      	cmp	r2, #57	; 0x39
 8013af4:	d071      	beq.n	8013bda <_dtoa_r+0xb9a>
 8013af6:	3201      	adds	r2, #1
 8013af8:	701a      	strb	r2, [r3, #0]
 8013afa:	e746      	b.n	801398a <_dtoa_r+0x94a>
 8013afc:	2a00      	cmp	r2, #0
 8013afe:	dd07      	ble.n	8013b10 <_dtoa_r+0xad0>
 8013b00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013b04:	d0ed      	beq.n	8013ae2 <_dtoa_r+0xaa2>
 8013b06:	f10a 0301 	add.w	r3, sl, #1
 8013b0a:	f88b 3000 	strb.w	r3, [fp]
 8013b0e:	e73c      	b.n	801398a <_dtoa_r+0x94a>
 8013b10:	9b05      	ldr	r3, [sp, #20]
 8013b12:	f809 ac01 	strb.w	sl, [r9, #-1]
 8013b16:	4599      	cmp	r9, r3
 8013b18:	d047      	beq.n	8013baa <_dtoa_r+0xb6a>
 8013b1a:	ee18 1a10 	vmov	r1, s16
 8013b1e:	2300      	movs	r3, #0
 8013b20:	220a      	movs	r2, #10
 8013b22:	4620      	mov	r0, r4
 8013b24:	f000 fc92 	bl	801444c <__multadd>
 8013b28:	45b8      	cmp	r8, r7
 8013b2a:	ee08 0a10 	vmov	s16, r0
 8013b2e:	f04f 0300 	mov.w	r3, #0
 8013b32:	f04f 020a 	mov.w	r2, #10
 8013b36:	4641      	mov	r1, r8
 8013b38:	4620      	mov	r0, r4
 8013b3a:	d106      	bne.n	8013b4a <_dtoa_r+0xb0a>
 8013b3c:	f000 fc86 	bl	801444c <__multadd>
 8013b40:	4680      	mov	r8, r0
 8013b42:	4607      	mov	r7, r0
 8013b44:	f109 0901 	add.w	r9, r9, #1
 8013b48:	e772      	b.n	8013a30 <_dtoa_r+0x9f0>
 8013b4a:	f000 fc7f 	bl	801444c <__multadd>
 8013b4e:	4639      	mov	r1, r7
 8013b50:	4680      	mov	r8, r0
 8013b52:	2300      	movs	r3, #0
 8013b54:	220a      	movs	r2, #10
 8013b56:	4620      	mov	r0, r4
 8013b58:	f000 fc78 	bl	801444c <__multadd>
 8013b5c:	4607      	mov	r7, r0
 8013b5e:	e7f1      	b.n	8013b44 <_dtoa_r+0xb04>
 8013b60:	9b03      	ldr	r3, [sp, #12]
 8013b62:	9302      	str	r3, [sp, #8]
 8013b64:	9d01      	ldr	r5, [sp, #4]
 8013b66:	ee18 0a10 	vmov	r0, s16
 8013b6a:	4631      	mov	r1, r6
 8013b6c:	f7ff f9dc 	bl	8012f28 <quorem>
 8013b70:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8013b74:	9b01      	ldr	r3, [sp, #4]
 8013b76:	f805 ab01 	strb.w	sl, [r5], #1
 8013b7a:	1aea      	subs	r2, r5, r3
 8013b7c:	9b02      	ldr	r3, [sp, #8]
 8013b7e:	4293      	cmp	r3, r2
 8013b80:	dd09      	ble.n	8013b96 <_dtoa_r+0xb56>
 8013b82:	ee18 1a10 	vmov	r1, s16
 8013b86:	2300      	movs	r3, #0
 8013b88:	220a      	movs	r2, #10
 8013b8a:	4620      	mov	r0, r4
 8013b8c:	f000 fc5e 	bl	801444c <__multadd>
 8013b90:	ee08 0a10 	vmov	s16, r0
 8013b94:	e7e7      	b.n	8013b66 <_dtoa_r+0xb26>
 8013b96:	9b02      	ldr	r3, [sp, #8]
 8013b98:	2b00      	cmp	r3, #0
 8013b9a:	bfc8      	it	gt
 8013b9c:	461d      	movgt	r5, r3
 8013b9e:	9b01      	ldr	r3, [sp, #4]
 8013ba0:	bfd8      	it	le
 8013ba2:	2501      	movle	r5, #1
 8013ba4:	441d      	add	r5, r3
 8013ba6:	f04f 0800 	mov.w	r8, #0
 8013baa:	ee18 1a10 	vmov	r1, s16
 8013bae:	2201      	movs	r2, #1
 8013bb0:	4620      	mov	r0, r4
 8013bb2:	f000 fe45 	bl	8014840 <__lshift>
 8013bb6:	4631      	mov	r1, r6
 8013bb8:	ee08 0a10 	vmov	s16, r0
 8013bbc:	f000 feb0 	bl	8014920 <__mcmp>
 8013bc0:	2800      	cmp	r0, #0
 8013bc2:	dc91      	bgt.n	8013ae8 <_dtoa_r+0xaa8>
 8013bc4:	d102      	bne.n	8013bcc <_dtoa_r+0xb8c>
 8013bc6:	f01a 0f01 	tst.w	sl, #1
 8013bca:	d18d      	bne.n	8013ae8 <_dtoa_r+0xaa8>
 8013bcc:	462b      	mov	r3, r5
 8013bce:	461d      	mov	r5, r3
 8013bd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013bd4:	2a30      	cmp	r2, #48	; 0x30
 8013bd6:	d0fa      	beq.n	8013bce <_dtoa_r+0xb8e>
 8013bd8:	e6d7      	b.n	801398a <_dtoa_r+0x94a>
 8013bda:	9a01      	ldr	r2, [sp, #4]
 8013bdc:	429a      	cmp	r2, r3
 8013bde:	d184      	bne.n	8013aea <_dtoa_r+0xaaa>
 8013be0:	9b00      	ldr	r3, [sp, #0]
 8013be2:	3301      	adds	r3, #1
 8013be4:	9300      	str	r3, [sp, #0]
 8013be6:	2331      	movs	r3, #49	; 0x31
 8013be8:	7013      	strb	r3, [r2, #0]
 8013bea:	e6ce      	b.n	801398a <_dtoa_r+0x94a>
 8013bec:	4b09      	ldr	r3, [pc, #36]	; (8013c14 <_dtoa_r+0xbd4>)
 8013bee:	f7ff ba95 	b.w	801311c <_dtoa_r+0xdc>
 8013bf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013bf4:	2b00      	cmp	r3, #0
 8013bf6:	f47f aa6e 	bne.w	80130d6 <_dtoa_r+0x96>
 8013bfa:	4b07      	ldr	r3, [pc, #28]	; (8013c18 <_dtoa_r+0xbd8>)
 8013bfc:	f7ff ba8e 	b.w	801311c <_dtoa_r+0xdc>
 8013c00:	9b02      	ldr	r3, [sp, #8]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	dcae      	bgt.n	8013b64 <_dtoa_r+0xb24>
 8013c06:	9b06      	ldr	r3, [sp, #24]
 8013c08:	2b02      	cmp	r3, #2
 8013c0a:	f73f aea8 	bgt.w	801395e <_dtoa_r+0x91e>
 8013c0e:	e7a9      	b.n	8013b64 <_dtoa_r+0xb24>
 8013c10:	08017bb9 	.word	0x08017bb9
 8013c14:	08017db1 	.word	0x08017db1
 8013c18:	08017b51 	.word	0x08017b51

08013c1c <fiprintf>:
 8013c1c:	b40e      	push	{r1, r2, r3}
 8013c1e:	b503      	push	{r0, r1, lr}
 8013c20:	4601      	mov	r1, r0
 8013c22:	ab03      	add	r3, sp, #12
 8013c24:	4805      	ldr	r0, [pc, #20]	; (8013c3c <fiprintf+0x20>)
 8013c26:	f853 2b04 	ldr.w	r2, [r3], #4
 8013c2a:	6800      	ldr	r0, [r0, #0]
 8013c2c:	9301      	str	r3, [sp, #4]
 8013c2e:	f001 fc09 	bl	8015444 <_vfiprintf_r>
 8013c32:	b002      	add	sp, #8
 8013c34:	f85d eb04 	ldr.w	lr, [sp], #4
 8013c38:	b003      	add	sp, #12
 8013c3a:	4770      	bx	lr
 8013c3c:	2000045c 	.word	0x2000045c

08013c40 <rshift>:
 8013c40:	6903      	ldr	r3, [r0, #16]
 8013c42:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8013c46:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8013c4a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013c4e:	f100 0414 	add.w	r4, r0, #20
 8013c52:	dd45      	ble.n	8013ce0 <rshift+0xa0>
 8013c54:	f011 011f 	ands.w	r1, r1, #31
 8013c58:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013c5c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013c60:	d10c      	bne.n	8013c7c <rshift+0x3c>
 8013c62:	f100 0710 	add.w	r7, r0, #16
 8013c66:	4629      	mov	r1, r5
 8013c68:	42b1      	cmp	r1, r6
 8013c6a:	d334      	bcc.n	8013cd6 <rshift+0x96>
 8013c6c:	1a9b      	subs	r3, r3, r2
 8013c6e:	009b      	lsls	r3, r3, #2
 8013c70:	1eea      	subs	r2, r5, #3
 8013c72:	4296      	cmp	r6, r2
 8013c74:	bf38      	it	cc
 8013c76:	2300      	movcc	r3, #0
 8013c78:	4423      	add	r3, r4
 8013c7a:	e015      	b.n	8013ca8 <rshift+0x68>
 8013c7c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8013c80:	f1c1 0820 	rsb	r8, r1, #32
 8013c84:	40cf      	lsrs	r7, r1
 8013c86:	f105 0e04 	add.w	lr, r5, #4
 8013c8a:	46a1      	mov	r9, r4
 8013c8c:	4576      	cmp	r6, lr
 8013c8e:	46f4      	mov	ip, lr
 8013c90:	d815      	bhi.n	8013cbe <rshift+0x7e>
 8013c92:	1a9a      	subs	r2, r3, r2
 8013c94:	0092      	lsls	r2, r2, #2
 8013c96:	3a04      	subs	r2, #4
 8013c98:	3501      	adds	r5, #1
 8013c9a:	42ae      	cmp	r6, r5
 8013c9c:	bf38      	it	cc
 8013c9e:	2200      	movcc	r2, #0
 8013ca0:	18a3      	adds	r3, r4, r2
 8013ca2:	50a7      	str	r7, [r4, r2]
 8013ca4:	b107      	cbz	r7, 8013ca8 <rshift+0x68>
 8013ca6:	3304      	adds	r3, #4
 8013ca8:	1b1a      	subs	r2, r3, r4
 8013caa:	42a3      	cmp	r3, r4
 8013cac:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8013cb0:	bf08      	it	eq
 8013cb2:	2300      	moveq	r3, #0
 8013cb4:	6102      	str	r2, [r0, #16]
 8013cb6:	bf08      	it	eq
 8013cb8:	6143      	streq	r3, [r0, #20]
 8013cba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013cbe:	f8dc c000 	ldr.w	ip, [ip]
 8013cc2:	fa0c fc08 	lsl.w	ip, ip, r8
 8013cc6:	ea4c 0707 	orr.w	r7, ip, r7
 8013cca:	f849 7b04 	str.w	r7, [r9], #4
 8013cce:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013cd2:	40cf      	lsrs	r7, r1
 8013cd4:	e7da      	b.n	8013c8c <rshift+0x4c>
 8013cd6:	f851 cb04 	ldr.w	ip, [r1], #4
 8013cda:	f847 cf04 	str.w	ip, [r7, #4]!
 8013cde:	e7c3      	b.n	8013c68 <rshift+0x28>
 8013ce0:	4623      	mov	r3, r4
 8013ce2:	e7e1      	b.n	8013ca8 <rshift+0x68>

08013ce4 <__hexdig_fun>:
 8013ce4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8013ce8:	2b09      	cmp	r3, #9
 8013cea:	d802      	bhi.n	8013cf2 <__hexdig_fun+0xe>
 8013cec:	3820      	subs	r0, #32
 8013cee:	b2c0      	uxtb	r0, r0
 8013cf0:	4770      	bx	lr
 8013cf2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8013cf6:	2b05      	cmp	r3, #5
 8013cf8:	d801      	bhi.n	8013cfe <__hexdig_fun+0x1a>
 8013cfa:	3847      	subs	r0, #71	; 0x47
 8013cfc:	e7f7      	b.n	8013cee <__hexdig_fun+0xa>
 8013cfe:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8013d02:	2b05      	cmp	r3, #5
 8013d04:	d801      	bhi.n	8013d0a <__hexdig_fun+0x26>
 8013d06:	3827      	subs	r0, #39	; 0x27
 8013d08:	e7f1      	b.n	8013cee <__hexdig_fun+0xa>
 8013d0a:	2000      	movs	r0, #0
 8013d0c:	4770      	bx	lr
	...

08013d10 <__gethex>:
 8013d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013d14:	ed2d 8b02 	vpush	{d8}
 8013d18:	b089      	sub	sp, #36	; 0x24
 8013d1a:	ee08 0a10 	vmov	s16, r0
 8013d1e:	9304      	str	r3, [sp, #16]
 8013d20:	4bb4      	ldr	r3, [pc, #720]	; (8013ff4 <__gethex+0x2e4>)
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	9301      	str	r3, [sp, #4]
 8013d26:	4618      	mov	r0, r3
 8013d28:	468b      	mov	fp, r1
 8013d2a:	4690      	mov	r8, r2
 8013d2c:	f7ec fa7a 	bl	8000224 <strlen>
 8013d30:	9b01      	ldr	r3, [sp, #4]
 8013d32:	f8db 2000 	ldr.w	r2, [fp]
 8013d36:	4403      	add	r3, r0
 8013d38:	4682      	mov	sl, r0
 8013d3a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8013d3e:	9305      	str	r3, [sp, #20]
 8013d40:	1c93      	adds	r3, r2, #2
 8013d42:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8013d46:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8013d4a:	32fe      	adds	r2, #254	; 0xfe
 8013d4c:	18d1      	adds	r1, r2, r3
 8013d4e:	461f      	mov	r7, r3
 8013d50:	f813 0b01 	ldrb.w	r0, [r3], #1
 8013d54:	9100      	str	r1, [sp, #0]
 8013d56:	2830      	cmp	r0, #48	; 0x30
 8013d58:	d0f8      	beq.n	8013d4c <__gethex+0x3c>
 8013d5a:	f7ff ffc3 	bl	8013ce4 <__hexdig_fun>
 8013d5e:	4604      	mov	r4, r0
 8013d60:	2800      	cmp	r0, #0
 8013d62:	d13a      	bne.n	8013dda <__gethex+0xca>
 8013d64:	9901      	ldr	r1, [sp, #4]
 8013d66:	4652      	mov	r2, sl
 8013d68:	4638      	mov	r0, r7
 8013d6a:	f001 fe41 	bl	80159f0 <strncmp>
 8013d6e:	4605      	mov	r5, r0
 8013d70:	2800      	cmp	r0, #0
 8013d72:	d168      	bne.n	8013e46 <__gethex+0x136>
 8013d74:	f817 000a 	ldrb.w	r0, [r7, sl]
 8013d78:	eb07 060a 	add.w	r6, r7, sl
 8013d7c:	f7ff ffb2 	bl	8013ce4 <__hexdig_fun>
 8013d80:	2800      	cmp	r0, #0
 8013d82:	d062      	beq.n	8013e4a <__gethex+0x13a>
 8013d84:	4633      	mov	r3, r6
 8013d86:	7818      	ldrb	r0, [r3, #0]
 8013d88:	2830      	cmp	r0, #48	; 0x30
 8013d8a:	461f      	mov	r7, r3
 8013d8c:	f103 0301 	add.w	r3, r3, #1
 8013d90:	d0f9      	beq.n	8013d86 <__gethex+0x76>
 8013d92:	f7ff ffa7 	bl	8013ce4 <__hexdig_fun>
 8013d96:	2301      	movs	r3, #1
 8013d98:	fab0 f480 	clz	r4, r0
 8013d9c:	0964      	lsrs	r4, r4, #5
 8013d9e:	4635      	mov	r5, r6
 8013da0:	9300      	str	r3, [sp, #0]
 8013da2:	463a      	mov	r2, r7
 8013da4:	4616      	mov	r6, r2
 8013da6:	3201      	adds	r2, #1
 8013da8:	7830      	ldrb	r0, [r6, #0]
 8013daa:	f7ff ff9b 	bl	8013ce4 <__hexdig_fun>
 8013dae:	2800      	cmp	r0, #0
 8013db0:	d1f8      	bne.n	8013da4 <__gethex+0x94>
 8013db2:	9901      	ldr	r1, [sp, #4]
 8013db4:	4652      	mov	r2, sl
 8013db6:	4630      	mov	r0, r6
 8013db8:	f001 fe1a 	bl	80159f0 <strncmp>
 8013dbc:	b980      	cbnz	r0, 8013de0 <__gethex+0xd0>
 8013dbe:	b94d      	cbnz	r5, 8013dd4 <__gethex+0xc4>
 8013dc0:	eb06 050a 	add.w	r5, r6, sl
 8013dc4:	462a      	mov	r2, r5
 8013dc6:	4616      	mov	r6, r2
 8013dc8:	3201      	adds	r2, #1
 8013dca:	7830      	ldrb	r0, [r6, #0]
 8013dcc:	f7ff ff8a 	bl	8013ce4 <__hexdig_fun>
 8013dd0:	2800      	cmp	r0, #0
 8013dd2:	d1f8      	bne.n	8013dc6 <__gethex+0xb6>
 8013dd4:	1bad      	subs	r5, r5, r6
 8013dd6:	00ad      	lsls	r5, r5, #2
 8013dd8:	e004      	b.n	8013de4 <__gethex+0xd4>
 8013dda:	2400      	movs	r4, #0
 8013ddc:	4625      	mov	r5, r4
 8013dde:	e7e0      	b.n	8013da2 <__gethex+0x92>
 8013de0:	2d00      	cmp	r5, #0
 8013de2:	d1f7      	bne.n	8013dd4 <__gethex+0xc4>
 8013de4:	7833      	ldrb	r3, [r6, #0]
 8013de6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8013dea:	2b50      	cmp	r3, #80	; 0x50
 8013dec:	d13b      	bne.n	8013e66 <__gethex+0x156>
 8013dee:	7873      	ldrb	r3, [r6, #1]
 8013df0:	2b2b      	cmp	r3, #43	; 0x2b
 8013df2:	d02c      	beq.n	8013e4e <__gethex+0x13e>
 8013df4:	2b2d      	cmp	r3, #45	; 0x2d
 8013df6:	d02e      	beq.n	8013e56 <__gethex+0x146>
 8013df8:	1c71      	adds	r1, r6, #1
 8013dfa:	f04f 0900 	mov.w	r9, #0
 8013dfe:	7808      	ldrb	r0, [r1, #0]
 8013e00:	f7ff ff70 	bl	8013ce4 <__hexdig_fun>
 8013e04:	1e43      	subs	r3, r0, #1
 8013e06:	b2db      	uxtb	r3, r3
 8013e08:	2b18      	cmp	r3, #24
 8013e0a:	d82c      	bhi.n	8013e66 <__gethex+0x156>
 8013e0c:	f1a0 0210 	sub.w	r2, r0, #16
 8013e10:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013e14:	f7ff ff66 	bl	8013ce4 <__hexdig_fun>
 8013e18:	1e43      	subs	r3, r0, #1
 8013e1a:	b2db      	uxtb	r3, r3
 8013e1c:	2b18      	cmp	r3, #24
 8013e1e:	d91d      	bls.n	8013e5c <__gethex+0x14c>
 8013e20:	f1b9 0f00 	cmp.w	r9, #0
 8013e24:	d000      	beq.n	8013e28 <__gethex+0x118>
 8013e26:	4252      	negs	r2, r2
 8013e28:	4415      	add	r5, r2
 8013e2a:	f8cb 1000 	str.w	r1, [fp]
 8013e2e:	b1e4      	cbz	r4, 8013e6a <__gethex+0x15a>
 8013e30:	9b00      	ldr	r3, [sp, #0]
 8013e32:	2b00      	cmp	r3, #0
 8013e34:	bf14      	ite	ne
 8013e36:	2700      	movne	r7, #0
 8013e38:	2706      	moveq	r7, #6
 8013e3a:	4638      	mov	r0, r7
 8013e3c:	b009      	add	sp, #36	; 0x24
 8013e3e:	ecbd 8b02 	vpop	{d8}
 8013e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013e46:	463e      	mov	r6, r7
 8013e48:	4625      	mov	r5, r4
 8013e4a:	2401      	movs	r4, #1
 8013e4c:	e7ca      	b.n	8013de4 <__gethex+0xd4>
 8013e4e:	f04f 0900 	mov.w	r9, #0
 8013e52:	1cb1      	adds	r1, r6, #2
 8013e54:	e7d3      	b.n	8013dfe <__gethex+0xee>
 8013e56:	f04f 0901 	mov.w	r9, #1
 8013e5a:	e7fa      	b.n	8013e52 <__gethex+0x142>
 8013e5c:	230a      	movs	r3, #10
 8013e5e:	fb03 0202 	mla	r2, r3, r2, r0
 8013e62:	3a10      	subs	r2, #16
 8013e64:	e7d4      	b.n	8013e10 <__gethex+0x100>
 8013e66:	4631      	mov	r1, r6
 8013e68:	e7df      	b.n	8013e2a <__gethex+0x11a>
 8013e6a:	1bf3      	subs	r3, r6, r7
 8013e6c:	3b01      	subs	r3, #1
 8013e6e:	4621      	mov	r1, r4
 8013e70:	2b07      	cmp	r3, #7
 8013e72:	dc0b      	bgt.n	8013e8c <__gethex+0x17c>
 8013e74:	ee18 0a10 	vmov	r0, s16
 8013e78:	f000 fa86 	bl	8014388 <_Balloc>
 8013e7c:	4604      	mov	r4, r0
 8013e7e:	b940      	cbnz	r0, 8013e92 <__gethex+0x182>
 8013e80:	4b5d      	ldr	r3, [pc, #372]	; (8013ff8 <__gethex+0x2e8>)
 8013e82:	4602      	mov	r2, r0
 8013e84:	21de      	movs	r1, #222	; 0xde
 8013e86:	485d      	ldr	r0, [pc, #372]	; (8013ffc <__gethex+0x2ec>)
 8013e88:	f7ff f820 	bl	8012ecc <__assert_func>
 8013e8c:	3101      	adds	r1, #1
 8013e8e:	105b      	asrs	r3, r3, #1
 8013e90:	e7ee      	b.n	8013e70 <__gethex+0x160>
 8013e92:	f100 0914 	add.w	r9, r0, #20
 8013e96:	f04f 0b00 	mov.w	fp, #0
 8013e9a:	f1ca 0301 	rsb	r3, sl, #1
 8013e9e:	f8cd 9008 	str.w	r9, [sp, #8]
 8013ea2:	f8cd b000 	str.w	fp, [sp]
 8013ea6:	9306      	str	r3, [sp, #24]
 8013ea8:	42b7      	cmp	r7, r6
 8013eaa:	d340      	bcc.n	8013f2e <__gethex+0x21e>
 8013eac:	9802      	ldr	r0, [sp, #8]
 8013eae:	9b00      	ldr	r3, [sp, #0]
 8013eb0:	f840 3b04 	str.w	r3, [r0], #4
 8013eb4:	eba0 0009 	sub.w	r0, r0, r9
 8013eb8:	1080      	asrs	r0, r0, #2
 8013eba:	0146      	lsls	r6, r0, #5
 8013ebc:	6120      	str	r0, [r4, #16]
 8013ebe:	4618      	mov	r0, r3
 8013ec0:	f000 fb54 	bl	801456c <__hi0bits>
 8013ec4:	1a30      	subs	r0, r6, r0
 8013ec6:	f8d8 6000 	ldr.w	r6, [r8]
 8013eca:	42b0      	cmp	r0, r6
 8013ecc:	dd63      	ble.n	8013f96 <__gethex+0x286>
 8013ece:	1b87      	subs	r7, r0, r6
 8013ed0:	4639      	mov	r1, r7
 8013ed2:	4620      	mov	r0, r4
 8013ed4:	f000 fef8 	bl	8014cc8 <__any_on>
 8013ed8:	4682      	mov	sl, r0
 8013eda:	b1a8      	cbz	r0, 8013f08 <__gethex+0x1f8>
 8013edc:	1e7b      	subs	r3, r7, #1
 8013ede:	1159      	asrs	r1, r3, #5
 8013ee0:	f003 021f 	and.w	r2, r3, #31
 8013ee4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8013ee8:	f04f 0a01 	mov.w	sl, #1
 8013eec:	fa0a f202 	lsl.w	r2, sl, r2
 8013ef0:	420a      	tst	r2, r1
 8013ef2:	d009      	beq.n	8013f08 <__gethex+0x1f8>
 8013ef4:	4553      	cmp	r3, sl
 8013ef6:	dd05      	ble.n	8013f04 <__gethex+0x1f4>
 8013ef8:	1eb9      	subs	r1, r7, #2
 8013efa:	4620      	mov	r0, r4
 8013efc:	f000 fee4 	bl	8014cc8 <__any_on>
 8013f00:	2800      	cmp	r0, #0
 8013f02:	d145      	bne.n	8013f90 <__gethex+0x280>
 8013f04:	f04f 0a02 	mov.w	sl, #2
 8013f08:	4639      	mov	r1, r7
 8013f0a:	4620      	mov	r0, r4
 8013f0c:	f7ff fe98 	bl	8013c40 <rshift>
 8013f10:	443d      	add	r5, r7
 8013f12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013f16:	42ab      	cmp	r3, r5
 8013f18:	da4c      	bge.n	8013fb4 <__gethex+0x2a4>
 8013f1a:	ee18 0a10 	vmov	r0, s16
 8013f1e:	4621      	mov	r1, r4
 8013f20:	f000 fa72 	bl	8014408 <_Bfree>
 8013f24:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013f26:	2300      	movs	r3, #0
 8013f28:	6013      	str	r3, [r2, #0]
 8013f2a:	27a3      	movs	r7, #163	; 0xa3
 8013f2c:	e785      	b.n	8013e3a <__gethex+0x12a>
 8013f2e:	1e73      	subs	r3, r6, #1
 8013f30:	9a05      	ldr	r2, [sp, #20]
 8013f32:	9303      	str	r3, [sp, #12]
 8013f34:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013f38:	4293      	cmp	r3, r2
 8013f3a:	d019      	beq.n	8013f70 <__gethex+0x260>
 8013f3c:	f1bb 0f20 	cmp.w	fp, #32
 8013f40:	d107      	bne.n	8013f52 <__gethex+0x242>
 8013f42:	9b02      	ldr	r3, [sp, #8]
 8013f44:	9a00      	ldr	r2, [sp, #0]
 8013f46:	f843 2b04 	str.w	r2, [r3], #4
 8013f4a:	9302      	str	r3, [sp, #8]
 8013f4c:	2300      	movs	r3, #0
 8013f4e:	9300      	str	r3, [sp, #0]
 8013f50:	469b      	mov	fp, r3
 8013f52:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8013f56:	f7ff fec5 	bl	8013ce4 <__hexdig_fun>
 8013f5a:	9b00      	ldr	r3, [sp, #0]
 8013f5c:	f000 000f 	and.w	r0, r0, #15
 8013f60:	fa00 f00b 	lsl.w	r0, r0, fp
 8013f64:	4303      	orrs	r3, r0
 8013f66:	9300      	str	r3, [sp, #0]
 8013f68:	f10b 0b04 	add.w	fp, fp, #4
 8013f6c:	9b03      	ldr	r3, [sp, #12]
 8013f6e:	e00d      	b.n	8013f8c <__gethex+0x27c>
 8013f70:	9b03      	ldr	r3, [sp, #12]
 8013f72:	9a06      	ldr	r2, [sp, #24]
 8013f74:	4413      	add	r3, r2
 8013f76:	42bb      	cmp	r3, r7
 8013f78:	d3e0      	bcc.n	8013f3c <__gethex+0x22c>
 8013f7a:	4618      	mov	r0, r3
 8013f7c:	9901      	ldr	r1, [sp, #4]
 8013f7e:	9307      	str	r3, [sp, #28]
 8013f80:	4652      	mov	r2, sl
 8013f82:	f001 fd35 	bl	80159f0 <strncmp>
 8013f86:	9b07      	ldr	r3, [sp, #28]
 8013f88:	2800      	cmp	r0, #0
 8013f8a:	d1d7      	bne.n	8013f3c <__gethex+0x22c>
 8013f8c:	461e      	mov	r6, r3
 8013f8e:	e78b      	b.n	8013ea8 <__gethex+0x198>
 8013f90:	f04f 0a03 	mov.w	sl, #3
 8013f94:	e7b8      	b.n	8013f08 <__gethex+0x1f8>
 8013f96:	da0a      	bge.n	8013fae <__gethex+0x29e>
 8013f98:	1a37      	subs	r7, r6, r0
 8013f9a:	4621      	mov	r1, r4
 8013f9c:	ee18 0a10 	vmov	r0, s16
 8013fa0:	463a      	mov	r2, r7
 8013fa2:	f000 fc4d 	bl	8014840 <__lshift>
 8013fa6:	1bed      	subs	r5, r5, r7
 8013fa8:	4604      	mov	r4, r0
 8013faa:	f100 0914 	add.w	r9, r0, #20
 8013fae:	f04f 0a00 	mov.w	sl, #0
 8013fb2:	e7ae      	b.n	8013f12 <__gethex+0x202>
 8013fb4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8013fb8:	42a8      	cmp	r0, r5
 8013fba:	dd72      	ble.n	80140a2 <__gethex+0x392>
 8013fbc:	1b45      	subs	r5, r0, r5
 8013fbe:	42ae      	cmp	r6, r5
 8013fc0:	dc36      	bgt.n	8014030 <__gethex+0x320>
 8013fc2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013fc6:	2b02      	cmp	r3, #2
 8013fc8:	d02a      	beq.n	8014020 <__gethex+0x310>
 8013fca:	2b03      	cmp	r3, #3
 8013fcc:	d02c      	beq.n	8014028 <__gethex+0x318>
 8013fce:	2b01      	cmp	r3, #1
 8013fd0:	d11c      	bne.n	801400c <__gethex+0x2fc>
 8013fd2:	42ae      	cmp	r6, r5
 8013fd4:	d11a      	bne.n	801400c <__gethex+0x2fc>
 8013fd6:	2e01      	cmp	r6, #1
 8013fd8:	d112      	bne.n	8014000 <__gethex+0x2f0>
 8013fda:	9a04      	ldr	r2, [sp, #16]
 8013fdc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013fe0:	6013      	str	r3, [r2, #0]
 8013fe2:	2301      	movs	r3, #1
 8013fe4:	6123      	str	r3, [r4, #16]
 8013fe6:	f8c9 3000 	str.w	r3, [r9]
 8013fea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013fec:	2762      	movs	r7, #98	; 0x62
 8013fee:	601c      	str	r4, [r3, #0]
 8013ff0:	e723      	b.n	8013e3a <__gethex+0x12a>
 8013ff2:	bf00      	nop
 8013ff4:	08017c30 	.word	0x08017c30
 8013ff8:	08017bb9 	.word	0x08017bb9
 8013ffc:	08017bca 	.word	0x08017bca
 8014000:	1e71      	subs	r1, r6, #1
 8014002:	4620      	mov	r0, r4
 8014004:	f000 fe60 	bl	8014cc8 <__any_on>
 8014008:	2800      	cmp	r0, #0
 801400a:	d1e6      	bne.n	8013fda <__gethex+0x2ca>
 801400c:	ee18 0a10 	vmov	r0, s16
 8014010:	4621      	mov	r1, r4
 8014012:	f000 f9f9 	bl	8014408 <_Bfree>
 8014016:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014018:	2300      	movs	r3, #0
 801401a:	6013      	str	r3, [r2, #0]
 801401c:	2750      	movs	r7, #80	; 0x50
 801401e:	e70c      	b.n	8013e3a <__gethex+0x12a>
 8014020:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014022:	2b00      	cmp	r3, #0
 8014024:	d1f2      	bne.n	801400c <__gethex+0x2fc>
 8014026:	e7d8      	b.n	8013fda <__gethex+0x2ca>
 8014028:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801402a:	2b00      	cmp	r3, #0
 801402c:	d1d5      	bne.n	8013fda <__gethex+0x2ca>
 801402e:	e7ed      	b.n	801400c <__gethex+0x2fc>
 8014030:	1e6f      	subs	r7, r5, #1
 8014032:	f1ba 0f00 	cmp.w	sl, #0
 8014036:	d131      	bne.n	801409c <__gethex+0x38c>
 8014038:	b127      	cbz	r7, 8014044 <__gethex+0x334>
 801403a:	4639      	mov	r1, r7
 801403c:	4620      	mov	r0, r4
 801403e:	f000 fe43 	bl	8014cc8 <__any_on>
 8014042:	4682      	mov	sl, r0
 8014044:	117b      	asrs	r3, r7, #5
 8014046:	2101      	movs	r1, #1
 8014048:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 801404c:	f007 071f 	and.w	r7, r7, #31
 8014050:	fa01 f707 	lsl.w	r7, r1, r7
 8014054:	421f      	tst	r7, r3
 8014056:	4629      	mov	r1, r5
 8014058:	4620      	mov	r0, r4
 801405a:	bf18      	it	ne
 801405c:	f04a 0a02 	orrne.w	sl, sl, #2
 8014060:	1b76      	subs	r6, r6, r5
 8014062:	f7ff fded 	bl	8013c40 <rshift>
 8014066:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801406a:	2702      	movs	r7, #2
 801406c:	f1ba 0f00 	cmp.w	sl, #0
 8014070:	d048      	beq.n	8014104 <__gethex+0x3f4>
 8014072:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014076:	2b02      	cmp	r3, #2
 8014078:	d015      	beq.n	80140a6 <__gethex+0x396>
 801407a:	2b03      	cmp	r3, #3
 801407c:	d017      	beq.n	80140ae <__gethex+0x39e>
 801407e:	2b01      	cmp	r3, #1
 8014080:	d109      	bne.n	8014096 <__gethex+0x386>
 8014082:	f01a 0f02 	tst.w	sl, #2
 8014086:	d006      	beq.n	8014096 <__gethex+0x386>
 8014088:	f8d9 0000 	ldr.w	r0, [r9]
 801408c:	ea4a 0a00 	orr.w	sl, sl, r0
 8014090:	f01a 0f01 	tst.w	sl, #1
 8014094:	d10e      	bne.n	80140b4 <__gethex+0x3a4>
 8014096:	f047 0710 	orr.w	r7, r7, #16
 801409a:	e033      	b.n	8014104 <__gethex+0x3f4>
 801409c:	f04f 0a01 	mov.w	sl, #1
 80140a0:	e7d0      	b.n	8014044 <__gethex+0x334>
 80140a2:	2701      	movs	r7, #1
 80140a4:	e7e2      	b.n	801406c <__gethex+0x35c>
 80140a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80140a8:	f1c3 0301 	rsb	r3, r3, #1
 80140ac:	9315      	str	r3, [sp, #84]	; 0x54
 80140ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80140b0:	2b00      	cmp	r3, #0
 80140b2:	d0f0      	beq.n	8014096 <__gethex+0x386>
 80140b4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80140b8:	f104 0314 	add.w	r3, r4, #20
 80140bc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80140c0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80140c4:	f04f 0c00 	mov.w	ip, #0
 80140c8:	4618      	mov	r0, r3
 80140ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80140ce:	f1b2 3fff 	cmp.w	r2, #4294967295
 80140d2:	d01c      	beq.n	801410e <__gethex+0x3fe>
 80140d4:	3201      	adds	r2, #1
 80140d6:	6002      	str	r2, [r0, #0]
 80140d8:	2f02      	cmp	r7, #2
 80140da:	f104 0314 	add.w	r3, r4, #20
 80140de:	d13f      	bne.n	8014160 <__gethex+0x450>
 80140e0:	f8d8 2000 	ldr.w	r2, [r8]
 80140e4:	3a01      	subs	r2, #1
 80140e6:	42b2      	cmp	r2, r6
 80140e8:	d10a      	bne.n	8014100 <__gethex+0x3f0>
 80140ea:	1171      	asrs	r1, r6, #5
 80140ec:	2201      	movs	r2, #1
 80140ee:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80140f2:	f006 061f 	and.w	r6, r6, #31
 80140f6:	fa02 f606 	lsl.w	r6, r2, r6
 80140fa:	421e      	tst	r6, r3
 80140fc:	bf18      	it	ne
 80140fe:	4617      	movne	r7, r2
 8014100:	f047 0720 	orr.w	r7, r7, #32
 8014104:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014106:	601c      	str	r4, [r3, #0]
 8014108:	9b04      	ldr	r3, [sp, #16]
 801410a:	601d      	str	r5, [r3, #0]
 801410c:	e695      	b.n	8013e3a <__gethex+0x12a>
 801410e:	4299      	cmp	r1, r3
 8014110:	f843 cc04 	str.w	ip, [r3, #-4]
 8014114:	d8d8      	bhi.n	80140c8 <__gethex+0x3b8>
 8014116:	68a3      	ldr	r3, [r4, #8]
 8014118:	459b      	cmp	fp, r3
 801411a:	db19      	blt.n	8014150 <__gethex+0x440>
 801411c:	6861      	ldr	r1, [r4, #4]
 801411e:	ee18 0a10 	vmov	r0, s16
 8014122:	3101      	adds	r1, #1
 8014124:	f000 f930 	bl	8014388 <_Balloc>
 8014128:	4681      	mov	r9, r0
 801412a:	b918      	cbnz	r0, 8014134 <__gethex+0x424>
 801412c:	4b1a      	ldr	r3, [pc, #104]	; (8014198 <__gethex+0x488>)
 801412e:	4602      	mov	r2, r0
 8014130:	2184      	movs	r1, #132	; 0x84
 8014132:	e6a8      	b.n	8013e86 <__gethex+0x176>
 8014134:	6922      	ldr	r2, [r4, #16]
 8014136:	3202      	adds	r2, #2
 8014138:	f104 010c 	add.w	r1, r4, #12
 801413c:	0092      	lsls	r2, r2, #2
 801413e:	300c      	adds	r0, #12
 8014140:	f7fc ff88 	bl	8011054 <memcpy>
 8014144:	4621      	mov	r1, r4
 8014146:	ee18 0a10 	vmov	r0, s16
 801414a:	f000 f95d 	bl	8014408 <_Bfree>
 801414e:	464c      	mov	r4, r9
 8014150:	6923      	ldr	r3, [r4, #16]
 8014152:	1c5a      	adds	r2, r3, #1
 8014154:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8014158:	6122      	str	r2, [r4, #16]
 801415a:	2201      	movs	r2, #1
 801415c:	615a      	str	r2, [r3, #20]
 801415e:	e7bb      	b.n	80140d8 <__gethex+0x3c8>
 8014160:	6922      	ldr	r2, [r4, #16]
 8014162:	455a      	cmp	r2, fp
 8014164:	dd0b      	ble.n	801417e <__gethex+0x46e>
 8014166:	2101      	movs	r1, #1
 8014168:	4620      	mov	r0, r4
 801416a:	f7ff fd69 	bl	8013c40 <rshift>
 801416e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014172:	3501      	adds	r5, #1
 8014174:	42ab      	cmp	r3, r5
 8014176:	f6ff aed0 	blt.w	8013f1a <__gethex+0x20a>
 801417a:	2701      	movs	r7, #1
 801417c:	e7c0      	b.n	8014100 <__gethex+0x3f0>
 801417e:	f016 061f 	ands.w	r6, r6, #31
 8014182:	d0fa      	beq.n	801417a <__gethex+0x46a>
 8014184:	4453      	add	r3, sl
 8014186:	f1c6 0620 	rsb	r6, r6, #32
 801418a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801418e:	f000 f9ed 	bl	801456c <__hi0bits>
 8014192:	42b0      	cmp	r0, r6
 8014194:	dbe7      	blt.n	8014166 <__gethex+0x456>
 8014196:	e7f0      	b.n	801417a <__gethex+0x46a>
 8014198:	08017bb9 	.word	0x08017bb9

0801419c <L_shift>:
 801419c:	f1c2 0208 	rsb	r2, r2, #8
 80141a0:	0092      	lsls	r2, r2, #2
 80141a2:	b570      	push	{r4, r5, r6, lr}
 80141a4:	f1c2 0620 	rsb	r6, r2, #32
 80141a8:	6843      	ldr	r3, [r0, #4]
 80141aa:	6804      	ldr	r4, [r0, #0]
 80141ac:	fa03 f506 	lsl.w	r5, r3, r6
 80141b0:	432c      	orrs	r4, r5
 80141b2:	40d3      	lsrs	r3, r2
 80141b4:	6004      	str	r4, [r0, #0]
 80141b6:	f840 3f04 	str.w	r3, [r0, #4]!
 80141ba:	4288      	cmp	r0, r1
 80141bc:	d3f4      	bcc.n	80141a8 <L_shift+0xc>
 80141be:	bd70      	pop	{r4, r5, r6, pc}

080141c0 <__match>:
 80141c0:	b530      	push	{r4, r5, lr}
 80141c2:	6803      	ldr	r3, [r0, #0]
 80141c4:	3301      	adds	r3, #1
 80141c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80141ca:	b914      	cbnz	r4, 80141d2 <__match+0x12>
 80141cc:	6003      	str	r3, [r0, #0]
 80141ce:	2001      	movs	r0, #1
 80141d0:	bd30      	pop	{r4, r5, pc}
 80141d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80141d6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80141da:	2d19      	cmp	r5, #25
 80141dc:	bf98      	it	ls
 80141de:	3220      	addls	r2, #32
 80141e0:	42a2      	cmp	r2, r4
 80141e2:	d0f0      	beq.n	80141c6 <__match+0x6>
 80141e4:	2000      	movs	r0, #0
 80141e6:	e7f3      	b.n	80141d0 <__match+0x10>

080141e8 <__hexnan>:
 80141e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141ec:	680b      	ldr	r3, [r1, #0]
 80141ee:	115e      	asrs	r6, r3, #5
 80141f0:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80141f4:	f013 031f 	ands.w	r3, r3, #31
 80141f8:	b087      	sub	sp, #28
 80141fa:	bf18      	it	ne
 80141fc:	3604      	addne	r6, #4
 80141fe:	2500      	movs	r5, #0
 8014200:	1f37      	subs	r7, r6, #4
 8014202:	4690      	mov	r8, r2
 8014204:	6802      	ldr	r2, [r0, #0]
 8014206:	9301      	str	r3, [sp, #4]
 8014208:	4682      	mov	sl, r0
 801420a:	f846 5c04 	str.w	r5, [r6, #-4]
 801420e:	46b9      	mov	r9, r7
 8014210:	463c      	mov	r4, r7
 8014212:	9502      	str	r5, [sp, #8]
 8014214:	46ab      	mov	fp, r5
 8014216:	7851      	ldrb	r1, [r2, #1]
 8014218:	1c53      	adds	r3, r2, #1
 801421a:	9303      	str	r3, [sp, #12]
 801421c:	b341      	cbz	r1, 8014270 <__hexnan+0x88>
 801421e:	4608      	mov	r0, r1
 8014220:	9205      	str	r2, [sp, #20]
 8014222:	9104      	str	r1, [sp, #16]
 8014224:	f7ff fd5e 	bl	8013ce4 <__hexdig_fun>
 8014228:	2800      	cmp	r0, #0
 801422a:	d14f      	bne.n	80142cc <__hexnan+0xe4>
 801422c:	9904      	ldr	r1, [sp, #16]
 801422e:	9a05      	ldr	r2, [sp, #20]
 8014230:	2920      	cmp	r1, #32
 8014232:	d818      	bhi.n	8014266 <__hexnan+0x7e>
 8014234:	9b02      	ldr	r3, [sp, #8]
 8014236:	459b      	cmp	fp, r3
 8014238:	dd13      	ble.n	8014262 <__hexnan+0x7a>
 801423a:	454c      	cmp	r4, r9
 801423c:	d206      	bcs.n	801424c <__hexnan+0x64>
 801423e:	2d07      	cmp	r5, #7
 8014240:	dc04      	bgt.n	801424c <__hexnan+0x64>
 8014242:	462a      	mov	r2, r5
 8014244:	4649      	mov	r1, r9
 8014246:	4620      	mov	r0, r4
 8014248:	f7ff ffa8 	bl	801419c <L_shift>
 801424c:	4544      	cmp	r4, r8
 801424e:	d950      	bls.n	80142f2 <__hexnan+0x10a>
 8014250:	2300      	movs	r3, #0
 8014252:	f1a4 0904 	sub.w	r9, r4, #4
 8014256:	f844 3c04 	str.w	r3, [r4, #-4]
 801425a:	f8cd b008 	str.w	fp, [sp, #8]
 801425e:	464c      	mov	r4, r9
 8014260:	461d      	mov	r5, r3
 8014262:	9a03      	ldr	r2, [sp, #12]
 8014264:	e7d7      	b.n	8014216 <__hexnan+0x2e>
 8014266:	2929      	cmp	r1, #41	; 0x29
 8014268:	d156      	bne.n	8014318 <__hexnan+0x130>
 801426a:	3202      	adds	r2, #2
 801426c:	f8ca 2000 	str.w	r2, [sl]
 8014270:	f1bb 0f00 	cmp.w	fp, #0
 8014274:	d050      	beq.n	8014318 <__hexnan+0x130>
 8014276:	454c      	cmp	r4, r9
 8014278:	d206      	bcs.n	8014288 <__hexnan+0xa0>
 801427a:	2d07      	cmp	r5, #7
 801427c:	dc04      	bgt.n	8014288 <__hexnan+0xa0>
 801427e:	462a      	mov	r2, r5
 8014280:	4649      	mov	r1, r9
 8014282:	4620      	mov	r0, r4
 8014284:	f7ff ff8a 	bl	801419c <L_shift>
 8014288:	4544      	cmp	r4, r8
 801428a:	d934      	bls.n	80142f6 <__hexnan+0x10e>
 801428c:	f1a8 0204 	sub.w	r2, r8, #4
 8014290:	4623      	mov	r3, r4
 8014292:	f853 1b04 	ldr.w	r1, [r3], #4
 8014296:	f842 1f04 	str.w	r1, [r2, #4]!
 801429a:	429f      	cmp	r7, r3
 801429c:	d2f9      	bcs.n	8014292 <__hexnan+0xaa>
 801429e:	1b3b      	subs	r3, r7, r4
 80142a0:	f023 0303 	bic.w	r3, r3, #3
 80142a4:	3304      	adds	r3, #4
 80142a6:	3401      	adds	r4, #1
 80142a8:	3e03      	subs	r6, #3
 80142aa:	42b4      	cmp	r4, r6
 80142ac:	bf88      	it	hi
 80142ae:	2304      	movhi	r3, #4
 80142b0:	4443      	add	r3, r8
 80142b2:	2200      	movs	r2, #0
 80142b4:	f843 2b04 	str.w	r2, [r3], #4
 80142b8:	429f      	cmp	r7, r3
 80142ba:	d2fb      	bcs.n	80142b4 <__hexnan+0xcc>
 80142bc:	683b      	ldr	r3, [r7, #0]
 80142be:	b91b      	cbnz	r3, 80142c8 <__hexnan+0xe0>
 80142c0:	4547      	cmp	r7, r8
 80142c2:	d127      	bne.n	8014314 <__hexnan+0x12c>
 80142c4:	2301      	movs	r3, #1
 80142c6:	603b      	str	r3, [r7, #0]
 80142c8:	2005      	movs	r0, #5
 80142ca:	e026      	b.n	801431a <__hexnan+0x132>
 80142cc:	3501      	adds	r5, #1
 80142ce:	2d08      	cmp	r5, #8
 80142d0:	f10b 0b01 	add.w	fp, fp, #1
 80142d4:	dd06      	ble.n	80142e4 <__hexnan+0xfc>
 80142d6:	4544      	cmp	r4, r8
 80142d8:	d9c3      	bls.n	8014262 <__hexnan+0x7a>
 80142da:	2300      	movs	r3, #0
 80142dc:	f844 3c04 	str.w	r3, [r4, #-4]
 80142e0:	2501      	movs	r5, #1
 80142e2:	3c04      	subs	r4, #4
 80142e4:	6822      	ldr	r2, [r4, #0]
 80142e6:	f000 000f 	and.w	r0, r0, #15
 80142ea:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80142ee:	6022      	str	r2, [r4, #0]
 80142f0:	e7b7      	b.n	8014262 <__hexnan+0x7a>
 80142f2:	2508      	movs	r5, #8
 80142f4:	e7b5      	b.n	8014262 <__hexnan+0x7a>
 80142f6:	9b01      	ldr	r3, [sp, #4]
 80142f8:	2b00      	cmp	r3, #0
 80142fa:	d0df      	beq.n	80142bc <__hexnan+0xd4>
 80142fc:	f04f 32ff 	mov.w	r2, #4294967295
 8014300:	f1c3 0320 	rsb	r3, r3, #32
 8014304:	fa22 f303 	lsr.w	r3, r2, r3
 8014308:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801430c:	401a      	ands	r2, r3
 801430e:	f846 2c04 	str.w	r2, [r6, #-4]
 8014312:	e7d3      	b.n	80142bc <__hexnan+0xd4>
 8014314:	3f04      	subs	r7, #4
 8014316:	e7d1      	b.n	80142bc <__hexnan+0xd4>
 8014318:	2004      	movs	r0, #4
 801431a:	b007      	add	sp, #28
 801431c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014320 <_localeconv_r>:
 8014320:	4800      	ldr	r0, [pc, #0]	; (8014324 <_localeconv_r+0x4>)
 8014322:	4770      	bx	lr
 8014324:	200005b4 	.word	0x200005b4

08014328 <_lseek_r>:
 8014328:	b538      	push	{r3, r4, r5, lr}
 801432a:	4d07      	ldr	r5, [pc, #28]	; (8014348 <_lseek_r+0x20>)
 801432c:	4604      	mov	r4, r0
 801432e:	4608      	mov	r0, r1
 8014330:	4611      	mov	r1, r2
 8014332:	2200      	movs	r2, #0
 8014334:	602a      	str	r2, [r5, #0]
 8014336:	461a      	mov	r2, r3
 8014338:	f002 ff08 	bl	801714c <_lseek>
 801433c:	1c43      	adds	r3, r0, #1
 801433e:	d102      	bne.n	8014346 <_lseek_r+0x1e>
 8014340:	682b      	ldr	r3, [r5, #0]
 8014342:	b103      	cbz	r3, 8014346 <_lseek_r+0x1e>
 8014344:	6023      	str	r3, [r4, #0]
 8014346:	bd38      	pop	{r3, r4, r5, pc}
 8014348:	2000a314 	.word	0x2000a314

0801434c <__ascii_mbtowc>:
 801434c:	b082      	sub	sp, #8
 801434e:	b901      	cbnz	r1, 8014352 <__ascii_mbtowc+0x6>
 8014350:	a901      	add	r1, sp, #4
 8014352:	b142      	cbz	r2, 8014366 <__ascii_mbtowc+0x1a>
 8014354:	b14b      	cbz	r3, 801436a <__ascii_mbtowc+0x1e>
 8014356:	7813      	ldrb	r3, [r2, #0]
 8014358:	600b      	str	r3, [r1, #0]
 801435a:	7812      	ldrb	r2, [r2, #0]
 801435c:	1e10      	subs	r0, r2, #0
 801435e:	bf18      	it	ne
 8014360:	2001      	movne	r0, #1
 8014362:	b002      	add	sp, #8
 8014364:	4770      	bx	lr
 8014366:	4610      	mov	r0, r2
 8014368:	e7fb      	b.n	8014362 <__ascii_mbtowc+0x16>
 801436a:	f06f 0001 	mvn.w	r0, #1
 801436e:	e7f8      	b.n	8014362 <__ascii_mbtowc+0x16>

08014370 <__malloc_lock>:
 8014370:	4801      	ldr	r0, [pc, #4]	; (8014378 <__malloc_lock+0x8>)
 8014372:	f001 be8d 	b.w	8016090 <__retarget_lock_acquire_recursive>
 8014376:	bf00      	nop
 8014378:	2000a318 	.word	0x2000a318

0801437c <__malloc_unlock>:
 801437c:	4801      	ldr	r0, [pc, #4]	; (8014384 <__malloc_unlock+0x8>)
 801437e:	f001 be88 	b.w	8016092 <__retarget_lock_release_recursive>
 8014382:	bf00      	nop
 8014384:	2000a318 	.word	0x2000a318

08014388 <_Balloc>:
 8014388:	b570      	push	{r4, r5, r6, lr}
 801438a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801438c:	4604      	mov	r4, r0
 801438e:	460d      	mov	r5, r1
 8014390:	b976      	cbnz	r6, 80143b0 <_Balloc+0x28>
 8014392:	2010      	movs	r0, #16
 8014394:	f7fc fe56 	bl	8011044 <malloc>
 8014398:	4602      	mov	r2, r0
 801439a:	6260      	str	r0, [r4, #36]	; 0x24
 801439c:	b920      	cbnz	r0, 80143a8 <_Balloc+0x20>
 801439e:	4b18      	ldr	r3, [pc, #96]	; (8014400 <_Balloc+0x78>)
 80143a0:	4818      	ldr	r0, [pc, #96]	; (8014404 <_Balloc+0x7c>)
 80143a2:	2166      	movs	r1, #102	; 0x66
 80143a4:	f7fe fd92 	bl	8012ecc <__assert_func>
 80143a8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80143ac:	6006      	str	r6, [r0, #0]
 80143ae:	60c6      	str	r6, [r0, #12]
 80143b0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80143b2:	68f3      	ldr	r3, [r6, #12]
 80143b4:	b183      	cbz	r3, 80143d8 <_Balloc+0x50>
 80143b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80143b8:	68db      	ldr	r3, [r3, #12]
 80143ba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80143be:	b9b8      	cbnz	r0, 80143f0 <_Balloc+0x68>
 80143c0:	2101      	movs	r1, #1
 80143c2:	fa01 f605 	lsl.w	r6, r1, r5
 80143c6:	1d72      	adds	r2, r6, #5
 80143c8:	0092      	lsls	r2, r2, #2
 80143ca:	4620      	mov	r0, r4
 80143cc:	f000 fc9d 	bl	8014d0a <_calloc_r>
 80143d0:	b160      	cbz	r0, 80143ec <_Balloc+0x64>
 80143d2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80143d6:	e00e      	b.n	80143f6 <_Balloc+0x6e>
 80143d8:	2221      	movs	r2, #33	; 0x21
 80143da:	2104      	movs	r1, #4
 80143dc:	4620      	mov	r0, r4
 80143de:	f000 fc94 	bl	8014d0a <_calloc_r>
 80143e2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80143e4:	60f0      	str	r0, [r6, #12]
 80143e6:	68db      	ldr	r3, [r3, #12]
 80143e8:	2b00      	cmp	r3, #0
 80143ea:	d1e4      	bne.n	80143b6 <_Balloc+0x2e>
 80143ec:	2000      	movs	r0, #0
 80143ee:	bd70      	pop	{r4, r5, r6, pc}
 80143f0:	6802      	ldr	r2, [r0, #0]
 80143f2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80143f6:	2300      	movs	r3, #0
 80143f8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80143fc:	e7f7      	b.n	80143ee <_Balloc+0x66>
 80143fe:	bf00      	nop
 8014400:	080179a0 	.word	0x080179a0
 8014404:	08017c44 	.word	0x08017c44

08014408 <_Bfree>:
 8014408:	b570      	push	{r4, r5, r6, lr}
 801440a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801440c:	4605      	mov	r5, r0
 801440e:	460c      	mov	r4, r1
 8014410:	b976      	cbnz	r6, 8014430 <_Bfree+0x28>
 8014412:	2010      	movs	r0, #16
 8014414:	f7fc fe16 	bl	8011044 <malloc>
 8014418:	4602      	mov	r2, r0
 801441a:	6268      	str	r0, [r5, #36]	; 0x24
 801441c:	b920      	cbnz	r0, 8014428 <_Bfree+0x20>
 801441e:	4b09      	ldr	r3, [pc, #36]	; (8014444 <_Bfree+0x3c>)
 8014420:	4809      	ldr	r0, [pc, #36]	; (8014448 <_Bfree+0x40>)
 8014422:	218a      	movs	r1, #138	; 0x8a
 8014424:	f7fe fd52 	bl	8012ecc <__assert_func>
 8014428:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801442c:	6006      	str	r6, [r0, #0]
 801442e:	60c6      	str	r6, [r0, #12]
 8014430:	b13c      	cbz	r4, 8014442 <_Bfree+0x3a>
 8014432:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8014434:	6862      	ldr	r2, [r4, #4]
 8014436:	68db      	ldr	r3, [r3, #12]
 8014438:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801443c:	6021      	str	r1, [r4, #0]
 801443e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014442:	bd70      	pop	{r4, r5, r6, pc}
 8014444:	080179a0 	.word	0x080179a0
 8014448:	08017c44 	.word	0x08017c44

0801444c <__multadd>:
 801444c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014450:	690d      	ldr	r5, [r1, #16]
 8014452:	4607      	mov	r7, r0
 8014454:	460c      	mov	r4, r1
 8014456:	461e      	mov	r6, r3
 8014458:	f101 0c14 	add.w	ip, r1, #20
 801445c:	2000      	movs	r0, #0
 801445e:	f8dc 3000 	ldr.w	r3, [ip]
 8014462:	b299      	uxth	r1, r3
 8014464:	fb02 6101 	mla	r1, r2, r1, r6
 8014468:	0c1e      	lsrs	r6, r3, #16
 801446a:	0c0b      	lsrs	r3, r1, #16
 801446c:	fb02 3306 	mla	r3, r2, r6, r3
 8014470:	b289      	uxth	r1, r1
 8014472:	3001      	adds	r0, #1
 8014474:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8014478:	4285      	cmp	r5, r0
 801447a:	f84c 1b04 	str.w	r1, [ip], #4
 801447e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8014482:	dcec      	bgt.n	801445e <__multadd+0x12>
 8014484:	b30e      	cbz	r6, 80144ca <__multadd+0x7e>
 8014486:	68a3      	ldr	r3, [r4, #8]
 8014488:	42ab      	cmp	r3, r5
 801448a:	dc19      	bgt.n	80144c0 <__multadd+0x74>
 801448c:	6861      	ldr	r1, [r4, #4]
 801448e:	4638      	mov	r0, r7
 8014490:	3101      	adds	r1, #1
 8014492:	f7ff ff79 	bl	8014388 <_Balloc>
 8014496:	4680      	mov	r8, r0
 8014498:	b928      	cbnz	r0, 80144a6 <__multadd+0x5a>
 801449a:	4602      	mov	r2, r0
 801449c:	4b0c      	ldr	r3, [pc, #48]	; (80144d0 <__multadd+0x84>)
 801449e:	480d      	ldr	r0, [pc, #52]	; (80144d4 <__multadd+0x88>)
 80144a0:	21b5      	movs	r1, #181	; 0xb5
 80144a2:	f7fe fd13 	bl	8012ecc <__assert_func>
 80144a6:	6922      	ldr	r2, [r4, #16]
 80144a8:	3202      	adds	r2, #2
 80144aa:	f104 010c 	add.w	r1, r4, #12
 80144ae:	0092      	lsls	r2, r2, #2
 80144b0:	300c      	adds	r0, #12
 80144b2:	f7fc fdcf 	bl	8011054 <memcpy>
 80144b6:	4621      	mov	r1, r4
 80144b8:	4638      	mov	r0, r7
 80144ba:	f7ff ffa5 	bl	8014408 <_Bfree>
 80144be:	4644      	mov	r4, r8
 80144c0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80144c4:	3501      	adds	r5, #1
 80144c6:	615e      	str	r6, [r3, #20]
 80144c8:	6125      	str	r5, [r4, #16]
 80144ca:	4620      	mov	r0, r4
 80144cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80144d0:	08017bb9 	.word	0x08017bb9
 80144d4:	08017c44 	.word	0x08017c44

080144d8 <__s2b>:
 80144d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80144dc:	460c      	mov	r4, r1
 80144de:	4615      	mov	r5, r2
 80144e0:	461f      	mov	r7, r3
 80144e2:	2209      	movs	r2, #9
 80144e4:	3308      	adds	r3, #8
 80144e6:	4606      	mov	r6, r0
 80144e8:	fb93 f3f2 	sdiv	r3, r3, r2
 80144ec:	2100      	movs	r1, #0
 80144ee:	2201      	movs	r2, #1
 80144f0:	429a      	cmp	r2, r3
 80144f2:	db09      	blt.n	8014508 <__s2b+0x30>
 80144f4:	4630      	mov	r0, r6
 80144f6:	f7ff ff47 	bl	8014388 <_Balloc>
 80144fa:	b940      	cbnz	r0, 801450e <__s2b+0x36>
 80144fc:	4602      	mov	r2, r0
 80144fe:	4b19      	ldr	r3, [pc, #100]	; (8014564 <__s2b+0x8c>)
 8014500:	4819      	ldr	r0, [pc, #100]	; (8014568 <__s2b+0x90>)
 8014502:	21ce      	movs	r1, #206	; 0xce
 8014504:	f7fe fce2 	bl	8012ecc <__assert_func>
 8014508:	0052      	lsls	r2, r2, #1
 801450a:	3101      	adds	r1, #1
 801450c:	e7f0      	b.n	80144f0 <__s2b+0x18>
 801450e:	9b08      	ldr	r3, [sp, #32]
 8014510:	6143      	str	r3, [r0, #20]
 8014512:	2d09      	cmp	r5, #9
 8014514:	f04f 0301 	mov.w	r3, #1
 8014518:	6103      	str	r3, [r0, #16]
 801451a:	dd16      	ble.n	801454a <__s2b+0x72>
 801451c:	f104 0909 	add.w	r9, r4, #9
 8014520:	46c8      	mov	r8, r9
 8014522:	442c      	add	r4, r5
 8014524:	f818 3b01 	ldrb.w	r3, [r8], #1
 8014528:	4601      	mov	r1, r0
 801452a:	3b30      	subs	r3, #48	; 0x30
 801452c:	220a      	movs	r2, #10
 801452e:	4630      	mov	r0, r6
 8014530:	f7ff ff8c 	bl	801444c <__multadd>
 8014534:	45a0      	cmp	r8, r4
 8014536:	d1f5      	bne.n	8014524 <__s2b+0x4c>
 8014538:	f1a5 0408 	sub.w	r4, r5, #8
 801453c:	444c      	add	r4, r9
 801453e:	1b2d      	subs	r5, r5, r4
 8014540:	1963      	adds	r3, r4, r5
 8014542:	42bb      	cmp	r3, r7
 8014544:	db04      	blt.n	8014550 <__s2b+0x78>
 8014546:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801454a:	340a      	adds	r4, #10
 801454c:	2509      	movs	r5, #9
 801454e:	e7f6      	b.n	801453e <__s2b+0x66>
 8014550:	f814 3b01 	ldrb.w	r3, [r4], #1
 8014554:	4601      	mov	r1, r0
 8014556:	3b30      	subs	r3, #48	; 0x30
 8014558:	220a      	movs	r2, #10
 801455a:	4630      	mov	r0, r6
 801455c:	f7ff ff76 	bl	801444c <__multadd>
 8014560:	e7ee      	b.n	8014540 <__s2b+0x68>
 8014562:	bf00      	nop
 8014564:	08017bb9 	.word	0x08017bb9
 8014568:	08017c44 	.word	0x08017c44

0801456c <__hi0bits>:
 801456c:	0c03      	lsrs	r3, r0, #16
 801456e:	041b      	lsls	r3, r3, #16
 8014570:	b9d3      	cbnz	r3, 80145a8 <__hi0bits+0x3c>
 8014572:	0400      	lsls	r0, r0, #16
 8014574:	2310      	movs	r3, #16
 8014576:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801457a:	bf04      	itt	eq
 801457c:	0200      	lsleq	r0, r0, #8
 801457e:	3308      	addeq	r3, #8
 8014580:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014584:	bf04      	itt	eq
 8014586:	0100      	lsleq	r0, r0, #4
 8014588:	3304      	addeq	r3, #4
 801458a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801458e:	bf04      	itt	eq
 8014590:	0080      	lsleq	r0, r0, #2
 8014592:	3302      	addeq	r3, #2
 8014594:	2800      	cmp	r0, #0
 8014596:	db05      	blt.n	80145a4 <__hi0bits+0x38>
 8014598:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801459c:	f103 0301 	add.w	r3, r3, #1
 80145a0:	bf08      	it	eq
 80145a2:	2320      	moveq	r3, #32
 80145a4:	4618      	mov	r0, r3
 80145a6:	4770      	bx	lr
 80145a8:	2300      	movs	r3, #0
 80145aa:	e7e4      	b.n	8014576 <__hi0bits+0xa>

080145ac <__lo0bits>:
 80145ac:	6803      	ldr	r3, [r0, #0]
 80145ae:	f013 0207 	ands.w	r2, r3, #7
 80145b2:	4601      	mov	r1, r0
 80145b4:	d00b      	beq.n	80145ce <__lo0bits+0x22>
 80145b6:	07da      	lsls	r2, r3, #31
 80145b8:	d423      	bmi.n	8014602 <__lo0bits+0x56>
 80145ba:	0798      	lsls	r0, r3, #30
 80145bc:	bf49      	itett	mi
 80145be:	085b      	lsrmi	r3, r3, #1
 80145c0:	089b      	lsrpl	r3, r3, #2
 80145c2:	2001      	movmi	r0, #1
 80145c4:	600b      	strmi	r3, [r1, #0]
 80145c6:	bf5c      	itt	pl
 80145c8:	600b      	strpl	r3, [r1, #0]
 80145ca:	2002      	movpl	r0, #2
 80145cc:	4770      	bx	lr
 80145ce:	b298      	uxth	r0, r3
 80145d0:	b9a8      	cbnz	r0, 80145fe <__lo0bits+0x52>
 80145d2:	0c1b      	lsrs	r3, r3, #16
 80145d4:	2010      	movs	r0, #16
 80145d6:	b2da      	uxtb	r2, r3
 80145d8:	b90a      	cbnz	r2, 80145de <__lo0bits+0x32>
 80145da:	3008      	adds	r0, #8
 80145dc:	0a1b      	lsrs	r3, r3, #8
 80145de:	071a      	lsls	r2, r3, #28
 80145e0:	bf04      	itt	eq
 80145e2:	091b      	lsreq	r3, r3, #4
 80145e4:	3004      	addeq	r0, #4
 80145e6:	079a      	lsls	r2, r3, #30
 80145e8:	bf04      	itt	eq
 80145ea:	089b      	lsreq	r3, r3, #2
 80145ec:	3002      	addeq	r0, #2
 80145ee:	07da      	lsls	r2, r3, #31
 80145f0:	d403      	bmi.n	80145fa <__lo0bits+0x4e>
 80145f2:	085b      	lsrs	r3, r3, #1
 80145f4:	f100 0001 	add.w	r0, r0, #1
 80145f8:	d005      	beq.n	8014606 <__lo0bits+0x5a>
 80145fa:	600b      	str	r3, [r1, #0]
 80145fc:	4770      	bx	lr
 80145fe:	4610      	mov	r0, r2
 8014600:	e7e9      	b.n	80145d6 <__lo0bits+0x2a>
 8014602:	2000      	movs	r0, #0
 8014604:	4770      	bx	lr
 8014606:	2020      	movs	r0, #32
 8014608:	4770      	bx	lr
	...

0801460c <__i2b>:
 801460c:	b510      	push	{r4, lr}
 801460e:	460c      	mov	r4, r1
 8014610:	2101      	movs	r1, #1
 8014612:	f7ff feb9 	bl	8014388 <_Balloc>
 8014616:	4602      	mov	r2, r0
 8014618:	b928      	cbnz	r0, 8014626 <__i2b+0x1a>
 801461a:	4b05      	ldr	r3, [pc, #20]	; (8014630 <__i2b+0x24>)
 801461c:	4805      	ldr	r0, [pc, #20]	; (8014634 <__i2b+0x28>)
 801461e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8014622:	f7fe fc53 	bl	8012ecc <__assert_func>
 8014626:	2301      	movs	r3, #1
 8014628:	6144      	str	r4, [r0, #20]
 801462a:	6103      	str	r3, [r0, #16]
 801462c:	bd10      	pop	{r4, pc}
 801462e:	bf00      	nop
 8014630:	08017bb9 	.word	0x08017bb9
 8014634:	08017c44 	.word	0x08017c44

08014638 <__multiply>:
 8014638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801463c:	4691      	mov	r9, r2
 801463e:	690a      	ldr	r2, [r1, #16]
 8014640:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014644:	429a      	cmp	r2, r3
 8014646:	bfb8      	it	lt
 8014648:	460b      	movlt	r3, r1
 801464a:	460c      	mov	r4, r1
 801464c:	bfbc      	itt	lt
 801464e:	464c      	movlt	r4, r9
 8014650:	4699      	movlt	r9, r3
 8014652:	6927      	ldr	r7, [r4, #16]
 8014654:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014658:	68a3      	ldr	r3, [r4, #8]
 801465a:	6861      	ldr	r1, [r4, #4]
 801465c:	eb07 060a 	add.w	r6, r7, sl
 8014660:	42b3      	cmp	r3, r6
 8014662:	b085      	sub	sp, #20
 8014664:	bfb8      	it	lt
 8014666:	3101      	addlt	r1, #1
 8014668:	f7ff fe8e 	bl	8014388 <_Balloc>
 801466c:	b930      	cbnz	r0, 801467c <__multiply+0x44>
 801466e:	4602      	mov	r2, r0
 8014670:	4b44      	ldr	r3, [pc, #272]	; (8014784 <__multiply+0x14c>)
 8014672:	4845      	ldr	r0, [pc, #276]	; (8014788 <__multiply+0x150>)
 8014674:	f240 115d 	movw	r1, #349	; 0x15d
 8014678:	f7fe fc28 	bl	8012ecc <__assert_func>
 801467c:	f100 0514 	add.w	r5, r0, #20
 8014680:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8014684:	462b      	mov	r3, r5
 8014686:	2200      	movs	r2, #0
 8014688:	4543      	cmp	r3, r8
 801468a:	d321      	bcc.n	80146d0 <__multiply+0x98>
 801468c:	f104 0314 	add.w	r3, r4, #20
 8014690:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8014694:	f109 0314 	add.w	r3, r9, #20
 8014698:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 801469c:	9202      	str	r2, [sp, #8]
 801469e:	1b3a      	subs	r2, r7, r4
 80146a0:	3a15      	subs	r2, #21
 80146a2:	f022 0203 	bic.w	r2, r2, #3
 80146a6:	3204      	adds	r2, #4
 80146a8:	f104 0115 	add.w	r1, r4, #21
 80146ac:	428f      	cmp	r7, r1
 80146ae:	bf38      	it	cc
 80146b0:	2204      	movcc	r2, #4
 80146b2:	9201      	str	r2, [sp, #4]
 80146b4:	9a02      	ldr	r2, [sp, #8]
 80146b6:	9303      	str	r3, [sp, #12]
 80146b8:	429a      	cmp	r2, r3
 80146ba:	d80c      	bhi.n	80146d6 <__multiply+0x9e>
 80146bc:	2e00      	cmp	r6, #0
 80146be:	dd03      	ble.n	80146c8 <__multiply+0x90>
 80146c0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d05a      	beq.n	801477e <__multiply+0x146>
 80146c8:	6106      	str	r6, [r0, #16]
 80146ca:	b005      	add	sp, #20
 80146cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80146d0:	f843 2b04 	str.w	r2, [r3], #4
 80146d4:	e7d8      	b.n	8014688 <__multiply+0x50>
 80146d6:	f8b3 a000 	ldrh.w	sl, [r3]
 80146da:	f1ba 0f00 	cmp.w	sl, #0
 80146de:	d024      	beq.n	801472a <__multiply+0xf2>
 80146e0:	f104 0e14 	add.w	lr, r4, #20
 80146e4:	46a9      	mov	r9, r5
 80146e6:	f04f 0c00 	mov.w	ip, #0
 80146ea:	f85e 2b04 	ldr.w	r2, [lr], #4
 80146ee:	f8d9 1000 	ldr.w	r1, [r9]
 80146f2:	fa1f fb82 	uxth.w	fp, r2
 80146f6:	b289      	uxth	r1, r1
 80146f8:	fb0a 110b 	mla	r1, sl, fp, r1
 80146fc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8014700:	f8d9 2000 	ldr.w	r2, [r9]
 8014704:	4461      	add	r1, ip
 8014706:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801470a:	fb0a c20b 	mla	r2, sl, fp, ip
 801470e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014712:	b289      	uxth	r1, r1
 8014714:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8014718:	4577      	cmp	r7, lr
 801471a:	f849 1b04 	str.w	r1, [r9], #4
 801471e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8014722:	d8e2      	bhi.n	80146ea <__multiply+0xb2>
 8014724:	9a01      	ldr	r2, [sp, #4]
 8014726:	f845 c002 	str.w	ip, [r5, r2]
 801472a:	9a03      	ldr	r2, [sp, #12]
 801472c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8014730:	3304      	adds	r3, #4
 8014732:	f1b9 0f00 	cmp.w	r9, #0
 8014736:	d020      	beq.n	801477a <__multiply+0x142>
 8014738:	6829      	ldr	r1, [r5, #0]
 801473a:	f104 0c14 	add.w	ip, r4, #20
 801473e:	46ae      	mov	lr, r5
 8014740:	f04f 0a00 	mov.w	sl, #0
 8014744:	f8bc b000 	ldrh.w	fp, [ip]
 8014748:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801474c:	fb09 220b 	mla	r2, r9, fp, r2
 8014750:	4492      	add	sl, r2
 8014752:	b289      	uxth	r1, r1
 8014754:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8014758:	f84e 1b04 	str.w	r1, [lr], #4
 801475c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014760:	f8be 1000 	ldrh.w	r1, [lr]
 8014764:	0c12      	lsrs	r2, r2, #16
 8014766:	fb09 1102 	mla	r1, r9, r2, r1
 801476a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801476e:	4567      	cmp	r7, ip
 8014770:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8014774:	d8e6      	bhi.n	8014744 <__multiply+0x10c>
 8014776:	9a01      	ldr	r2, [sp, #4]
 8014778:	50a9      	str	r1, [r5, r2]
 801477a:	3504      	adds	r5, #4
 801477c:	e79a      	b.n	80146b4 <__multiply+0x7c>
 801477e:	3e01      	subs	r6, #1
 8014780:	e79c      	b.n	80146bc <__multiply+0x84>
 8014782:	bf00      	nop
 8014784:	08017bb9 	.word	0x08017bb9
 8014788:	08017c44 	.word	0x08017c44

0801478c <__pow5mult>:
 801478c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014790:	4615      	mov	r5, r2
 8014792:	f012 0203 	ands.w	r2, r2, #3
 8014796:	4606      	mov	r6, r0
 8014798:	460f      	mov	r7, r1
 801479a:	d007      	beq.n	80147ac <__pow5mult+0x20>
 801479c:	4c25      	ldr	r4, [pc, #148]	; (8014834 <__pow5mult+0xa8>)
 801479e:	3a01      	subs	r2, #1
 80147a0:	2300      	movs	r3, #0
 80147a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80147a6:	f7ff fe51 	bl	801444c <__multadd>
 80147aa:	4607      	mov	r7, r0
 80147ac:	10ad      	asrs	r5, r5, #2
 80147ae:	d03d      	beq.n	801482c <__pow5mult+0xa0>
 80147b0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80147b2:	b97c      	cbnz	r4, 80147d4 <__pow5mult+0x48>
 80147b4:	2010      	movs	r0, #16
 80147b6:	f7fc fc45 	bl	8011044 <malloc>
 80147ba:	4602      	mov	r2, r0
 80147bc:	6270      	str	r0, [r6, #36]	; 0x24
 80147be:	b928      	cbnz	r0, 80147cc <__pow5mult+0x40>
 80147c0:	4b1d      	ldr	r3, [pc, #116]	; (8014838 <__pow5mult+0xac>)
 80147c2:	481e      	ldr	r0, [pc, #120]	; (801483c <__pow5mult+0xb0>)
 80147c4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80147c8:	f7fe fb80 	bl	8012ecc <__assert_func>
 80147cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80147d0:	6004      	str	r4, [r0, #0]
 80147d2:	60c4      	str	r4, [r0, #12]
 80147d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80147d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80147dc:	b94c      	cbnz	r4, 80147f2 <__pow5mult+0x66>
 80147de:	f240 2171 	movw	r1, #625	; 0x271
 80147e2:	4630      	mov	r0, r6
 80147e4:	f7ff ff12 	bl	801460c <__i2b>
 80147e8:	2300      	movs	r3, #0
 80147ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80147ee:	4604      	mov	r4, r0
 80147f0:	6003      	str	r3, [r0, #0]
 80147f2:	f04f 0900 	mov.w	r9, #0
 80147f6:	07eb      	lsls	r3, r5, #31
 80147f8:	d50a      	bpl.n	8014810 <__pow5mult+0x84>
 80147fa:	4639      	mov	r1, r7
 80147fc:	4622      	mov	r2, r4
 80147fe:	4630      	mov	r0, r6
 8014800:	f7ff ff1a 	bl	8014638 <__multiply>
 8014804:	4639      	mov	r1, r7
 8014806:	4680      	mov	r8, r0
 8014808:	4630      	mov	r0, r6
 801480a:	f7ff fdfd 	bl	8014408 <_Bfree>
 801480e:	4647      	mov	r7, r8
 8014810:	106d      	asrs	r5, r5, #1
 8014812:	d00b      	beq.n	801482c <__pow5mult+0xa0>
 8014814:	6820      	ldr	r0, [r4, #0]
 8014816:	b938      	cbnz	r0, 8014828 <__pow5mult+0x9c>
 8014818:	4622      	mov	r2, r4
 801481a:	4621      	mov	r1, r4
 801481c:	4630      	mov	r0, r6
 801481e:	f7ff ff0b 	bl	8014638 <__multiply>
 8014822:	6020      	str	r0, [r4, #0]
 8014824:	f8c0 9000 	str.w	r9, [r0]
 8014828:	4604      	mov	r4, r0
 801482a:	e7e4      	b.n	80147f6 <__pow5mult+0x6a>
 801482c:	4638      	mov	r0, r7
 801482e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014832:	bf00      	nop
 8014834:	08017d90 	.word	0x08017d90
 8014838:	080179a0 	.word	0x080179a0
 801483c:	08017c44 	.word	0x08017c44

08014840 <__lshift>:
 8014840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014844:	460c      	mov	r4, r1
 8014846:	6849      	ldr	r1, [r1, #4]
 8014848:	6923      	ldr	r3, [r4, #16]
 801484a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801484e:	68a3      	ldr	r3, [r4, #8]
 8014850:	4607      	mov	r7, r0
 8014852:	4691      	mov	r9, r2
 8014854:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014858:	f108 0601 	add.w	r6, r8, #1
 801485c:	42b3      	cmp	r3, r6
 801485e:	db0b      	blt.n	8014878 <__lshift+0x38>
 8014860:	4638      	mov	r0, r7
 8014862:	f7ff fd91 	bl	8014388 <_Balloc>
 8014866:	4605      	mov	r5, r0
 8014868:	b948      	cbnz	r0, 801487e <__lshift+0x3e>
 801486a:	4602      	mov	r2, r0
 801486c:	4b2a      	ldr	r3, [pc, #168]	; (8014918 <__lshift+0xd8>)
 801486e:	482b      	ldr	r0, [pc, #172]	; (801491c <__lshift+0xdc>)
 8014870:	f240 11d9 	movw	r1, #473	; 0x1d9
 8014874:	f7fe fb2a 	bl	8012ecc <__assert_func>
 8014878:	3101      	adds	r1, #1
 801487a:	005b      	lsls	r3, r3, #1
 801487c:	e7ee      	b.n	801485c <__lshift+0x1c>
 801487e:	2300      	movs	r3, #0
 8014880:	f100 0114 	add.w	r1, r0, #20
 8014884:	f100 0210 	add.w	r2, r0, #16
 8014888:	4618      	mov	r0, r3
 801488a:	4553      	cmp	r3, sl
 801488c:	db37      	blt.n	80148fe <__lshift+0xbe>
 801488e:	6920      	ldr	r0, [r4, #16]
 8014890:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014894:	f104 0314 	add.w	r3, r4, #20
 8014898:	f019 091f 	ands.w	r9, r9, #31
 801489c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80148a0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80148a4:	d02f      	beq.n	8014906 <__lshift+0xc6>
 80148a6:	f1c9 0e20 	rsb	lr, r9, #32
 80148aa:	468a      	mov	sl, r1
 80148ac:	f04f 0c00 	mov.w	ip, #0
 80148b0:	681a      	ldr	r2, [r3, #0]
 80148b2:	fa02 f209 	lsl.w	r2, r2, r9
 80148b6:	ea42 020c 	orr.w	r2, r2, ip
 80148ba:	f84a 2b04 	str.w	r2, [sl], #4
 80148be:	f853 2b04 	ldr.w	r2, [r3], #4
 80148c2:	4298      	cmp	r0, r3
 80148c4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80148c8:	d8f2      	bhi.n	80148b0 <__lshift+0x70>
 80148ca:	1b03      	subs	r3, r0, r4
 80148cc:	3b15      	subs	r3, #21
 80148ce:	f023 0303 	bic.w	r3, r3, #3
 80148d2:	3304      	adds	r3, #4
 80148d4:	f104 0215 	add.w	r2, r4, #21
 80148d8:	4290      	cmp	r0, r2
 80148da:	bf38      	it	cc
 80148dc:	2304      	movcc	r3, #4
 80148de:	f841 c003 	str.w	ip, [r1, r3]
 80148e2:	f1bc 0f00 	cmp.w	ip, #0
 80148e6:	d001      	beq.n	80148ec <__lshift+0xac>
 80148e8:	f108 0602 	add.w	r6, r8, #2
 80148ec:	3e01      	subs	r6, #1
 80148ee:	4638      	mov	r0, r7
 80148f0:	612e      	str	r6, [r5, #16]
 80148f2:	4621      	mov	r1, r4
 80148f4:	f7ff fd88 	bl	8014408 <_Bfree>
 80148f8:	4628      	mov	r0, r5
 80148fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80148fe:	f842 0f04 	str.w	r0, [r2, #4]!
 8014902:	3301      	adds	r3, #1
 8014904:	e7c1      	b.n	801488a <__lshift+0x4a>
 8014906:	3904      	subs	r1, #4
 8014908:	f853 2b04 	ldr.w	r2, [r3], #4
 801490c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014910:	4298      	cmp	r0, r3
 8014912:	d8f9      	bhi.n	8014908 <__lshift+0xc8>
 8014914:	e7ea      	b.n	80148ec <__lshift+0xac>
 8014916:	bf00      	nop
 8014918:	08017bb9 	.word	0x08017bb9
 801491c:	08017c44 	.word	0x08017c44

08014920 <__mcmp>:
 8014920:	b530      	push	{r4, r5, lr}
 8014922:	6902      	ldr	r2, [r0, #16]
 8014924:	690c      	ldr	r4, [r1, #16]
 8014926:	1b12      	subs	r2, r2, r4
 8014928:	d10e      	bne.n	8014948 <__mcmp+0x28>
 801492a:	f100 0314 	add.w	r3, r0, #20
 801492e:	3114      	adds	r1, #20
 8014930:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014934:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014938:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801493c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014940:	42a5      	cmp	r5, r4
 8014942:	d003      	beq.n	801494c <__mcmp+0x2c>
 8014944:	d305      	bcc.n	8014952 <__mcmp+0x32>
 8014946:	2201      	movs	r2, #1
 8014948:	4610      	mov	r0, r2
 801494a:	bd30      	pop	{r4, r5, pc}
 801494c:	4283      	cmp	r3, r0
 801494e:	d3f3      	bcc.n	8014938 <__mcmp+0x18>
 8014950:	e7fa      	b.n	8014948 <__mcmp+0x28>
 8014952:	f04f 32ff 	mov.w	r2, #4294967295
 8014956:	e7f7      	b.n	8014948 <__mcmp+0x28>

08014958 <__mdiff>:
 8014958:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801495c:	460c      	mov	r4, r1
 801495e:	4606      	mov	r6, r0
 8014960:	4611      	mov	r1, r2
 8014962:	4620      	mov	r0, r4
 8014964:	4690      	mov	r8, r2
 8014966:	f7ff ffdb 	bl	8014920 <__mcmp>
 801496a:	1e05      	subs	r5, r0, #0
 801496c:	d110      	bne.n	8014990 <__mdiff+0x38>
 801496e:	4629      	mov	r1, r5
 8014970:	4630      	mov	r0, r6
 8014972:	f7ff fd09 	bl	8014388 <_Balloc>
 8014976:	b930      	cbnz	r0, 8014986 <__mdiff+0x2e>
 8014978:	4b3a      	ldr	r3, [pc, #232]	; (8014a64 <__mdiff+0x10c>)
 801497a:	4602      	mov	r2, r0
 801497c:	f240 2132 	movw	r1, #562	; 0x232
 8014980:	4839      	ldr	r0, [pc, #228]	; (8014a68 <__mdiff+0x110>)
 8014982:	f7fe faa3 	bl	8012ecc <__assert_func>
 8014986:	2301      	movs	r3, #1
 8014988:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801498c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014990:	bfa4      	itt	ge
 8014992:	4643      	movge	r3, r8
 8014994:	46a0      	movge	r8, r4
 8014996:	4630      	mov	r0, r6
 8014998:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801499c:	bfa6      	itte	ge
 801499e:	461c      	movge	r4, r3
 80149a0:	2500      	movge	r5, #0
 80149a2:	2501      	movlt	r5, #1
 80149a4:	f7ff fcf0 	bl	8014388 <_Balloc>
 80149a8:	b920      	cbnz	r0, 80149b4 <__mdiff+0x5c>
 80149aa:	4b2e      	ldr	r3, [pc, #184]	; (8014a64 <__mdiff+0x10c>)
 80149ac:	4602      	mov	r2, r0
 80149ae:	f44f 7110 	mov.w	r1, #576	; 0x240
 80149b2:	e7e5      	b.n	8014980 <__mdiff+0x28>
 80149b4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80149b8:	6926      	ldr	r6, [r4, #16]
 80149ba:	60c5      	str	r5, [r0, #12]
 80149bc:	f104 0914 	add.w	r9, r4, #20
 80149c0:	f108 0514 	add.w	r5, r8, #20
 80149c4:	f100 0e14 	add.w	lr, r0, #20
 80149c8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80149cc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80149d0:	f108 0210 	add.w	r2, r8, #16
 80149d4:	46f2      	mov	sl, lr
 80149d6:	2100      	movs	r1, #0
 80149d8:	f859 3b04 	ldr.w	r3, [r9], #4
 80149dc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80149e0:	fa1f f883 	uxth.w	r8, r3
 80149e4:	fa11 f18b 	uxtah	r1, r1, fp
 80149e8:	0c1b      	lsrs	r3, r3, #16
 80149ea:	eba1 0808 	sub.w	r8, r1, r8
 80149ee:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80149f2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80149f6:	fa1f f888 	uxth.w	r8, r8
 80149fa:	1419      	asrs	r1, r3, #16
 80149fc:	454e      	cmp	r6, r9
 80149fe:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014a02:	f84a 3b04 	str.w	r3, [sl], #4
 8014a06:	d8e7      	bhi.n	80149d8 <__mdiff+0x80>
 8014a08:	1b33      	subs	r3, r6, r4
 8014a0a:	3b15      	subs	r3, #21
 8014a0c:	f023 0303 	bic.w	r3, r3, #3
 8014a10:	3304      	adds	r3, #4
 8014a12:	3415      	adds	r4, #21
 8014a14:	42a6      	cmp	r6, r4
 8014a16:	bf38      	it	cc
 8014a18:	2304      	movcc	r3, #4
 8014a1a:	441d      	add	r5, r3
 8014a1c:	4473      	add	r3, lr
 8014a1e:	469e      	mov	lr, r3
 8014a20:	462e      	mov	r6, r5
 8014a22:	4566      	cmp	r6, ip
 8014a24:	d30e      	bcc.n	8014a44 <__mdiff+0xec>
 8014a26:	f10c 0203 	add.w	r2, ip, #3
 8014a2a:	1b52      	subs	r2, r2, r5
 8014a2c:	f022 0203 	bic.w	r2, r2, #3
 8014a30:	3d03      	subs	r5, #3
 8014a32:	45ac      	cmp	ip, r5
 8014a34:	bf38      	it	cc
 8014a36:	2200      	movcc	r2, #0
 8014a38:	441a      	add	r2, r3
 8014a3a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8014a3e:	b17b      	cbz	r3, 8014a60 <__mdiff+0x108>
 8014a40:	6107      	str	r7, [r0, #16]
 8014a42:	e7a3      	b.n	801498c <__mdiff+0x34>
 8014a44:	f856 8b04 	ldr.w	r8, [r6], #4
 8014a48:	fa11 f288 	uxtah	r2, r1, r8
 8014a4c:	1414      	asrs	r4, r2, #16
 8014a4e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8014a52:	b292      	uxth	r2, r2
 8014a54:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8014a58:	f84e 2b04 	str.w	r2, [lr], #4
 8014a5c:	1421      	asrs	r1, r4, #16
 8014a5e:	e7e0      	b.n	8014a22 <__mdiff+0xca>
 8014a60:	3f01      	subs	r7, #1
 8014a62:	e7ea      	b.n	8014a3a <__mdiff+0xe2>
 8014a64:	08017bb9 	.word	0x08017bb9
 8014a68:	08017c44 	.word	0x08017c44

08014a6c <__ulp>:
 8014a6c:	b082      	sub	sp, #8
 8014a6e:	ed8d 0b00 	vstr	d0, [sp]
 8014a72:	9b01      	ldr	r3, [sp, #4]
 8014a74:	4912      	ldr	r1, [pc, #72]	; (8014ac0 <__ulp+0x54>)
 8014a76:	4019      	ands	r1, r3
 8014a78:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8014a7c:	2900      	cmp	r1, #0
 8014a7e:	dd05      	ble.n	8014a8c <__ulp+0x20>
 8014a80:	2200      	movs	r2, #0
 8014a82:	460b      	mov	r3, r1
 8014a84:	ec43 2b10 	vmov	d0, r2, r3
 8014a88:	b002      	add	sp, #8
 8014a8a:	4770      	bx	lr
 8014a8c:	4249      	negs	r1, r1
 8014a8e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8014a92:	ea4f 5021 	mov.w	r0, r1, asr #20
 8014a96:	f04f 0200 	mov.w	r2, #0
 8014a9a:	f04f 0300 	mov.w	r3, #0
 8014a9e:	da04      	bge.n	8014aaa <__ulp+0x3e>
 8014aa0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8014aa4:	fa41 f300 	asr.w	r3, r1, r0
 8014aa8:	e7ec      	b.n	8014a84 <__ulp+0x18>
 8014aaa:	f1a0 0114 	sub.w	r1, r0, #20
 8014aae:	291e      	cmp	r1, #30
 8014ab0:	bfda      	itte	le
 8014ab2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8014ab6:	fa20 f101 	lsrle.w	r1, r0, r1
 8014aba:	2101      	movgt	r1, #1
 8014abc:	460a      	mov	r2, r1
 8014abe:	e7e1      	b.n	8014a84 <__ulp+0x18>
 8014ac0:	7ff00000 	.word	0x7ff00000

08014ac4 <__b2d>:
 8014ac4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ac6:	6905      	ldr	r5, [r0, #16]
 8014ac8:	f100 0714 	add.w	r7, r0, #20
 8014acc:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8014ad0:	1f2e      	subs	r6, r5, #4
 8014ad2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8014ad6:	4620      	mov	r0, r4
 8014ad8:	f7ff fd48 	bl	801456c <__hi0bits>
 8014adc:	f1c0 0320 	rsb	r3, r0, #32
 8014ae0:	280a      	cmp	r0, #10
 8014ae2:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8014b60 <__b2d+0x9c>
 8014ae6:	600b      	str	r3, [r1, #0]
 8014ae8:	dc14      	bgt.n	8014b14 <__b2d+0x50>
 8014aea:	f1c0 0e0b 	rsb	lr, r0, #11
 8014aee:	fa24 f10e 	lsr.w	r1, r4, lr
 8014af2:	42b7      	cmp	r7, r6
 8014af4:	ea41 030c 	orr.w	r3, r1, ip
 8014af8:	bf34      	ite	cc
 8014afa:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8014afe:	2100      	movcs	r1, #0
 8014b00:	3015      	adds	r0, #21
 8014b02:	fa04 f000 	lsl.w	r0, r4, r0
 8014b06:	fa21 f10e 	lsr.w	r1, r1, lr
 8014b0a:	ea40 0201 	orr.w	r2, r0, r1
 8014b0e:	ec43 2b10 	vmov	d0, r2, r3
 8014b12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014b14:	42b7      	cmp	r7, r6
 8014b16:	bf3a      	itte	cc
 8014b18:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8014b1c:	f1a5 0608 	subcc.w	r6, r5, #8
 8014b20:	2100      	movcs	r1, #0
 8014b22:	380b      	subs	r0, #11
 8014b24:	d017      	beq.n	8014b56 <__b2d+0x92>
 8014b26:	f1c0 0c20 	rsb	ip, r0, #32
 8014b2a:	fa04 f500 	lsl.w	r5, r4, r0
 8014b2e:	42be      	cmp	r6, r7
 8014b30:	fa21 f40c 	lsr.w	r4, r1, ip
 8014b34:	ea45 0504 	orr.w	r5, r5, r4
 8014b38:	bf8c      	ite	hi
 8014b3a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8014b3e:	2400      	movls	r4, #0
 8014b40:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8014b44:	fa01 f000 	lsl.w	r0, r1, r0
 8014b48:	fa24 f40c 	lsr.w	r4, r4, ip
 8014b4c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014b50:	ea40 0204 	orr.w	r2, r0, r4
 8014b54:	e7db      	b.n	8014b0e <__b2d+0x4a>
 8014b56:	ea44 030c 	orr.w	r3, r4, ip
 8014b5a:	460a      	mov	r2, r1
 8014b5c:	e7d7      	b.n	8014b0e <__b2d+0x4a>
 8014b5e:	bf00      	nop
 8014b60:	3ff00000 	.word	0x3ff00000

08014b64 <__d2b>:
 8014b64:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014b68:	4689      	mov	r9, r1
 8014b6a:	2101      	movs	r1, #1
 8014b6c:	ec57 6b10 	vmov	r6, r7, d0
 8014b70:	4690      	mov	r8, r2
 8014b72:	f7ff fc09 	bl	8014388 <_Balloc>
 8014b76:	4604      	mov	r4, r0
 8014b78:	b930      	cbnz	r0, 8014b88 <__d2b+0x24>
 8014b7a:	4602      	mov	r2, r0
 8014b7c:	4b25      	ldr	r3, [pc, #148]	; (8014c14 <__d2b+0xb0>)
 8014b7e:	4826      	ldr	r0, [pc, #152]	; (8014c18 <__d2b+0xb4>)
 8014b80:	f240 310a 	movw	r1, #778	; 0x30a
 8014b84:	f7fe f9a2 	bl	8012ecc <__assert_func>
 8014b88:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8014b8c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014b90:	bb35      	cbnz	r5, 8014be0 <__d2b+0x7c>
 8014b92:	2e00      	cmp	r6, #0
 8014b94:	9301      	str	r3, [sp, #4]
 8014b96:	d028      	beq.n	8014bea <__d2b+0x86>
 8014b98:	4668      	mov	r0, sp
 8014b9a:	9600      	str	r6, [sp, #0]
 8014b9c:	f7ff fd06 	bl	80145ac <__lo0bits>
 8014ba0:	9900      	ldr	r1, [sp, #0]
 8014ba2:	b300      	cbz	r0, 8014be6 <__d2b+0x82>
 8014ba4:	9a01      	ldr	r2, [sp, #4]
 8014ba6:	f1c0 0320 	rsb	r3, r0, #32
 8014baa:	fa02 f303 	lsl.w	r3, r2, r3
 8014bae:	430b      	orrs	r3, r1
 8014bb0:	40c2      	lsrs	r2, r0
 8014bb2:	6163      	str	r3, [r4, #20]
 8014bb4:	9201      	str	r2, [sp, #4]
 8014bb6:	9b01      	ldr	r3, [sp, #4]
 8014bb8:	61a3      	str	r3, [r4, #24]
 8014bba:	2b00      	cmp	r3, #0
 8014bbc:	bf14      	ite	ne
 8014bbe:	2202      	movne	r2, #2
 8014bc0:	2201      	moveq	r2, #1
 8014bc2:	6122      	str	r2, [r4, #16]
 8014bc4:	b1d5      	cbz	r5, 8014bfc <__d2b+0x98>
 8014bc6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8014bca:	4405      	add	r5, r0
 8014bcc:	f8c9 5000 	str.w	r5, [r9]
 8014bd0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8014bd4:	f8c8 0000 	str.w	r0, [r8]
 8014bd8:	4620      	mov	r0, r4
 8014bda:	b003      	add	sp, #12
 8014bdc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014be0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8014be4:	e7d5      	b.n	8014b92 <__d2b+0x2e>
 8014be6:	6161      	str	r1, [r4, #20]
 8014be8:	e7e5      	b.n	8014bb6 <__d2b+0x52>
 8014bea:	a801      	add	r0, sp, #4
 8014bec:	f7ff fcde 	bl	80145ac <__lo0bits>
 8014bf0:	9b01      	ldr	r3, [sp, #4]
 8014bf2:	6163      	str	r3, [r4, #20]
 8014bf4:	2201      	movs	r2, #1
 8014bf6:	6122      	str	r2, [r4, #16]
 8014bf8:	3020      	adds	r0, #32
 8014bfa:	e7e3      	b.n	8014bc4 <__d2b+0x60>
 8014bfc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014c00:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014c04:	f8c9 0000 	str.w	r0, [r9]
 8014c08:	6918      	ldr	r0, [r3, #16]
 8014c0a:	f7ff fcaf 	bl	801456c <__hi0bits>
 8014c0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014c12:	e7df      	b.n	8014bd4 <__d2b+0x70>
 8014c14:	08017bb9 	.word	0x08017bb9
 8014c18:	08017c44 	.word	0x08017c44

08014c1c <__ratio>:
 8014c1c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c20:	4688      	mov	r8, r1
 8014c22:	4669      	mov	r1, sp
 8014c24:	4681      	mov	r9, r0
 8014c26:	f7ff ff4d 	bl	8014ac4 <__b2d>
 8014c2a:	a901      	add	r1, sp, #4
 8014c2c:	4640      	mov	r0, r8
 8014c2e:	ec55 4b10 	vmov	r4, r5, d0
 8014c32:	f7ff ff47 	bl	8014ac4 <__b2d>
 8014c36:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014c3a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8014c3e:	eba3 0c02 	sub.w	ip, r3, r2
 8014c42:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014c46:	1a9b      	subs	r3, r3, r2
 8014c48:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8014c4c:	ec51 0b10 	vmov	r0, r1, d0
 8014c50:	2b00      	cmp	r3, #0
 8014c52:	bfd6      	itet	le
 8014c54:	460a      	movle	r2, r1
 8014c56:	462a      	movgt	r2, r5
 8014c58:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014c5c:	468b      	mov	fp, r1
 8014c5e:	462f      	mov	r7, r5
 8014c60:	bfd4      	ite	le
 8014c62:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8014c66:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8014c6a:	4620      	mov	r0, r4
 8014c6c:	ee10 2a10 	vmov	r2, s0
 8014c70:	465b      	mov	r3, fp
 8014c72:	4639      	mov	r1, r7
 8014c74:	f7eb fe1a 	bl	80008ac <__aeabi_ddiv>
 8014c78:	ec41 0b10 	vmov	d0, r0, r1
 8014c7c:	b003      	add	sp, #12
 8014c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014c82 <__copybits>:
 8014c82:	3901      	subs	r1, #1
 8014c84:	b570      	push	{r4, r5, r6, lr}
 8014c86:	1149      	asrs	r1, r1, #5
 8014c88:	6914      	ldr	r4, [r2, #16]
 8014c8a:	3101      	adds	r1, #1
 8014c8c:	f102 0314 	add.w	r3, r2, #20
 8014c90:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014c94:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8014c98:	1f05      	subs	r5, r0, #4
 8014c9a:	42a3      	cmp	r3, r4
 8014c9c:	d30c      	bcc.n	8014cb8 <__copybits+0x36>
 8014c9e:	1aa3      	subs	r3, r4, r2
 8014ca0:	3b11      	subs	r3, #17
 8014ca2:	f023 0303 	bic.w	r3, r3, #3
 8014ca6:	3211      	adds	r2, #17
 8014ca8:	42a2      	cmp	r2, r4
 8014caa:	bf88      	it	hi
 8014cac:	2300      	movhi	r3, #0
 8014cae:	4418      	add	r0, r3
 8014cb0:	2300      	movs	r3, #0
 8014cb2:	4288      	cmp	r0, r1
 8014cb4:	d305      	bcc.n	8014cc2 <__copybits+0x40>
 8014cb6:	bd70      	pop	{r4, r5, r6, pc}
 8014cb8:	f853 6b04 	ldr.w	r6, [r3], #4
 8014cbc:	f845 6f04 	str.w	r6, [r5, #4]!
 8014cc0:	e7eb      	b.n	8014c9a <__copybits+0x18>
 8014cc2:	f840 3b04 	str.w	r3, [r0], #4
 8014cc6:	e7f4      	b.n	8014cb2 <__copybits+0x30>

08014cc8 <__any_on>:
 8014cc8:	f100 0214 	add.w	r2, r0, #20
 8014ccc:	6900      	ldr	r0, [r0, #16]
 8014cce:	114b      	asrs	r3, r1, #5
 8014cd0:	4298      	cmp	r0, r3
 8014cd2:	b510      	push	{r4, lr}
 8014cd4:	db11      	blt.n	8014cfa <__any_on+0x32>
 8014cd6:	dd0a      	ble.n	8014cee <__any_on+0x26>
 8014cd8:	f011 011f 	ands.w	r1, r1, #31
 8014cdc:	d007      	beq.n	8014cee <__any_on+0x26>
 8014cde:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014ce2:	fa24 f001 	lsr.w	r0, r4, r1
 8014ce6:	fa00 f101 	lsl.w	r1, r0, r1
 8014cea:	428c      	cmp	r4, r1
 8014cec:	d10b      	bne.n	8014d06 <__any_on+0x3e>
 8014cee:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014cf2:	4293      	cmp	r3, r2
 8014cf4:	d803      	bhi.n	8014cfe <__any_on+0x36>
 8014cf6:	2000      	movs	r0, #0
 8014cf8:	bd10      	pop	{r4, pc}
 8014cfa:	4603      	mov	r3, r0
 8014cfc:	e7f7      	b.n	8014cee <__any_on+0x26>
 8014cfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014d02:	2900      	cmp	r1, #0
 8014d04:	d0f5      	beq.n	8014cf2 <__any_on+0x2a>
 8014d06:	2001      	movs	r0, #1
 8014d08:	e7f6      	b.n	8014cf8 <__any_on+0x30>

08014d0a <_calloc_r>:
 8014d0a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014d0c:	fba1 2402 	umull	r2, r4, r1, r2
 8014d10:	b94c      	cbnz	r4, 8014d26 <_calloc_r+0x1c>
 8014d12:	4611      	mov	r1, r2
 8014d14:	9201      	str	r2, [sp, #4]
 8014d16:	f7fc fa1f 	bl	8011158 <_malloc_r>
 8014d1a:	9a01      	ldr	r2, [sp, #4]
 8014d1c:	4605      	mov	r5, r0
 8014d1e:	b930      	cbnz	r0, 8014d2e <_calloc_r+0x24>
 8014d20:	4628      	mov	r0, r5
 8014d22:	b003      	add	sp, #12
 8014d24:	bd30      	pop	{r4, r5, pc}
 8014d26:	220c      	movs	r2, #12
 8014d28:	6002      	str	r2, [r0, #0]
 8014d2a:	2500      	movs	r5, #0
 8014d2c:	e7f8      	b.n	8014d20 <_calloc_r+0x16>
 8014d2e:	4621      	mov	r1, r4
 8014d30:	f7fc f99e 	bl	8011070 <memset>
 8014d34:	e7f4      	b.n	8014d20 <_calloc_r+0x16>

08014d36 <_realloc_r>:
 8014d36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014d3a:	4680      	mov	r8, r0
 8014d3c:	4614      	mov	r4, r2
 8014d3e:	460e      	mov	r6, r1
 8014d40:	b921      	cbnz	r1, 8014d4c <_realloc_r+0x16>
 8014d42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014d46:	4611      	mov	r1, r2
 8014d48:	f7fc ba06 	b.w	8011158 <_malloc_r>
 8014d4c:	b92a      	cbnz	r2, 8014d5a <_realloc_r+0x24>
 8014d4e:	f7fc f997 	bl	8011080 <_free_r>
 8014d52:	4625      	mov	r5, r4
 8014d54:	4628      	mov	r0, r5
 8014d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014d5a:	f001 fa1b 	bl	8016194 <_malloc_usable_size_r>
 8014d5e:	4284      	cmp	r4, r0
 8014d60:	4607      	mov	r7, r0
 8014d62:	d802      	bhi.n	8014d6a <_realloc_r+0x34>
 8014d64:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014d68:	d812      	bhi.n	8014d90 <_realloc_r+0x5a>
 8014d6a:	4621      	mov	r1, r4
 8014d6c:	4640      	mov	r0, r8
 8014d6e:	f7fc f9f3 	bl	8011158 <_malloc_r>
 8014d72:	4605      	mov	r5, r0
 8014d74:	2800      	cmp	r0, #0
 8014d76:	d0ed      	beq.n	8014d54 <_realloc_r+0x1e>
 8014d78:	42bc      	cmp	r4, r7
 8014d7a:	4622      	mov	r2, r4
 8014d7c:	4631      	mov	r1, r6
 8014d7e:	bf28      	it	cs
 8014d80:	463a      	movcs	r2, r7
 8014d82:	f7fc f967 	bl	8011054 <memcpy>
 8014d86:	4631      	mov	r1, r6
 8014d88:	4640      	mov	r0, r8
 8014d8a:	f7fc f979 	bl	8011080 <_free_r>
 8014d8e:	e7e1      	b.n	8014d54 <_realloc_r+0x1e>
 8014d90:	4635      	mov	r5, r6
 8014d92:	e7df      	b.n	8014d54 <_realloc_r+0x1e>

08014d94 <__ssputs_r>:
 8014d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d98:	688e      	ldr	r6, [r1, #8]
 8014d9a:	429e      	cmp	r6, r3
 8014d9c:	4682      	mov	sl, r0
 8014d9e:	460c      	mov	r4, r1
 8014da0:	4690      	mov	r8, r2
 8014da2:	461f      	mov	r7, r3
 8014da4:	d838      	bhi.n	8014e18 <__ssputs_r+0x84>
 8014da6:	898a      	ldrh	r2, [r1, #12]
 8014da8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014dac:	d032      	beq.n	8014e14 <__ssputs_r+0x80>
 8014dae:	6825      	ldr	r5, [r4, #0]
 8014db0:	6909      	ldr	r1, [r1, #16]
 8014db2:	eba5 0901 	sub.w	r9, r5, r1
 8014db6:	6965      	ldr	r5, [r4, #20]
 8014db8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014dbc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014dc0:	3301      	adds	r3, #1
 8014dc2:	444b      	add	r3, r9
 8014dc4:	106d      	asrs	r5, r5, #1
 8014dc6:	429d      	cmp	r5, r3
 8014dc8:	bf38      	it	cc
 8014dca:	461d      	movcc	r5, r3
 8014dcc:	0553      	lsls	r3, r2, #21
 8014dce:	d531      	bpl.n	8014e34 <__ssputs_r+0xa0>
 8014dd0:	4629      	mov	r1, r5
 8014dd2:	f7fc f9c1 	bl	8011158 <_malloc_r>
 8014dd6:	4606      	mov	r6, r0
 8014dd8:	b950      	cbnz	r0, 8014df0 <__ssputs_r+0x5c>
 8014dda:	230c      	movs	r3, #12
 8014ddc:	f8ca 3000 	str.w	r3, [sl]
 8014de0:	89a3      	ldrh	r3, [r4, #12]
 8014de2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014de6:	81a3      	strh	r3, [r4, #12]
 8014de8:	f04f 30ff 	mov.w	r0, #4294967295
 8014dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014df0:	6921      	ldr	r1, [r4, #16]
 8014df2:	464a      	mov	r2, r9
 8014df4:	f7fc f92e 	bl	8011054 <memcpy>
 8014df8:	89a3      	ldrh	r3, [r4, #12]
 8014dfa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014dfe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014e02:	81a3      	strh	r3, [r4, #12]
 8014e04:	6126      	str	r6, [r4, #16]
 8014e06:	6165      	str	r5, [r4, #20]
 8014e08:	444e      	add	r6, r9
 8014e0a:	eba5 0509 	sub.w	r5, r5, r9
 8014e0e:	6026      	str	r6, [r4, #0]
 8014e10:	60a5      	str	r5, [r4, #8]
 8014e12:	463e      	mov	r6, r7
 8014e14:	42be      	cmp	r6, r7
 8014e16:	d900      	bls.n	8014e1a <__ssputs_r+0x86>
 8014e18:	463e      	mov	r6, r7
 8014e1a:	6820      	ldr	r0, [r4, #0]
 8014e1c:	4632      	mov	r2, r6
 8014e1e:	4641      	mov	r1, r8
 8014e20:	f001 f99e 	bl	8016160 <memmove>
 8014e24:	68a3      	ldr	r3, [r4, #8]
 8014e26:	1b9b      	subs	r3, r3, r6
 8014e28:	60a3      	str	r3, [r4, #8]
 8014e2a:	6823      	ldr	r3, [r4, #0]
 8014e2c:	4433      	add	r3, r6
 8014e2e:	6023      	str	r3, [r4, #0]
 8014e30:	2000      	movs	r0, #0
 8014e32:	e7db      	b.n	8014dec <__ssputs_r+0x58>
 8014e34:	462a      	mov	r2, r5
 8014e36:	f7ff ff7e 	bl	8014d36 <_realloc_r>
 8014e3a:	4606      	mov	r6, r0
 8014e3c:	2800      	cmp	r0, #0
 8014e3e:	d1e1      	bne.n	8014e04 <__ssputs_r+0x70>
 8014e40:	6921      	ldr	r1, [r4, #16]
 8014e42:	4650      	mov	r0, sl
 8014e44:	f7fc f91c 	bl	8011080 <_free_r>
 8014e48:	e7c7      	b.n	8014dda <__ssputs_r+0x46>
	...

08014e4c <_svfiprintf_r>:
 8014e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e50:	4698      	mov	r8, r3
 8014e52:	898b      	ldrh	r3, [r1, #12]
 8014e54:	061b      	lsls	r3, r3, #24
 8014e56:	b09d      	sub	sp, #116	; 0x74
 8014e58:	4607      	mov	r7, r0
 8014e5a:	460d      	mov	r5, r1
 8014e5c:	4614      	mov	r4, r2
 8014e5e:	d50e      	bpl.n	8014e7e <_svfiprintf_r+0x32>
 8014e60:	690b      	ldr	r3, [r1, #16]
 8014e62:	b963      	cbnz	r3, 8014e7e <_svfiprintf_r+0x32>
 8014e64:	2140      	movs	r1, #64	; 0x40
 8014e66:	f7fc f977 	bl	8011158 <_malloc_r>
 8014e6a:	6028      	str	r0, [r5, #0]
 8014e6c:	6128      	str	r0, [r5, #16]
 8014e6e:	b920      	cbnz	r0, 8014e7a <_svfiprintf_r+0x2e>
 8014e70:	230c      	movs	r3, #12
 8014e72:	603b      	str	r3, [r7, #0]
 8014e74:	f04f 30ff 	mov.w	r0, #4294967295
 8014e78:	e0d1      	b.n	801501e <_svfiprintf_r+0x1d2>
 8014e7a:	2340      	movs	r3, #64	; 0x40
 8014e7c:	616b      	str	r3, [r5, #20]
 8014e7e:	2300      	movs	r3, #0
 8014e80:	9309      	str	r3, [sp, #36]	; 0x24
 8014e82:	2320      	movs	r3, #32
 8014e84:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014e88:	f8cd 800c 	str.w	r8, [sp, #12]
 8014e8c:	2330      	movs	r3, #48	; 0x30
 8014e8e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8015038 <_svfiprintf_r+0x1ec>
 8014e92:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014e96:	f04f 0901 	mov.w	r9, #1
 8014e9a:	4623      	mov	r3, r4
 8014e9c:	469a      	mov	sl, r3
 8014e9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ea2:	b10a      	cbz	r2, 8014ea8 <_svfiprintf_r+0x5c>
 8014ea4:	2a25      	cmp	r2, #37	; 0x25
 8014ea6:	d1f9      	bne.n	8014e9c <_svfiprintf_r+0x50>
 8014ea8:	ebba 0b04 	subs.w	fp, sl, r4
 8014eac:	d00b      	beq.n	8014ec6 <_svfiprintf_r+0x7a>
 8014eae:	465b      	mov	r3, fp
 8014eb0:	4622      	mov	r2, r4
 8014eb2:	4629      	mov	r1, r5
 8014eb4:	4638      	mov	r0, r7
 8014eb6:	f7ff ff6d 	bl	8014d94 <__ssputs_r>
 8014eba:	3001      	adds	r0, #1
 8014ebc:	f000 80aa 	beq.w	8015014 <_svfiprintf_r+0x1c8>
 8014ec0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014ec2:	445a      	add	r2, fp
 8014ec4:	9209      	str	r2, [sp, #36]	; 0x24
 8014ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	f000 80a2 	beq.w	8015014 <_svfiprintf_r+0x1c8>
 8014ed0:	2300      	movs	r3, #0
 8014ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8014ed6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014eda:	f10a 0a01 	add.w	sl, sl, #1
 8014ede:	9304      	str	r3, [sp, #16]
 8014ee0:	9307      	str	r3, [sp, #28]
 8014ee2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014ee6:	931a      	str	r3, [sp, #104]	; 0x68
 8014ee8:	4654      	mov	r4, sl
 8014eea:	2205      	movs	r2, #5
 8014eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ef0:	4851      	ldr	r0, [pc, #324]	; (8015038 <_svfiprintf_r+0x1ec>)
 8014ef2:	f7eb f9a5 	bl	8000240 <memchr>
 8014ef6:	9a04      	ldr	r2, [sp, #16]
 8014ef8:	b9d8      	cbnz	r0, 8014f32 <_svfiprintf_r+0xe6>
 8014efa:	06d0      	lsls	r0, r2, #27
 8014efc:	bf44      	itt	mi
 8014efe:	2320      	movmi	r3, #32
 8014f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014f04:	0711      	lsls	r1, r2, #28
 8014f06:	bf44      	itt	mi
 8014f08:	232b      	movmi	r3, #43	; 0x2b
 8014f0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8014f12:	2b2a      	cmp	r3, #42	; 0x2a
 8014f14:	d015      	beq.n	8014f42 <_svfiprintf_r+0xf6>
 8014f16:	9a07      	ldr	r2, [sp, #28]
 8014f18:	4654      	mov	r4, sl
 8014f1a:	2000      	movs	r0, #0
 8014f1c:	f04f 0c0a 	mov.w	ip, #10
 8014f20:	4621      	mov	r1, r4
 8014f22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014f26:	3b30      	subs	r3, #48	; 0x30
 8014f28:	2b09      	cmp	r3, #9
 8014f2a:	d94e      	bls.n	8014fca <_svfiprintf_r+0x17e>
 8014f2c:	b1b0      	cbz	r0, 8014f5c <_svfiprintf_r+0x110>
 8014f2e:	9207      	str	r2, [sp, #28]
 8014f30:	e014      	b.n	8014f5c <_svfiprintf_r+0x110>
 8014f32:	eba0 0308 	sub.w	r3, r0, r8
 8014f36:	fa09 f303 	lsl.w	r3, r9, r3
 8014f3a:	4313      	orrs	r3, r2
 8014f3c:	9304      	str	r3, [sp, #16]
 8014f3e:	46a2      	mov	sl, r4
 8014f40:	e7d2      	b.n	8014ee8 <_svfiprintf_r+0x9c>
 8014f42:	9b03      	ldr	r3, [sp, #12]
 8014f44:	1d19      	adds	r1, r3, #4
 8014f46:	681b      	ldr	r3, [r3, #0]
 8014f48:	9103      	str	r1, [sp, #12]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	bfbb      	ittet	lt
 8014f4e:	425b      	neglt	r3, r3
 8014f50:	f042 0202 	orrlt.w	r2, r2, #2
 8014f54:	9307      	strge	r3, [sp, #28]
 8014f56:	9307      	strlt	r3, [sp, #28]
 8014f58:	bfb8      	it	lt
 8014f5a:	9204      	strlt	r2, [sp, #16]
 8014f5c:	7823      	ldrb	r3, [r4, #0]
 8014f5e:	2b2e      	cmp	r3, #46	; 0x2e
 8014f60:	d10c      	bne.n	8014f7c <_svfiprintf_r+0x130>
 8014f62:	7863      	ldrb	r3, [r4, #1]
 8014f64:	2b2a      	cmp	r3, #42	; 0x2a
 8014f66:	d135      	bne.n	8014fd4 <_svfiprintf_r+0x188>
 8014f68:	9b03      	ldr	r3, [sp, #12]
 8014f6a:	1d1a      	adds	r2, r3, #4
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	9203      	str	r2, [sp, #12]
 8014f70:	2b00      	cmp	r3, #0
 8014f72:	bfb8      	it	lt
 8014f74:	f04f 33ff 	movlt.w	r3, #4294967295
 8014f78:	3402      	adds	r4, #2
 8014f7a:	9305      	str	r3, [sp, #20]
 8014f7c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8015048 <_svfiprintf_r+0x1fc>
 8014f80:	7821      	ldrb	r1, [r4, #0]
 8014f82:	2203      	movs	r2, #3
 8014f84:	4650      	mov	r0, sl
 8014f86:	f7eb f95b 	bl	8000240 <memchr>
 8014f8a:	b140      	cbz	r0, 8014f9e <_svfiprintf_r+0x152>
 8014f8c:	2340      	movs	r3, #64	; 0x40
 8014f8e:	eba0 000a 	sub.w	r0, r0, sl
 8014f92:	fa03 f000 	lsl.w	r0, r3, r0
 8014f96:	9b04      	ldr	r3, [sp, #16]
 8014f98:	4303      	orrs	r3, r0
 8014f9a:	3401      	adds	r4, #1
 8014f9c:	9304      	str	r3, [sp, #16]
 8014f9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014fa2:	4826      	ldr	r0, [pc, #152]	; (801503c <_svfiprintf_r+0x1f0>)
 8014fa4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014fa8:	2206      	movs	r2, #6
 8014faa:	f7eb f949 	bl	8000240 <memchr>
 8014fae:	2800      	cmp	r0, #0
 8014fb0:	d038      	beq.n	8015024 <_svfiprintf_r+0x1d8>
 8014fb2:	4b23      	ldr	r3, [pc, #140]	; (8015040 <_svfiprintf_r+0x1f4>)
 8014fb4:	bb1b      	cbnz	r3, 8014ffe <_svfiprintf_r+0x1b2>
 8014fb6:	9b03      	ldr	r3, [sp, #12]
 8014fb8:	3307      	adds	r3, #7
 8014fba:	f023 0307 	bic.w	r3, r3, #7
 8014fbe:	3308      	adds	r3, #8
 8014fc0:	9303      	str	r3, [sp, #12]
 8014fc2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fc4:	4433      	add	r3, r6
 8014fc6:	9309      	str	r3, [sp, #36]	; 0x24
 8014fc8:	e767      	b.n	8014e9a <_svfiprintf_r+0x4e>
 8014fca:	fb0c 3202 	mla	r2, ip, r2, r3
 8014fce:	460c      	mov	r4, r1
 8014fd0:	2001      	movs	r0, #1
 8014fd2:	e7a5      	b.n	8014f20 <_svfiprintf_r+0xd4>
 8014fd4:	2300      	movs	r3, #0
 8014fd6:	3401      	adds	r4, #1
 8014fd8:	9305      	str	r3, [sp, #20]
 8014fda:	4619      	mov	r1, r3
 8014fdc:	f04f 0c0a 	mov.w	ip, #10
 8014fe0:	4620      	mov	r0, r4
 8014fe2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014fe6:	3a30      	subs	r2, #48	; 0x30
 8014fe8:	2a09      	cmp	r2, #9
 8014fea:	d903      	bls.n	8014ff4 <_svfiprintf_r+0x1a8>
 8014fec:	2b00      	cmp	r3, #0
 8014fee:	d0c5      	beq.n	8014f7c <_svfiprintf_r+0x130>
 8014ff0:	9105      	str	r1, [sp, #20]
 8014ff2:	e7c3      	b.n	8014f7c <_svfiprintf_r+0x130>
 8014ff4:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ff8:	4604      	mov	r4, r0
 8014ffa:	2301      	movs	r3, #1
 8014ffc:	e7f0      	b.n	8014fe0 <_svfiprintf_r+0x194>
 8014ffe:	ab03      	add	r3, sp, #12
 8015000:	9300      	str	r3, [sp, #0]
 8015002:	462a      	mov	r2, r5
 8015004:	4b0f      	ldr	r3, [pc, #60]	; (8015044 <_svfiprintf_r+0x1f8>)
 8015006:	a904      	add	r1, sp, #16
 8015008:	4638      	mov	r0, r7
 801500a:	f7fc f9b9 	bl	8011380 <_printf_float>
 801500e:	1c42      	adds	r2, r0, #1
 8015010:	4606      	mov	r6, r0
 8015012:	d1d6      	bne.n	8014fc2 <_svfiprintf_r+0x176>
 8015014:	89ab      	ldrh	r3, [r5, #12]
 8015016:	065b      	lsls	r3, r3, #25
 8015018:	f53f af2c 	bmi.w	8014e74 <_svfiprintf_r+0x28>
 801501c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801501e:	b01d      	add	sp, #116	; 0x74
 8015020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015024:	ab03      	add	r3, sp, #12
 8015026:	9300      	str	r3, [sp, #0]
 8015028:	462a      	mov	r2, r5
 801502a:	4b06      	ldr	r3, [pc, #24]	; (8015044 <_svfiprintf_r+0x1f8>)
 801502c:	a904      	add	r1, sp, #16
 801502e:	4638      	mov	r0, r7
 8015030:	f7fc fc4a 	bl	80118c8 <_printf_i>
 8015034:	e7eb      	b.n	801500e <_svfiprintf_r+0x1c2>
 8015036:	bf00      	nop
 8015038:	08017d9c 	.word	0x08017d9c
 801503c:	08017da6 	.word	0x08017da6
 8015040:	08011381 	.word	0x08011381
 8015044:	08014d95 	.word	0x08014d95
 8015048:	08017da2 	.word	0x08017da2

0801504c <_sungetc_r>:
 801504c:	b538      	push	{r3, r4, r5, lr}
 801504e:	1c4b      	adds	r3, r1, #1
 8015050:	4614      	mov	r4, r2
 8015052:	d103      	bne.n	801505c <_sungetc_r+0x10>
 8015054:	f04f 35ff 	mov.w	r5, #4294967295
 8015058:	4628      	mov	r0, r5
 801505a:	bd38      	pop	{r3, r4, r5, pc}
 801505c:	8993      	ldrh	r3, [r2, #12]
 801505e:	f023 0320 	bic.w	r3, r3, #32
 8015062:	8193      	strh	r3, [r2, #12]
 8015064:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015066:	6852      	ldr	r2, [r2, #4]
 8015068:	b2cd      	uxtb	r5, r1
 801506a:	b18b      	cbz	r3, 8015090 <_sungetc_r+0x44>
 801506c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801506e:	4293      	cmp	r3, r2
 8015070:	dd08      	ble.n	8015084 <_sungetc_r+0x38>
 8015072:	6823      	ldr	r3, [r4, #0]
 8015074:	1e5a      	subs	r2, r3, #1
 8015076:	6022      	str	r2, [r4, #0]
 8015078:	f803 5c01 	strb.w	r5, [r3, #-1]
 801507c:	6863      	ldr	r3, [r4, #4]
 801507e:	3301      	adds	r3, #1
 8015080:	6063      	str	r3, [r4, #4]
 8015082:	e7e9      	b.n	8015058 <_sungetc_r+0xc>
 8015084:	4621      	mov	r1, r4
 8015086:	f000 fd3b 	bl	8015b00 <__submore>
 801508a:	2800      	cmp	r0, #0
 801508c:	d0f1      	beq.n	8015072 <_sungetc_r+0x26>
 801508e:	e7e1      	b.n	8015054 <_sungetc_r+0x8>
 8015090:	6921      	ldr	r1, [r4, #16]
 8015092:	6823      	ldr	r3, [r4, #0]
 8015094:	b151      	cbz	r1, 80150ac <_sungetc_r+0x60>
 8015096:	4299      	cmp	r1, r3
 8015098:	d208      	bcs.n	80150ac <_sungetc_r+0x60>
 801509a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801509e:	42a9      	cmp	r1, r5
 80150a0:	d104      	bne.n	80150ac <_sungetc_r+0x60>
 80150a2:	3b01      	subs	r3, #1
 80150a4:	3201      	adds	r2, #1
 80150a6:	6023      	str	r3, [r4, #0]
 80150a8:	6062      	str	r2, [r4, #4]
 80150aa:	e7d5      	b.n	8015058 <_sungetc_r+0xc>
 80150ac:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80150b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80150b4:	6363      	str	r3, [r4, #52]	; 0x34
 80150b6:	2303      	movs	r3, #3
 80150b8:	63a3      	str	r3, [r4, #56]	; 0x38
 80150ba:	4623      	mov	r3, r4
 80150bc:	f803 5f46 	strb.w	r5, [r3, #70]!
 80150c0:	6023      	str	r3, [r4, #0]
 80150c2:	2301      	movs	r3, #1
 80150c4:	e7dc      	b.n	8015080 <_sungetc_r+0x34>

080150c6 <__ssrefill_r>:
 80150c6:	b510      	push	{r4, lr}
 80150c8:	460c      	mov	r4, r1
 80150ca:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80150cc:	b169      	cbz	r1, 80150ea <__ssrefill_r+0x24>
 80150ce:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80150d2:	4299      	cmp	r1, r3
 80150d4:	d001      	beq.n	80150da <__ssrefill_r+0x14>
 80150d6:	f7fb ffd3 	bl	8011080 <_free_r>
 80150da:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80150dc:	6063      	str	r3, [r4, #4]
 80150de:	2000      	movs	r0, #0
 80150e0:	6360      	str	r0, [r4, #52]	; 0x34
 80150e2:	b113      	cbz	r3, 80150ea <__ssrefill_r+0x24>
 80150e4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80150e6:	6023      	str	r3, [r4, #0]
 80150e8:	bd10      	pop	{r4, pc}
 80150ea:	6923      	ldr	r3, [r4, #16]
 80150ec:	6023      	str	r3, [r4, #0]
 80150ee:	2300      	movs	r3, #0
 80150f0:	6063      	str	r3, [r4, #4]
 80150f2:	89a3      	ldrh	r3, [r4, #12]
 80150f4:	f043 0320 	orr.w	r3, r3, #32
 80150f8:	81a3      	strh	r3, [r4, #12]
 80150fa:	f04f 30ff 	mov.w	r0, #4294967295
 80150fe:	e7f3      	b.n	80150e8 <__ssrefill_r+0x22>

08015100 <__ssvfiscanf_r>:
 8015100:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015104:	460c      	mov	r4, r1
 8015106:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 801510a:	2100      	movs	r1, #0
 801510c:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8015110:	49a6      	ldr	r1, [pc, #664]	; (80153ac <__ssvfiscanf_r+0x2ac>)
 8015112:	91a0      	str	r1, [sp, #640]	; 0x280
 8015114:	f10d 0804 	add.w	r8, sp, #4
 8015118:	49a5      	ldr	r1, [pc, #660]	; (80153b0 <__ssvfiscanf_r+0x2b0>)
 801511a:	4fa6      	ldr	r7, [pc, #664]	; (80153b4 <__ssvfiscanf_r+0x2b4>)
 801511c:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80153b8 <__ssvfiscanf_r+0x2b8>
 8015120:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8015124:	4606      	mov	r6, r0
 8015126:	91a1      	str	r1, [sp, #644]	; 0x284
 8015128:	9300      	str	r3, [sp, #0]
 801512a:	7813      	ldrb	r3, [r2, #0]
 801512c:	2b00      	cmp	r3, #0
 801512e:	f000 815a 	beq.w	80153e6 <__ssvfiscanf_r+0x2e6>
 8015132:	5dd9      	ldrb	r1, [r3, r7]
 8015134:	f011 0108 	ands.w	r1, r1, #8
 8015138:	f102 0501 	add.w	r5, r2, #1
 801513c:	d019      	beq.n	8015172 <__ssvfiscanf_r+0x72>
 801513e:	6863      	ldr	r3, [r4, #4]
 8015140:	2b00      	cmp	r3, #0
 8015142:	dd0f      	ble.n	8015164 <__ssvfiscanf_r+0x64>
 8015144:	6823      	ldr	r3, [r4, #0]
 8015146:	781a      	ldrb	r2, [r3, #0]
 8015148:	5cba      	ldrb	r2, [r7, r2]
 801514a:	0712      	lsls	r2, r2, #28
 801514c:	d401      	bmi.n	8015152 <__ssvfiscanf_r+0x52>
 801514e:	462a      	mov	r2, r5
 8015150:	e7eb      	b.n	801512a <__ssvfiscanf_r+0x2a>
 8015152:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8015154:	3201      	adds	r2, #1
 8015156:	9245      	str	r2, [sp, #276]	; 0x114
 8015158:	6862      	ldr	r2, [r4, #4]
 801515a:	3301      	adds	r3, #1
 801515c:	3a01      	subs	r2, #1
 801515e:	6062      	str	r2, [r4, #4]
 8015160:	6023      	str	r3, [r4, #0]
 8015162:	e7ec      	b.n	801513e <__ssvfiscanf_r+0x3e>
 8015164:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8015166:	4621      	mov	r1, r4
 8015168:	4630      	mov	r0, r6
 801516a:	4798      	blx	r3
 801516c:	2800      	cmp	r0, #0
 801516e:	d0e9      	beq.n	8015144 <__ssvfiscanf_r+0x44>
 8015170:	e7ed      	b.n	801514e <__ssvfiscanf_r+0x4e>
 8015172:	2b25      	cmp	r3, #37	; 0x25
 8015174:	d012      	beq.n	801519c <__ssvfiscanf_r+0x9c>
 8015176:	469a      	mov	sl, r3
 8015178:	6863      	ldr	r3, [r4, #4]
 801517a:	2b00      	cmp	r3, #0
 801517c:	f340 8091 	ble.w	80152a2 <__ssvfiscanf_r+0x1a2>
 8015180:	6822      	ldr	r2, [r4, #0]
 8015182:	7813      	ldrb	r3, [r2, #0]
 8015184:	4553      	cmp	r3, sl
 8015186:	f040 812e 	bne.w	80153e6 <__ssvfiscanf_r+0x2e6>
 801518a:	6863      	ldr	r3, [r4, #4]
 801518c:	3b01      	subs	r3, #1
 801518e:	6063      	str	r3, [r4, #4]
 8015190:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8015192:	3201      	adds	r2, #1
 8015194:	3301      	adds	r3, #1
 8015196:	6022      	str	r2, [r4, #0]
 8015198:	9345      	str	r3, [sp, #276]	; 0x114
 801519a:	e7d8      	b.n	801514e <__ssvfiscanf_r+0x4e>
 801519c:	9141      	str	r1, [sp, #260]	; 0x104
 801519e:	9143      	str	r1, [sp, #268]	; 0x10c
 80151a0:	7853      	ldrb	r3, [r2, #1]
 80151a2:	2b2a      	cmp	r3, #42	; 0x2a
 80151a4:	bf02      	ittt	eq
 80151a6:	2310      	moveq	r3, #16
 80151a8:	1c95      	addeq	r5, r2, #2
 80151aa:	9341      	streq	r3, [sp, #260]	; 0x104
 80151ac:	220a      	movs	r2, #10
 80151ae:	46aa      	mov	sl, r5
 80151b0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80151b4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80151b8:	2b09      	cmp	r3, #9
 80151ba:	d91d      	bls.n	80151f8 <__ssvfiscanf_r+0xf8>
 80151bc:	487e      	ldr	r0, [pc, #504]	; (80153b8 <__ssvfiscanf_r+0x2b8>)
 80151be:	2203      	movs	r2, #3
 80151c0:	f7eb f83e 	bl	8000240 <memchr>
 80151c4:	b140      	cbz	r0, 80151d8 <__ssvfiscanf_r+0xd8>
 80151c6:	2301      	movs	r3, #1
 80151c8:	eba0 0009 	sub.w	r0, r0, r9
 80151cc:	fa03 f000 	lsl.w	r0, r3, r0
 80151d0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80151d2:	4318      	orrs	r0, r3
 80151d4:	9041      	str	r0, [sp, #260]	; 0x104
 80151d6:	4655      	mov	r5, sl
 80151d8:	f815 3b01 	ldrb.w	r3, [r5], #1
 80151dc:	2b78      	cmp	r3, #120	; 0x78
 80151de:	d806      	bhi.n	80151ee <__ssvfiscanf_r+0xee>
 80151e0:	2b57      	cmp	r3, #87	; 0x57
 80151e2:	d810      	bhi.n	8015206 <__ssvfiscanf_r+0x106>
 80151e4:	2b25      	cmp	r3, #37	; 0x25
 80151e6:	d0c6      	beq.n	8015176 <__ssvfiscanf_r+0x76>
 80151e8:	d856      	bhi.n	8015298 <__ssvfiscanf_r+0x198>
 80151ea:	2b00      	cmp	r3, #0
 80151ec:	d064      	beq.n	80152b8 <__ssvfiscanf_r+0x1b8>
 80151ee:	2303      	movs	r3, #3
 80151f0:	9347      	str	r3, [sp, #284]	; 0x11c
 80151f2:	230a      	movs	r3, #10
 80151f4:	9342      	str	r3, [sp, #264]	; 0x108
 80151f6:	e071      	b.n	80152dc <__ssvfiscanf_r+0x1dc>
 80151f8:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80151fa:	fb02 1103 	mla	r1, r2, r3, r1
 80151fe:	3930      	subs	r1, #48	; 0x30
 8015200:	9143      	str	r1, [sp, #268]	; 0x10c
 8015202:	4655      	mov	r5, sl
 8015204:	e7d3      	b.n	80151ae <__ssvfiscanf_r+0xae>
 8015206:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801520a:	2a20      	cmp	r2, #32
 801520c:	d8ef      	bhi.n	80151ee <__ssvfiscanf_r+0xee>
 801520e:	a101      	add	r1, pc, #4	; (adr r1, 8015214 <__ssvfiscanf_r+0x114>)
 8015210:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8015214:	080152c7 	.word	0x080152c7
 8015218:	080151ef 	.word	0x080151ef
 801521c:	080151ef 	.word	0x080151ef
 8015220:	08015325 	.word	0x08015325
 8015224:	080151ef 	.word	0x080151ef
 8015228:	080151ef 	.word	0x080151ef
 801522c:	080151ef 	.word	0x080151ef
 8015230:	080151ef 	.word	0x080151ef
 8015234:	080151ef 	.word	0x080151ef
 8015238:	080151ef 	.word	0x080151ef
 801523c:	080151ef 	.word	0x080151ef
 8015240:	0801533b 	.word	0x0801533b
 8015244:	08015311 	.word	0x08015311
 8015248:	0801529f 	.word	0x0801529f
 801524c:	0801529f 	.word	0x0801529f
 8015250:	0801529f 	.word	0x0801529f
 8015254:	080151ef 	.word	0x080151ef
 8015258:	08015315 	.word	0x08015315
 801525c:	080151ef 	.word	0x080151ef
 8015260:	080151ef 	.word	0x080151ef
 8015264:	080151ef 	.word	0x080151ef
 8015268:	080151ef 	.word	0x080151ef
 801526c:	0801534b 	.word	0x0801534b
 8015270:	0801531d 	.word	0x0801531d
 8015274:	080152bf 	.word	0x080152bf
 8015278:	080151ef 	.word	0x080151ef
 801527c:	080151ef 	.word	0x080151ef
 8015280:	08015347 	.word	0x08015347
 8015284:	080151ef 	.word	0x080151ef
 8015288:	08015311 	.word	0x08015311
 801528c:	080151ef 	.word	0x080151ef
 8015290:	080151ef 	.word	0x080151ef
 8015294:	080152c7 	.word	0x080152c7
 8015298:	3b45      	subs	r3, #69	; 0x45
 801529a:	2b02      	cmp	r3, #2
 801529c:	d8a7      	bhi.n	80151ee <__ssvfiscanf_r+0xee>
 801529e:	2305      	movs	r3, #5
 80152a0:	e01b      	b.n	80152da <__ssvfiscanf_r+0x1da>
 80152a2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80152a4:	4621      	mov	r1, r4
 80152a6:	4630      	mov	r0, r6
 80152a8:	4798      	blx	r3
 80152aa:	2800      	cmp	r0, #0
 80152ac:	f43f af68 	beq.w	8015180 <__ssvfiscanf_r+0x80>
 80152b0:	9844      	ldr	r0, [sp, #272]	; 0x110
 80152b2:	2800      	cmp	r0, #0
 80152b4:	f040 808d 	bne.w	80153d2 <__ssvfiscanf_r+0x2d2>
 80152b8:	f04f 30ff 	mov.w	r0, #4294967295
 80152bc:	e08f      	b.n	80153de <__ssvfiscanf_r+0x2de>
 80152be:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80152c0:	f042 0220 	orr.w	r2, r2, #32
 80152c4:	9241      	str	r2, [sp, #260]	; 0x104
 80152c6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80152c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80152cc:	9241      	str	r2, [sp, #260]	; 0x104
 80152ce:	2210      	movs	r2, #16
 80152d0:	2b6f      	cmp	r3, #111	; 0x6f
 80152d2:	9242      	str	r2, [sp, #264]	; 0x108
 80152d4:	bf34      	ite	cc
 80152d6:	2303      	movcc	r3, #3
 80152d8:	2304      	movcs	r3, #4
 80152da:	9347      	str	r3, [sp, #284]	; 0x11c
 80152dc:	6863      	ldr	r3, [r4, #4]
 80152de:	2b00      	cmp	r3, #0
 80152e0:	dd42      	ble.n	8015368 <__ssvfiscanf_r+0x268>
 80152e2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80152e4:	0659      	lsls	r1, r3, #25
 80152e6:	d404      	bmi.n	80152f2 <__ssvfiscanf_r+0x1f2>
 80152e8:	6823      	ldr	r3, [r4, #0]
 80152ea:	781a      	ldrb	r2, [r3, #0]
 80152ec:	5cba      	ldrb	r2, [r7, r2]
 80152ee:	0712      	lsls	r2, r2, #28
 80152f0:	d441      	bmi.n	8015376 <__ssvfiscanf_r+0x276>
 80152f2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80152f4:	2b02      	cmp	r3, #2
 80152f6:	dc50      	bgt.n	801539a <__ssvfiscanf_r+0x29a>
 80152f8:	466b      	mov	r3, sp
 80152fa:	4622      	mov	r2, r4
 80152fc:	a941      	add	r1, sp, #260	; 0x104
 80152fe:	4630      	mov	r0, r6
 8015300:	f000 f9d0 	bl	80156a4 <_scanf_chars>
 8015304:	2801      	cmp	r0, #1
 8015306:	d06e      	beq.n	80153e6 <__ssvfiscanf_r+0x2e6>
 8015308:	2802      	cmp	r0, #2
 801530a:	f47f af20 	bne.w	801514e <__ssvfiscanf_r+0x4e>
 801530e:	e7cf      	b.n	80152b0 <__ssvfiscanf_r+0x1b0>
 8015310:	220a      	movs	r2, #10
 8015312:	e7dd      	b.n	80152d0 <__ssvfiscanf_r+0x1d0>
 8015314:	2300      	movs	r3, #0
 8015316:	9342      	str	r3, [sp, #264]	; 0x108
 8015318:	2303      	movs	r3, #3
 801531a:	e7de      	b.n	80152da <__ssvfiscanf_r+0x1da>
 801531c:	2308      	movs	r3, #8
 801531e:	9342      	str	r3, [sp, #264]	; 0x108
 8015320:	2304      	movs	r3, #4
 8015322:	e7da      	b.n	80152da <__ssvfiscanf_r+0x1da>
 8015324:	4629      	mov	r1, r5
 8015326:	4640      	mov	r0, r8
 8015328:	f000 fb2a 	bl	8015980 <__sccl>
 801532c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801532e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015332:	9341      	str	r3, [sp, #260]	; 0x104
 8015334:	4605      	mov	r5, r0
 8015336:	2301      	movs	r3, #1
 8015338:	e7cf      	b.n	80152da <__ssvfiscanf_r+0x1da>
 801533a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801533c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015340:	9341      	str	r3, [sp, #260]	; 0x104
 8015342:	2300      	movs	r3, #0
 8015344:	e7c9      	b.n	80152da <__ssvfiscanf_r+0x1da>
 8015346:	2302      	movs	r3, #2
 8015348:	e7c7      	b.n	80152da <__ssvfiscanf_r+0x1da>
 801534a:	9841      	ldr	r0, [sp, #260]	; 0x104
 801534c:	06c3      	lsls	r3, r0, #27
 801534e:	f53f aefe 	bmi.w	801514e <__ssvfiscanf_r+0x4e>
 8015352:	9b00      	ldr	r3, [sp, #0]
 8015354:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8015356:	1d19      	adds	r1, r3, #4
 8015358:	9100      	str	r1, [sp, #0]
 801535a:	681b      	ldr	r3, [r3, #0]
 801535c:	f010 0f01 	tst.w	r0, #1
 8015360:	bf14      	ite	ne
 8015362:	801a      	strhne	r2, [r3, #0]
 8015364:	601a      	streq	r2, [r3, #0]
 8015366:	e6f2      	b.n	801514e <__ssvfiscanf_r+0x4e>
 8015368:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801536a:	4621      	mov	r1, r4
 801536c:	4630      	mov	r0, r6
 801536e:	4798      	blx	r3
 8015370:	2800      	cmp	r0, #0
 8015372:	d0b6      	beq.n	80152e2 <__ssvfiscanf_r+0x1e2>
 8015374:	e79c      	b.n	80152b0 <__ssvfiscanf_r+0x1b0>
 8015376:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8015378:	3201      	adds	r2, #1
 801537a:	9245      	str	r2, [sp, #276]	; 0x114
 801537c:	6862      	ldr	r2, [r4, #4]
 801537e:	3a01      	subs	r2, #1
 8015380:	2a00      	cmp	r2, #0
 8015382:	6062      	str	r2, [r4, #4]
 8015384:	dd02      	ble.n	801538c <__ssvfiscanf_r+0x28c>
 8015386:	3301      	adds	r3, #1
 8015388:	6023      	str	r3, [r4, #0]
 801538a:	e7ad      	b.n	80152e8 <__ssvfiscanf_r+0x1e8>
 801538c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801538e:	4621      	mov	r1, r4
 8015390:	4630      	mov	r0, r6
 8015392:	4798      	blx	r3
 8015394:	2800      	cmp	r0, #0
 8015396:	d0a7      	beq.n	80152e8 <__ssvfiscanf_r+0x1e8>
 8015398:	e78a      	b.n	80152b0 <__ssvfiscanf_r+0x1b0>
 801539a:	2b04      	cmp	r3, #4
 801539c:	dc0e      	bgt.n	80153bc <__ssvfiscanf_r+0x2bc>
 801539e:	466b      	mov	r3, sp
 80153a0:	4622      	mov	r2, r4
 80153a2:	a941      	add	r1, sp, #260	; 0x104
 80153a4:	4630      	mov	r0, r6
 80153a6:	f000 f9d7 	bl	8015758 <_scanf_i>
 80153aa:	e7ab      	b.n	8015304 <__ssvfiscanf_r+0x204>
 80153ac:	0801504d 	.word	0x0801504d
 80153b0:	080150c7 	.word	0x080150c7
 80153b4:	08017a51 	.word	0x08017a51
 80153b8:	08017da2 	.word	0x08017da2
 80153bc:	4b0b      	ldr	r3, [pc, #44]	; (80153ec <__ssvfiscanf_r+0x2ec>)
 80153be:	2b00      	cmp	r3, #0
 80153c0:	f43f aec5 	beq.w	801514e <__ssvfiscanf_r+0x4e>
 80153c4:	466b      	mov	r3, sp
 80153c6:	4622      	mov	r2, r4
 80153c8:	a941      	add	r1, sp, #260	; 0x104
 80153ca:	4630      	mov	r0, r6
 80153cc:	f7fc fba2 	bl	8011b14 <_scanf_float>
 80153d0:	e798      	b.n	8015304 <__ssvfiscanf_r+0x204>
 80153d2:	89a3      	ldrh	r3, [r4, #12]
 80153d4:	f013 0f40 	tst.w	r3, #64	; 0x40
 80153d8:	bf18      	it	ne
 80153da:	f04f 30ff 	movne.w	r0, #4294967295
 80153de:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80153e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80153e6:	9844      	ldr	r0, [sp, #272]	; 0x110
 80153e8:	e7f9      	b.n	80153de <__ssvfiscanf_r+0x2de>
 80153ea:	bf00      	nop
 80153ec:	08011b15 	.word	0x08011b15

080153f0 <__sfputc_r>:
 80153f0:	6893      	ldr	r3, [r2, #8]
 80153f2:	3b01      	subs	r3, #1
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	b410      	push	{r4}
 80153f8:	6093      	str	r3, [r2, #8]
 80153fa:	da08      	bge.n	801540e <__sfputc_r+0x1e>
 80153fc:	6994      	ldr	r4, [r2, #24]
 80153fe:	42a3      	cmp	r3, r4
 8015400:	db01      	blt.n	8015406 <__sfputc_r+0x16>
 8015402:	290a      	cmp	r1, #10
 8015404:	d103      	bne.n	801540e <__sfputc_r+0x1e>
 8015406:	f85d 4b04 	ldr.w	r4, [sp], #4
 801540a:	f000 bbb3 	b.w	8015b74 <__swbuf_r>
 801540e:	6813      	ldr	r3, [r2, #0]
 8015410:	1c58      	adds	r0, r3, #1
 8015412:	6010      	str	r0, [r2, #0]
 8015414:	7019      	strb	r1, [r3, #0]
 8015416:	4608      	mov	r0, r1
 8015418:	f85d 4b04 	ldr.w	r4, [sp], #4
 801541c:	4770      	bx	lr

0801541e <__sfputs_r>:
 801541e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015420:	4606      	mov	r6, r0
 8015422:	460f      	mov	r7, r1
 8015424:	4614      	mov	r4, r2
 8015426:	18d5      	adds	r5, r2, r3
 8015428:	42ac      	cmp	r4, r5
 801542a:	d101      	bne.n	8015430 <__sfputs_r+0x12>
 801542c:	2000      	movs	r0, #0
 801542e:	e007      	b.n	8015440 <__sfputs_r+0x22>
 8015430:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015434:	463a      	mov	r2, r7
 8015436:	4630      	mov	r0, r6
 8015438:	f7ff ffda 	bl	80153f0 <__sfputc_r>
 801543c:	1c43      	adds	r3, r0, #1
 801543e:	d1f3      	bne.n	8015428 <__sfputs_r+0xa>
 8015440:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015444 <_vfiprintf_r>:
 8015444:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015448:	460d      	mov	r5, r1
 801544a:	b09d      	sub	sp, #116	; 0x74
 801544c:	4614      	mov	r4, r2
 801544e:	4698      	mov	r8, r3
 8015450:	4606      	mov	r6, r0
 8015452:	b118      	cbz	r0, 801545c <_vfiprintf_r+0x18>
 8015454:	6983      	ldr	r3, [r0, #24]
 8015456:	b90b      	cbnz	r3, 801545c <_vfiprintf_r+0x18>
 8015458:	f000 fd7c 	bl	8015f54 <__sinit>
 801545c:	4b89      	ldr	r3, [pc, #548]	; (8015684 <_vfiprintf_r+0x240>)
 801545e:	429d      	cmp	r5, r3
 8015460:	d11b      	bne.n	801549a <_vfiprintf_r+0x56>
 8015462:	6875      	ldr	r5, [r6, #4]
 8015464:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015466:	07d9      	lsls	r1, r3, #31
 8015468:	d405      	bmi.n	8015476 <_vfiprintf_r+0x32>
 801546a:	89ab      	ldrh	r3, [r5, #12]
 801546c:	059a      	lsls	r2, r3, #22
 801546e:	d402      	bmi.n	8015476 <_vfiprintf_r+0x32>
 8015470:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015472:	f000 fe0d 	bl	8016090 <__retarget_lock_acquire_recursive>
 8015476:	89ab      	ldrh	r3, [r5, #12]
 8015478:	071b      	lsls	r3, r3, #28
 801547a:	d501      	bpl.n	8015480 <_vfiprintf_r+0x3c>
 801547c:	692b      	ldr	r3, [r5, #16]
 801547e:	b9eb      	cbnz	r3, 80154bc <_vfiprintf_r+0x78>
 8015480:	4629      	mov	r1, r5
 8015482:	4630      	mov	r0, r6
 8015484:	f000 fbd6 	bl	8015c34 <__swsetup_r>
 8015488:	b1c0      	cbz	r0, 80154bc <_vfiprintf_r+0x78>
 801548a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801548c:	07dc      	lsls	r4, r3, #31
 801548e:	d50e      	bpl.n	80154ae <_vfiprintf_r+0x6a>
 8015490:	f04f 30ff 	mov.w	r0, #4294967295
 8015494:	b01d      	add	sp, #116	; 0x74
 8015496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801549a:	4b7b      	ldr	r3, [pc, #492]	; (8015688 <_vfiprintf_r+0x244>)
 801549c:	429d      	cmp	r5, r3
 801549e:	d101      	bne.n	80154a4 <_vfiprintf_r+0x60>
 80154a0:	68b5      	ldr	r5, [r6, #8]
 80154a2:	e7df      	b.n	8015464 <_vfiprintf_r+0x20>
 80154a4:	4b79      	ldr	r3, [pc, #484]	; (801568c <_vfiprintf_r+0x248>)
 80154a6:	429d      	cmp	r5, r3
 80154a8:	bf08      	it	eq
 80154aa:	68f5      	ldreq	r5, [r6, #12]
 80154ac:	e7da      	b.n	8015464 <_vfiprintf_r+0x20>
 80154ae:	89ab      	ldrh	r3, [r5, #12]
 80154b0:	0598      	lsls	r0, r3, #22
 80154b2:	d4ed      	bmi.n	8015490 <_vfiprintf_r+0x4c>
 80154b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80154b6:	f000 fdec 	bl	8016092 <__retarget_lock_release_recursive>
 80154ba:	e7e9      	b.n	8015490 <_vfiprintf_r+0x4c>
 80154bc:	2300      	movs	r3, #0
 80154be:	9309      	str	r3, [sp, #36]	; 0x24
 80154c0:	2320      	movs	r3, #32
 80154c2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80154c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80154ca:	2330      	movs	r3, #48	; 0x30
 80154cc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8015690 <_vfiprintf_r+0x24c>
 80154d0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80154d4:	f04f 0901 	mov.w	r9, #1
 80154d8:	4623      	mov	r3, r4
 80154da:	469a      	mov	sl, r3
 80154dc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80154e0:	b10a      	cbz	r2, 80154e6 <_vfiprintf_r+0xa2>
 80154e2:	2a25      	cmp	r2, #37	; 0x25
 80154e4:	d1f9      	bne.n	80154da <_vfiprintf_r+0x96>
 80154e6:	ebba 0b04 	subs.w	fp, sl, r4
 80154ea:	d00b      	beq.n	8015504 <_vfiprintf_r+0xc0>
 80154ec:	465b      	mov	r3, fp
 80154ee:	4622      	mov	r2, r4
 80154f0:	4629      	mov	r1, r5
 80154f2:	4630      	mov	r0, r6
 80154f4:	f7ff ff93 	bl	801541e <__sfputs_r>
 80154f8:	3001      	adds	r0, #1
 80154fa:	f000 80aa 	beq.w	8015652 <_vfiprintf_r+0x20e>
 80154fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015500:	445a      	add	r2, fp
 8015502:	9209      	str	r2, [sp, #36]	; 0x24
 8015504:	f89a 3000 	ldrb.w	r3, [sl]
 8015508:	2b00      	cmp	r3, #0
 801550a:	f000 80a2 	beq.w	8015652 <_vfiprintf_r+0x20e>
 801550e:	2300      	movs	r3, #0
 8015510:	f04f 32ff 	mov.w	r2, #4294967295
 8015514:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015518:	f10a 0a01 	add.w	sl, sl, #1
 801551c:	9304      	str	r3, [sp, #16]
 801551e:	9307      	str	r3, [sp, #28]
 8015520:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015524:	931a      	str	r3, [sp, #104]	; 0x68
 8015526:	4654      	mov	r4, sl
 8015528:	2205      	movs	r2, #5
 801552a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801552e:	4858      	ldr	r0, [pc, #352]	; (8015690 <_vfiprintf_r+0x24c>)
 8015530:	f7ea fe86 	bl	8000240 <memchr>
 8015534:	9a04      	ldr	r2, [sp, #16]
 8015536:	b9d8      	cbnz	r0, 8015570 <_vfiprintf_r+0x12c>
 8015538:	06d1      	lsls	r1, r2, #27
 801553a:	bf44      	itt	mi
 801553c:	2320      	movmi	r3, #32
 801553e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015542:	0713      	lsls	r3, r2, #28
 8015544:	bf44      	itt	mi
 8015546:	232b      	movmi	r3, #43	; 0x2b
 8015548:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801554c:	f89a 3000 	ldrb.w	r3, [sl]
 8015550:	2b2a      	cmp	r3, #42	; 0x2a
 8015552:	d015      	beq.n	8015580 <_vfiprintf_r+0x13c>
 8015554:	9a07      	ldr	r2, [sp, #28]
 8015556:	4654      	mov	r4, sl
 8015558:	2000      	movs	r0, #0
 801555a:	f04f 0c0a 	mov.w	ip, #10
 801555e:	4621      	mov	r1, r4
 8015560:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015564:	3b30      	subs	r3, #48	; 0x30
 8015566:	2b09      	cmp	r3, #9
 8015568:	d94e      	bls.n	8015608 <_vfiprintf_r+0x1c4>
 801556a:	b1b0      	cbz	r0, 801559a <_vfiprintf_r+0x156>
 801556c:	9207      	str	r2, [sp, #28]
 801556e:	e014      	b.n	801559a <_vfiprintf_r+0x156>
 8015570:	eba0 0308 	sub.w	r3, r0, r8
 8015574:	fa09 f303 	lsl.w	r3, r9, r3
 8015578:	4313      	orrs	r3, r2
 801557a:	9304      	str	r3, [sp, #16]
 801557c:	46a2      	mov	sl, r4
 801557e:	e7d2      	b.n	8015526 <_vfiprintf_r+0xe2>
 8015580:	9b03      	ldr	r3, [sp, #12]
 8015582:	1d19      	adds	r1, r3, #4
 8015584:	681b      	ldr	r3, [r3, #0]
 8015586:	9103      	str	r1, [sp, #12]
 8015588:	2b00      	cmp	r3, #0
 801558a:	bfbb      	ittet	lt
 801558c:	425b      	neglt	r3, r3
 801558e:	f042 0202 	orrlt.w	r2, r2, #2
 8015592:	9307      	strge	r3, [sp, #28]
 8015594:	9307      	strlt	r3, [sp, #28]
 8015596:	bfb8      	it	lt
 8015598:	9204      	strlt	r2, [sp, #16]
 801559a:	7823      	ldrb	r3, [r4, #0]
 801559c:	2b2e      	cmp	r3, #46	; 0x2e
 801559e:	d10c      	bne.n	80155ba <_vfiprintf_r+0x176>
 80155a0:	7863      	ldrb	r3, [r4, #1]
 80155a2:	2b2a      	cmp	r3, #42	; 0x2a
 80155a4:	d135      	bne.n	8015612 <_vfiprintf_r+0x1ce>
 80155a6:	9b03      	ldr	r3, [sp, #12]
 80155a8:	1d1a      	adds	r2, r3, #4
 80155aa:	681b      	ldr	r3, [r3, #0]
 80155ac:	9203      	str	r2, [sp, #12]
 80155ae:	2b00      	cmp	r3, #0
 80155b0:	bfb8      	it	lt
 80155b2:	f04f 33ff 	movlt.w	r3, #4294967295
 80155b6:	3402      	adds	r4, #2
 80155b8:	9305      	str	r3, [sp, #20]
 80155ba:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80156a0 <_vfiprintf_r+0x25c>
 80155be:	7821      	ldrb	r1, [r4, #0]
 80155c0:	2203      	movs	r2, #3
 80155c2:	4650      	mov	r0, sl
 80155c4:	f7ea fe3c 	bl	8000240 <memchr>
 80155c8:	b140      	cbz	r0, 80155dc <_vfiprintf_r+0x198>
 80155ca:	2340      	movs	r3, #64	; 0x40
 80155cc:	eba0 000a 	sub.w	r0, r0, sl
 80155d0:	fa03 f000 	lsl.w	r0, r3, r0
 80155d4:	9b04      	ldr	r3, [sp, #16]
 80155d6:	4303      	orrs	r3, r0
 80155d8:	3401      	adds	r4, #1
 80155da:	9304      	str	r3, [sp, #16]
 80155dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80155e0:	482c      	ldr	r0, [pc, #176]	; (8015694 <_vfiprintf_r+0x250>)
 80155e2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80155e6:	2206      	movs	r2, #6
 80155e8:	f7ea fe2a 	bl	8000240 <memchr>
 80155ec:	2800      	cmp	r0, #0
 80155ee:	d03f      	beq.n	8015670 <_vfiprintf_r+0x22c>
 80155f0:	4b29      	ldr	r3, [pc, #164]	; (8015698 <_vfiprintf_r+0x254>)
 80155f2:	bb1b      	cbnz	r3, 801563c <_vfiprintf_r+0x1f8>
 80155f4:	9b03      	ldr	r3, [sp, #12]
 80155f6:	3307      	adds	r3, #7
 80155f8:	f023 0307 	bic.w	r3, r3, #7
 80155fc:	3308      	adds	r3, #8
 80155fe:	9303      	str	r3, [sp, #12]
 8015600:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015602:	443b      	add	r3, r7
 8015604:	9309      	str	r3, [sp, #36]	; 0x24
 8015606:	e767      	b.n	80154d8 <_vfiprintf_r+0x94>
 8015608:	fb0c 3202 	mla	r2, ip, r2, r3
 801560c:	460c      	mov	r4, r1
 801560e:	2001      	movs	r0, #1
 8015610:	e7a5      	b.n	801555e <_vfiprintf_r+0x11a>
 8015612:	2300      	movs	r3, #0
 8015614:	3401      	adds	r4, #1
 8015616:	9305      	str	r3, [sp, #20]
 8015618:	4619      	mov	r1, r3
 801561a:	f04f 0c0a 	mov.w	ip, #10
 801561e:	4620      	mov	r0, r4
 8015620:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015624:	3a30      	subs	r2, #48	; 0x30
 8015626:	2a09      	cmp	r2, #9
 8015628:	d903      	bls.n	8015632 <_vfiprintf_r+0x1ee>
 801562a:	2b00      	cmp	r3, #0
 801562c:	d0c5      	beq.n	80155ba <_vfiprintf_r+0x176>
 801562e:	9105      	str	r1, [sp, #20]
 8015630:	e7c3      	b.n	80155ba <_vfiprintf_r+0x176>
 8015632:	fb0c 2101 	mla	r1, ip, r1, r2
 8015636:	4604      	mov	r4, r0
 8015638:	2301      	movs	r3, #1
 801563a:	e7f0      	b.n	801561e <_vfiprintf_r+0x1da>
 801563c:	ab03      	add	r3, sp, #12
 801563e:	9300      	str	r3, [sp, #0]
 8015640:	462a      	mov	r2, r5
 8015642:	4b16      	ldr	r3, [pc, #88]	; (801569c <_vfiprintf_r+0x258>)
 8015644:	a904      	add	r1, sp, #16
 8015646:	4630      	mov	r0, r6
 8015648:	f7fb fe9a 	bl	8011380 <_printf_float>
 801564c:	4607      	mov	r7, r0
 801564e:	1c78      	adds	r0, r7, #1
 8015650:	d1d6      	bne.n	8015600 <_vfiprintf_r+0x1bc>
 8015652:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8015654:	07d9      	lsls	r1, r3, #31
 8015656:	d405      	bmi.n	8015664 <_vfiprintf_r+0x220>
 8015658:	89ab      	ldrh	r3, [r5, #12]
 801565a:	059a      	lsls	r2, r3, #22
 801565c:	d402      	bmi.n	8015664 <_vfiprintf_r+0x220>
 801565e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8015660:	f000 fd17 	bl	8016092 <__retarget_lock_release_recursive>
 8015664:	89ab      	ldrh	r3, [r5, #12]
 8015666:	065b      	lsls	r3, r3, #25
 8015668:	f53f af12 	bmi.w	8015490 <_vfiprintf_r+0x4c>
 801566c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801566e:	e711      	b.n	8015494 <_vfiprintf_r+0x50>
 8015670:	ab03      	add	r3, sp, #12
 8015672:	9300      	str	r3, [sp, #0]
 8015674:	462a      	mov	r2, r5
 8015676:	4b09      	ldr	r3, [pc, #36]	; (801569c <_vfiprintf_r+0x258>)
 8015678:	a904      	add	r1, sp, #16
 801567a:	4630      	mov	r0, r6
 801567c:	f7fc f924 	bl	80118c8 <_printf_i>
 8015680:	e7e4      	b.n	801564c <_vfiprintf_r+0x208>
 8015682:	bf00      	nop
 8015684:	08017de8 	.word	0x08017de8
 8015688:	08017e08 	.word	0x08017e08
 801568c:	08017dc8 	.word	0x08017dc8
 8015690:	08017d9c 	.word	0x08017d9c
 8015694:	08017da6 	.word	0x08017da6
 8015698:	08011381 	.word	0x08011381
 801569c:	0801541f 	.word	0x0801541f
 80156a0:	08017da2 	.word	0x08017da2

080156a4 <_scanf_chars>:
 80156a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80156a8:	4615      	mov	r5, r2
 80156aa:	688a      	ldr	r2, [r1, #8]
 80156ac:	4680      	mov	r8, r0
 80156ae:	460c      	mov	r4, r1
 80156b0:	b932      	cbnz	r2, 80156c0 <_scanf_chars+0x1c>
 80156b2:	698a      	ldr	r2, [r1, #24]
 80156b4:	2a00      	cmp	r2, #0
 80156b6:	bf0c      	ite	eq
 80156b8:	2201      	moveq	r2, #1
 80156ba:	f04f 32ff 	movne.w	r2, #4294967295
 80156be:	608a      	str	r2, [r1, #8]
 80156c0:	6822      	ldr	r2, [r4, #0]
 80156c2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8015754 <_scanf_chars+0xb0>
 80156c6:	06d1      	lsls	r1, r2, #27
 80156c8:	bf5f      	itttt	pl
 80156ca:	681a      	ldrpl	r2, [r3, #0]
 80156cc:	1d11      	addpl	r1, r2, #4
 80156ce:	6019      	strpl	r1, [r3, #0]
 80156d0:	6816      	ldrpl	r6, [r2, #0]
 80156d2:	2700      	movs	r7, #0
 80156d4:	69a0      	ldr	r0, [r4, #24]
 80156d6:	b188      	cbz	r0, 80156fc <_scanf_chars+0x58>
 80156d8:	2801      	cmp	r0, #1
 80156da:	d107      	bne.n	80156ec <_scanf_chars+0x48>
 80156dc:	682a      	ldr	r2, [r5, #0]
 80156de:	7811      	ldrb	r1, [r2, #0]
 80156e0:	6962      	ldr	r2, [r4, #20]
 80156e2:	5c52      	ldrb	r2, [r2, r1]
 80156e4:	b952      	cbnz	r2, 80156fc <_scanf_chars+0x58>
 80156e6:	2f00      	cmp	r7, #0
 80156e8:	d031      	beq.n	801574e <_scanf_chars+0xaa>
 80156ea:	e022      	b.n	8015732 <_scanf_chars+0x8e>
 80156ec:	2802      	cmp	r0, #2
 80156ee:	d120      	bne.n	8015732 <_scanf_chars+0x8e>
 80156f0:	682b      	ldr	r3, [r5, #0]
 80156f2:	781b      	ldrb	r3, [r3, #0]
 80156f4:	f813 3009 	ldrb.w	r3, [r3, r9]
 80156f8:	071b      	lsls	r3, r3, #28
 80156fa:	d41a      	bmi.n	8015732 <_scanf_chars+0x8e>
 80156fc:	6823      	ldr	r3, [r4, #0]
 80156fe:	06da      	lsls	r2, r3, #27
 8015700:	bf5e      	ittt	pl
 8015702:	682b      	ldrpl	r3, [r5, #0]
 8015704:	781b      	ldrbpl	r3, [r3, #0]
 8015706:	f806 3b01 	strbpl.w	r3, [r6], #1
 801570a:	682a      	ldr	r2, [r5, #0]
 801570c:	686b      	ldr	r3, [r5, #4]
 801570e:	3201      	adds	r2, #1
 8015710:	602a      	str	r2, [r5, #0]
 8015712:	68a2      	ldr	r2, [r4, #8]
 8015714:	3b01      	subs	r3, #1
 8015716:	3a01      	subs	r2, #1
 8015718:	606b      	str	r3, [r5, #4]
 801571a:	3701      	adds	r7, #1
 801571c:	60a2      	str	r2, [r4, #8]
 801571e:	b142      	cbz	r2, 8015732 <_scanf_chars+0x8e>
 8015720:	2b00      	cmp	r3, #0
 8015722:	dcd7      	bgt.n	80156d4 <_scanf_chars+0x30>
 8015724:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8015728:	4629      	mov	r1, r5
 801572a:	4640      	mov	r0, r8
 801572c:	4798      	blx	r3
 801572e:	2800      	cmp	r0, #0
 8015730:	d0d0      	beq.n	80156d4 <_scanf_chars+0x30>
 8015732:	6823      	ldr	r3, [r4, #0]
 8015734:	f013 0310 	ands.w	r3, r3, #16
 8015738:	d105      	bne.n	8015746 <_scanf_chars+0xa2>
 801573a:	68e2      	ldr	r2, [r4, #12]
 801573c:	3201      	adds	r2, #1
 801573e:	60e2      	str	r2, [r4, #12]
 8015740:	69a2      	ldr	r2, [r4, #24]
 8015742:	b102      	cbz	r2, 8015746 <_scanf_chars+0xa2>
 8015744:	7033      	strb	r3, [r6, #0]
 8015746:	6923      	ldr	r3, [r4, #16]
 8015748:	443b      	add	r3, r7
 801574a:	6123      	str	r3, [r4, #16]
 801574c:	2000      	movs	r0, #0
 801574e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015752:	bf00      	nop
 8015754:	08017a51 	.word	0x08017a51

08015758 <_scanf_i>:
 8015758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801575c:	4698      	mov	r8, r3
 801575e:	4b76      	ldr	r3, [pc, #472]	; (8015938 <_scanf_i+0x1e0>)
 8015760:	460c      	mov	r4, r1
 8015762:	4682      	mov	sl, r0
 8015764:	4616      	mov	r6, r2
 8015766:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801576a:	b087      	sub	sp, #28
 801576c:	ab03      	add	r3, sp, #12
 801576e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8015772:	4b72      	ldr	r3, [pc, #456]	; (801593c <_scanf_i+0x1e4>)
 8015774:	69a1      	ldr	r1, [r4, #24]
 8015776:	4a72      	ldr	r2, [pc, #456]	; (8015940 <_scanf_i+0x1e8>)
 8015778:	2903      	cmp	r1, #3
 801577a:	bf18      	it	ne
 801577c:	461a      	movne	r2, r3
 801577e:	68a3      	ldr	r3, [r4, #8]
 8015780:	9201      	str	r2, [sp, #4]
 8015782:	1e5a      	subs	r2, r3, #1
 8015784:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8015788:	bf88      	it	hi
 801578a:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801578e:	4627      	mov	r7, r4
 8015790:	bf82      	ittt	hi
 8015792:	eb03 0905 	addhi.w	r9, r3, r5
 8015796:	f240 135d 	movwhi	r3, #349	; 0x15d
 801579a:	60a3      	strhi	r3, [r4, #8]
 801579c:	f857 3b1c 	ldr.w	r3, [r7], #28
 80157a0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80157a4:	bf98      	it	ls
 80157a6:	f04f 0900 	movls.w	r9, #0
 80157aa:	6023      	str	r3, [r4, #0]
 80157ac:	463d      	mov	r5, r7
 80157ae:	f04f 0b00 	mov.w	fp, #0
 80157b2:	6831      	ldr	r1, [r6, #0]
 80157b4:	ab03      	add	r3, sp, #12
 80157b6:	7809      	ldrb	r1, [r1, #0]
 80157b8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80157bc:	2202      	movs	r2, #2
 80157be:	f7ea fd3f 	bl	8000240 <memchr>
 80157c2:	b328      	cbz	r0, 8015810 <_scanf_i+0xb8>
 80157c4:	f1bb 0f01 	cmp.w	fp, #1
 80157c8:	d159      	bne.n	801587e <_scanf_i+0x126>
 80157ca:	6862      	ldr	r2, [r4, #4]
 80157cc:	b92a      	cbnz	r2, 80157da <_scanf_i+0x82>
 80157ce:	6822      	ldr	r2, [r4, #0]
 80157d0:	2308      	movs	r3, #8
 80157d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80157d6:	6063      	str	r3, [r4, #4]
 80157d8:	6022      	str	r2, [r4, #0]
 80157da:	6822      	ldr	r2, [r4, #0]
 80157dc:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 80157e0:	6022      	str	r2, [r4, #0]
 80157e2:	68a2      	ldr	r2, [r4, #8]
 80157e4:	1e51      	subs	r1, r2, #1
 80157e6:	60a1      	str	r1, [r4, #8]
 80157e8:	b192      	cbz	r2, 8015810 <_scanf_i+0xb8>
 80157ea:	6832      	ldr	r2, [r6, #0]
 80157ec:	1c51      	adds	r1, r2, #1
 80157ee:	6031      	str	r1, [r6, #0]
 80157f0:	7812      	ldrb	r2, [r2, #0]
 80157f2:	f805 2b01 	strb.w	r2, [r5], #1
 80157f6:	6872      	ldr	r2, [r6, #4]
 80157f8:	3a01      	subs	r2, #1
 80157fa:	2a00      	cmp	r2, #0
 80157fc:	6072      	str	r2, [r6, #4]
 80157fe:	dc07      	bgt.n	8015810 <_scanf_i+0xb8>
 8015800:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8015804:	4631      	mov	r1, r6
 8015806:	4650      	mov	r0, sl
 8015808:	4790      	blx	r2
 801580a:	2800      	cmp	r0, #0
 801580c:	f040 8085 	bne.w	801591a <_scanf_i+0x1c2>
 8015810:	f10b 0b01 	add.w	fp, fp, #1
 8015814:	f1bb 0f03 	cmp.w	fp, #3
 8015818:	d1cb      	bne.n	80157b2 <_scanf_i+0x5a>
 801581a:	6863      	ldr	r3, [r4, #4]
 801581c:	b90b      	cbnz	r3, 8015822 <_scanf_i+0xca>
 801581e:	230a      	movs	r3, #10
 8015820:	6063      	str	r3, [r4, #4]
 8015822:	6863      	ldr	r3, [r4, #4]
 8015824:	4947      	ldr	r1, [pc, #284]	; (8015944 <_scanf_i+0x1ec>)
 8015826:	6960      	ldr	r0, [r4, #20]
 8015828:	1ac9      	subs	r1, r1, r3
 801582a:	f000 f8a9 	bl	8015980 <__sccl>
 801582e:	f04f 0b00 	mov.w	fp, #0
 8015832:	68a3      	ldr	r3, [r4, #8]
 8015834:	6822      	ldr	r2, [r4, #0]
 8015836:	2b00      	cmp	r3, #0
 8015838:	d03d      	beq.n	80158b6 <_scanf_i+0x15e>
 801583a:	6831      	ldr	r1, [r6, #0]
 801583c:	6960      	ldr	r0, [r4, #20]
 801583e:	f891 c000 	ldrb.w	ip, [r1]
 8015842:	f810 000c 	ldrb.w	r0, [r0, ip]
 8015846:	2800      	cmp	r0, #0
 8015848:	d035      	beq.n	80158b6 <_scanf_i+0x15e>
 801584a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801584e:	d124      	bne.n	801589a <_scanf_i+0x142>
 8015850:	0510      	lsls	r0, r2, #20
 8015852:	d522      	bpl.n	801589a <_scanf_i+0x142>
 8015854:	f10b 0b01 	add.w	fp, fp, #1
 8015858:	f1b9 0f00 	cmp.w	r9, #0
 801585c:	d003      	beq.n	8015866 <_scanf_i+0x10e>
 801585e:	3301      	adds	r3, #1
 8015860:	f109 39ff 	add.w	r9, r9, #4294967295
 8015864:	60a3      	str	r3, [r4, #8]
 8015866:	6873      	ldr	r3, [r6, #4]
 8015868:	3b01      	subs	r3, #1
 801586a:	2b00      	cmp	r3, #0
 801586c:	6073      	str	r3, [r6, #4]
 801586e:	dd1b      	ble.n	80158a8 <_scanf_i+0x150>
 8015870:	6833      	ldr	r3, [r6, #0]
 8015872:	3301      	adds	r3, #1
 8015874:	6033      	str	r3, [r6, #0]
 8015876:	68a3      	ldr	r3, [r4, #8]
 8015878:	3b01      	subs	r3, #1
 801587a:	60a3      	str	r3, [r4, #8]
 801587c:	e7d9      	b.n	8015832 <_scanf_i+0xda>
 801587e:	f1bb 0f02 	cmp.w	fp, #2
 8015882:	d1ae      	bne.n	80157e2 <_scanf_i+0x8a>
 8015884:	6822      	ldr	r2, [r4, #0]
 8015886:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801588a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801588e:	d1bf      	bne.n	8015810 <_scanf_i+0xb8>
 8015890:	2310      	movs	r3, #16
 8015892:	6063      	str	r3, [r4, #4]
 8015894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8015898:	e7a2      	b.n	80157e0 <_scanf_i+0x88>
 801589a:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801589e:	6022      	str	r2, [r4, #0]
 80158a0:	780b      	ldrb	r3, [r1, #0]
 80158a2:	f805 3b01 	strb.w	r3, [r5], #1
 80158a6:	e7de      	b.n	8015866 <_scanf_i+0x10e>
 80158a8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80158ac:	4631      	mov	r1, r6
 80158ae:	4650      	mov	r0, sl
 80158b0:	4798      	blx	r3
 80158b2:	2800      	cmp	r0, #0
 80158b4:	d0df      	beq.n	8015876 <_scanf_i+0x11e>
 80158b6:	6823      	ldr	r3, [r4, #0]
 80158b8:	05db      	lsls	r3, r3, #23
 80158ba:	d50d      	bpl.n	80158d8 <_scanf_i+0x180>
 80158bc:	42bd      	cmp	r5, r7
 80158be:	d909      	bls.n	80158d4 <_scanf_i+0x17c>
 80158c0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80158c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80158c8:	4632      	mov	r2, r6
 80158ca:	4650      	mov	r0, sl
 80158cc:	4798      	blx	r3
 80158ce:	f105 39ff 	add.w	r9, r5, #4294967295
 80158d2:	464d      	mov	r5, r9
 80158d4:	42bd      	cmp	r5, r7
 80158d6:	d02d      	beq.n	8015934 <_scanf_i+0x1dc>
 80158d8:	6822      	ldr	r2, [r4, #0]
 80158da:	f012 0210 	ands.w	r2, r2, #16
 80158de:	d113      	bne.n	8015908 <_scanf_i+0x1b0>
 80158e0:	702a      	strb	r2, [r5, #0]
 80158e2:	6863      	ldr	r3, [r4, #4]
 80158e4:	9e01      	ldr	r6, [sp, #4]
 80158e6:	4639      	mov	r1, r7
 80158e8:	4650      	mov	r0, sl
 80158ea:	47b0      	blx	r6
 80158ec:	6821      	ldr	r1, [r4, #0]
 80158ee:	f8d8 3000 	ldr.w	r3, [r8]
 80158f2:	f011 0f20 	tst.w	r1, #32
 80158f6:	d013      	beq.n	8015920 <_scanf_i+0x1c8>
 80158f8:	1d1a      	adds	r2, r3, #4
 80158fa:	f8c8 2000 	str.w	r2, [r8]
 80158fe:	681b      	ldr	r3, [r3, #0]
 8015900:	6018      	str	r0, [r3, #0]
 8015902:	68e3      	ldr	r3, [r4, #12]
 8015904:	3301      	adds	r3, #1
 8015906:	60e3      	str	r3, [r4, #12]
 8015908:	1bed      	subs	r5, r5, r7
 801590a:	44ab      	add	fp, r5
 801590c:	6925      	ldr	r5, [r4, #16]
 801590e:	445d      	add	r5, fp
 8015910:	6125      	str	r5, [r4, #16]
 8015912:	2000      	movs	r0, #0
 8015914:	b007      	add	sp, #28
 8015916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801591a:	f04f 0b00 	mov.w	fp, #0
 801591e:	e7ca      	b.n	80158b6 <_scanf_i+0x15e>
 8015920:	1d1a      	adds	r2, r3, #4
 8015922:	f8c8 2000 	str.w	r2, [r8]
 8015926:	681b      	ldr	r3, [r3, #0]
 8015928:	f011 0f01 	tst.w	r1, #1
 801592c:	bf14      	ite	ne
 801592e:	8018      	strhne	r0, [r3, #0]
 8015930:	6018      	streq	r0, [r3, #0]
 8015932:	e7e6      	b.n	8015902 <_scanf_i+0x1aa>
 8015934:	2001      	movs	r0, #1
 8015936:	e7ed      	b.n	8015914 <_scanf_i+0x1bc>
 8015938:	080178ec 	.word	0x080178ec
 801593c:	08015afd 	.word	0x08015afd
 8015940:	08012ea5 	.word	0x08012ea5
 8015944:	08017dc6 	.word	0x08017dc6

08015948 <_read_r>:
 8015948:	b538      	push	{r3, r4, r5, lr}
 801594a:	4d07      	ldr	r5, [pc, #28]	; (8015968 <_read_r+0x20>)
 801594c:	4604      	mov	r4, r0
 801594e:	4608      	mov	r0, r1
 8015950:	4611      	mov	r1, r2
 8015952:	2200      	movs	r2, #0
 8015954:	602a      	str	r2, [r5, #0]
 8015956:	461a      	mov	r2, r3
 8015958:	f001 fc00 	bl	801715c <_read>
 801595c:	1c43      	adds	r3, r0, #1
 801595e:	d102      	bne.n	8015966 <_read_r+0x1e>
 8015960:	682b      	ldr	r3, [r5, #0]
 8015962:	b103      	cbz	r3, 8015966 <_read_r+0x1e>
 8015964:	6023      	str	r3, [r4, #0]
 8015966:	bd38      	pop	{r3, r4, r5, pc}
 8015968:	2000a314 	.word	0x2000a314
 801596c:	00000000 	.word	0x00000000

08015970 <nan>:
 8015970:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8015978 <nan+0x8>
 8015974:	4770      	bx	lr
 8015976:	bf00      	nop
 8015978:	00000000 	.word	0x00000000
 801597c:	7ff80000 	.word	0x7ff80000

08015980 <__sccl>:
 8015980:	b570      	push	{r4, r5, r6, lr}
 8015982:	780b      	ldrb	r3, [r1, #0]
 8015984:	4604      	mov	r4, r0
 8015986:	2b5e      	cmp	r3, #94	; 0x5e
 8015988:	bf0b      	itete	eq
 801598a:	784b      	ldrbeq	r3, [r1, #1]
 801598c:	1c48      	addne	r0, r1, #1
 801598e:	1c88      	addeq	r0, r1, #2
 8015990:	2200      	movne	r2, #0
 8015992:	bf08      	it	eq
 8015994:	2201      	moveq	r2, #1
 8015996:	1e61      	subs	r1, r4, #1
 8015998:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801599c:	f801 2f01 	strb.w	r2, [r1, #1]!
 80159a0:	42a9      	cmp	r1, r5
 80159a2:	d1fb      	bne.n	801599c <__sccl+0x1c>
 80159a4:	b90b      	cbnz	r3, 80159aa <__sccl+0x2a>
 80159a6:	3801      	subs	r0, #1
 80159a8:	bd70      	pop	{r4, r5, r6, pc}
 80159aa:	f082 0201 	eor.w	r2, r2, #1
 80159ae:	54e2      	strb	r2, [r4, r3]
 80159b0:	4605      	mov	r5, r0
 80159b2:	4628      	mov	r0, r5
 80159b4:	f810 1b01 	ldrb.w	r1, [r0], #1
 80159b8:	292d      	cmp	r1, #45	; 0x2d
 80159ba:	d006      	beq.n	80159ca <__sccl+0x4a>
 80159bc:	295d      	cmp	r1, #93	; 0x5d
 80159be:	d0f3      	beq.n	80159a8 <__sccl+0x28>
 80159c0:	b909      	cbnz	r1, 80159c6 <__sccl+0x46>
 80159c2:	4628      	mov	r0, r5
 80159c4:	e7f0      	b.n	80159a8 <__sccl+0x28>
 80159c6:	460b      	mov	r3, r1
 80159c8:	e7f1      	b.n	80159ae <__sccl+0x2e>
 80159ca:	786e      	ldrb	r6, [r5, #1]
 80159cc:	2e5d      	cmp	r6, #93	; 0x5d
 80159ce:	d0fa      	beq.n	80159c6 <__sccl+0x46>
 80159d0:	42b3      	cmp	r3, r6
 80159d2:	dcf8      	bgt.n	80159c6 <__sccl+0x46>
 80159d4:	3502      	adds	r5, #2
 80159d6:	4619      	mov	r1, r3
 80159d8:	3101      	adds	r1, #1
 80159da:	428e      	cmp	r6, r1
 80159dc:	5462      	strb	r2, [r4, r1]
 80159de:	dcfb      	bgt.n	80159d8 <__sccl+0x58>
 80159e0:	1af1      	subs	r1, r6, r3
 80159e2:	3901      	subs	r1, #1
 80159e4:	1c58      	adds	r0, r3, #1
 80159e6:	42b3      	cmp	r3, r6
 80159e8:	bfa8      	it	ge
 80159ea:	2100      	movge	r1, #0
 80159ec:	1843      	adds	r3, r0, r1
 80159ee:	e7e0      	b.n	80159b2 <__sccl+0x32>

080159f0 <strncmp>:
 80159f0:	b510      	push	{r4, lr}
 80159f2:	b17a      	cbz	r2, 8015a14 <strncmp+0x24>
 80159f4:	4603      	mov	r3, r0
 80159f6:	3901      	subs	r1, #1
 80159f8:	1884      	adds	r4, r0, r2
 80159fa:	f813 0b01 	ldrb.w	r0, [r3], #1
 80159fe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015a02:	4290      	cmp	r0, r2
 8015a04:	d101      	bne.n	8015a0a <strncmp+0x1a>
 8015a06:	42a3      	cmp	r3, r4
 8015a08:	d101      	bne.n	8015a0e <strncmp+0x1e>
 8015a0a:	1a80      	subs	r0, r0, r2
 8015a0c:	bd10      	pop	{r4, pc}
 8015a0e:	2800      	cmp	r0, #0
 8015a10:	d1f3      	bne.n	80159fa <strncmp+0xa>
 8015a12:	e7fa      	b.n	8015a0a <strncmp+0x1a>
 8015a14:	4610      	mov	r0, r2
 8015a16:	e7f9      	b.n	8015a0c <strncmp+0x1c>

08015a18 <_strtoul_l.constprop.0>:
 8015a18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015a1c:	4f36      	ldr	r7, [pc, #216]	; (8015af8 <_strtoul_l.constprop.0+0xe0>)
 8015a1e:	4686      	mov	lr, r0
 8015a20:	460d      	mov	r5, r1
 8015a22:	4628      	mov	r0, r5
 8015a24:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015a28:	5de6      	ldrb	r6, [r4, r7]
 8015a2a:	f016 0608 	ands.w	r6, r6, #8
 8015a2e:	d1f8      	bne.n	8015a22 <_strtoul_l.constprop.0+0xa>
 8015a30:	2c2d      	cmp	r4, #45	; 0x2d
 8015a32:	d12f      	bne.n	8015a94 <_strtoul_l.constprop.0+0x7c>
 8015a34:	782c      	ldrb	r4, [r5, #0]
 8015a36:	2601      	movs	r6, #1
 8015a38:	1c85      	adds	r5, r0, #2
 8015a3a:	2b00      	cmp	r3, #0
 8015a3c:	d057      	beq.n	8015aee <_strtoul_l.constprop.0+0xd6>
 8015a3e:	2b10      	cmp	r3, #16
 8015a40:	d109      	bne.n	8015a56 <_strtoul_l.constprop.0+0x3e>
 8015a42:	2c30      	cmp	r4, #48	; 0x30
 8015a44:	d107      	bne.n	8015a56 <_strtoul_l.constprop.0+0x3e>
 8015a46:	7828      	ldrb	r0, [r5, #0]
 8015a48:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8015a4c:	2858      	cmp	r0, #88	; 0x58
 8015a4e:	d149      	bne.n	8015ae4 <_strtoul_l.constprop.0+0xcc>
 8015a50:	786c      	ldrb	r4, [r5, #1]
 8015a52:	2310      	movs	r3, #16
 8015a54:	3502      	adds	r5, #2
 8015a56:	f04f 38ff 	mov.w	r8, #4294967295
 8015a5a:	2700      	movs	r7, #0
 8015a5c:	fbb8 f8f3 	udiv	r8, r8, r3
 8015a60:	fb03 f908 	mul.w	r9, r3, r8
 8015a64:	ea6f 0909 	mvn.w	r9, r9
 8015a68:	4638      	mov	r0, r7
 8015a6a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8015a6e:	f1bc 0f09 	cmp.w	ip, #9
 8015a72:	d814      	bhi.n	8015a9e <_strtoul_l.constprop.0+0x86>
 8015a74:	4664      	mov	r4, ip
 8015a76:	42a3      	cmp	r3, r4
 8015a78:	dd22      	ble.n	8015ac0 <_strtoul_l.constprop.0+0xa8>
 8015a7a:	2f00      	cmp	r7, #0
 8015a7c:	db1d      	blt.n	8015aba <_strtoul_l.constprop.0+0xa2>
 8015a7e:	4580      	cmp	r8, r0
 8015a80:	d31b      	bcc.n	8015aba <_strtoul_l.constprop.0+0xa2>
 8015a82:	d101      	bne.n	8015a88 <_strtoul_l.constprop.0+0x70>
 8015a84:	45a1      	cmp	r9, r4
 8015a86:	db18      	blt.n	8015aba <_strtoul_l.constprop.0+0xa2>
 8015a88:	fb00 4003 	mla	r0, r0, r3, r4
 8015a8c:	2701      	movs	r7, #1
 8015a8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015a92:	e7ea      	b.n	8015a6a <_strtoul_l.constprop.0+0x52>
 8015a94:	2c2b      	cmp	r4, #43	; 0x2b
 8015a96:	bf04      	itt	eq
 8015a98:	782c      	ldrbeq	r4, [r5, #0]
 8015a9a:	1c85      	addeq	r5, r0, #2
 8015a9c:	e7cd      	b.n	8015a3a <_strtoul_l.constprop.0+0x22>
 8015a9e:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8015aa2:	f1bc 0f19 	cmp.w	ip, #25
 8015aa6:	d801      	bhi.n	8015aac <_strtoul_l.constprop.0+0x94>
 8015aa8:	3c37      	subs	r4, #55	; 0x37
 8015aaa:	e7e4      	b.n	8015a76 <_strtoul_l.constprop.0+0x5e>
 8015aac:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8015ab0:	f1bc 0f19 	cmp.w	ip, #25
 8015ab4:	d804      	bhi.n	8015ac0 <_strtoul_l.constprop.0+0xa8>
 8015ab6:	3c57      	subs	r4, #87	; 0x57
 8015ab8:	e7dd      	b.n	8015a76 <_strtoul_l.constprop.0+0x5e>
 8015aba:	f04f 37ff 	mov.w	r7, #4294967295
 8015abe:	e7e6      	b.n	8015a8e <_strtoul_l.constprop.0+0x76>
 8015ac0:	2f00      	cmp	r7, #0
 8015ac2:	da07      	bge.n	8015ad4 <_strtoul_l.constprop.0+0xbc>
 8015ac4:	2322      	movs	r3, #34	; 0x22
 8015ac6:	f8ce 3000 	str.w	r3, [lr]
 8015aca:	f04f 30ff 	mov.w	r0, #4294967295
 8015ace:	b932      	cbnz	r2, 8015ade <_strtoul_l.constprop.0+0xc6>
 8015ad0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ad4:	b106      	cbz	r6, 8015ad8 <_strtoul_l.constprop.0+0xc0>
 8015ad6:	4240      	negs	r0, r0
 8015ad8:	2a00      	cmp	r2, #0
 8015ada:	d0f9      	beq.n	8015ad0 <_strtoul_l.constprop.0+0xb8>
 8015adc:	b107      	cbz	r7, 8015ae0 <_strtoul_l.constprop.0+0xc8>
 8015ade:	1e69      	subs	r1, r5, #1
 8015ae0:	6011      	str	r1, [r2, #0]
 8015ae2:	e7f5      	b.n	8015ad0 <_strtoul_l.constprop.0+0xb8>
 8015ae4:	2430      	movs	r4, #48	; 0x30
 8015ae6:	2b00      	cmp	r3, #0
 8015ae8:	d1b5      	bne.n	8015a56 <_strtoul_l.constprop.0+0x3e>
 8015aea:	2308      	movs	r3, #8
 8015aec:	e7b3      	b.n	8015a56 <_strtoul_l.constprop.0+0x3e>
 8015aee:	2c30      	cmp	r4, #48	; 0x30
 8015af0:	d0a9      	beq.n	8015a46 <_strtoul_l.constprop.0+0x2e>
 8015af2:	230a      	movs	r3, #10
 8015af4:	e7af      	b.n	8015a56 <_strtoul_l.constprop.0+0x3e>
 8015af6:	bf00      	nop
 8015af8:	08017a51 	.word	0x08017a51

08015afc <_strtoul_r>:
 8015afc:	f7ff bf8c 	b.w	8015a18 <_strtoul_l.constprop.0>

08015b00 <__submore>:
 8015b00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b04:	460c      	mov	r4, r1
 8015b06:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8015b08:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015b0c:	4299      	cmp	r1, r3
 8015b0e:	d11d      	bne.n	8015b4c <__submore+0x4c>
 8015b10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8015b14:	f7fb fb20 	bl	8011158 <_malloc_r>
 8015b18:	b918      	cbnz	r0, 8015b22 <__submore+0x22>
 8015b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8015b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015b22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8015b26:	63a3      	str	r3, [r4, #56]	; 0x38
 8015b28:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8015b2c:	6360      	str	r0, [r4, #52]	; 0x34
 8015b2e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8015b32:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8015b36:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8015b3a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8015b3e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8015b42:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8015b46:	6020      	str	r0, [r4, #0]
 8015b48:	2000      	movs	r0, #0
 8015b4a:	e7e8      	b.n	8015b1e <__submore+0x1e>
 8015b4c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8015b4e:	0077      	lsls	r7, r6, #1
 8015b50:	463a      	mov	r2, r7
 8015b52:	f7ff f8f0 	bl	8014d36 <_realloc_r>
 8015b56:	4605      	mov	r5, r0
 8015b58:	2800      	cmp	r0, #0
 8015b5a:	d0de      	beq.n	8015b1a <__submore+0x1a>
 8015b5c:	eb00 0806 	add.w	r8, r0, r6
 8015b60:	4601      	mov	r1, r0
 8015b62:	4632      	mov	r2, r6
 8015b64:	4640      	mov	r0, r8
 8015b66:	f7fb fa75 	bl	8011054 <memcpy>
 8015b6a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8015b6e:	f8c4 8000 	str.w	r8, [r4]
 8015b72:	e7e9      	b.n	8015b48 <__submore+0x48>

08015b74 <__swbuf_r>:
 8015b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b76:	460e      	mov	r6, r1
 8015b78:	4614      	mov	r4, r2
 8015b7a:	4605      	mov	r5, r0
 8015b7c:	b118      	cbz	r0, 8015b86 <__swbuf_r+0x12>
 8015b7e:	6983      	ldr	r3, [r0, #24]
 8015b80:	b90b      	cbnz	r3, 8015b86 <__swbuf_r+0x12>
 8015b82:	f000 f9e7 	bl	8015f54 <__sinit>
 8015b86:	4b21      	ldr	r3, [pc, #132]	; (8015c0c <__swbuf_r+0x98>)
 8015b88:	429c      	cmp	r4, r3
 8015b8a:	d12b      	bne.n	8015be4 <__swbuf_r+0x70>
 8015b8c:	686c      	ldr	r4, [r5, #4]
 8015b8e:	69a3      	ldr	r3, [r4, #24]
 8015b90:	60a3      	str	r3, [r4, #8]
 8015b92:	89a3      	ldrh	r3, [r4, #12]
 8015b94:	071a      	lsls	r2, r3, #28
 8015b96:	d52f      	bpl.n	8015bf8 <__swbuf_r+0x84>
 8015b98:	6923      	ldr	r3, [r4, #16]
 8015b9a:	b36b      	cbz	r3, 8015bf8 <__swbuf_r+0x84>
 8015b9c:	6923      	ldr	r3, [r4, #16]
 8015b9e:	6820      	ldr	r0, [r4, #0]
 8015ba0:	1ac0      	subs	r0, r0, r3
 8015ba2:	6963      	ldr	r3, [r4, #20]
 8015ba4:	b2f6      	uxtb	r6, r6
 8015ba6:	4283      	cmp	r3, r0
 8015ba8:	4637      	mov	r7, r6
 8015baa:	dc04      	bgt.n	8015bb6 <__swbuf_r+0x42>
 8015bac:	4621      	mov	r1, r4
 8015bae:	4628      	mov	r0, r5
 8015bb0:	f000 f93c 	bl	8015e2c <_fflush_r>
 8015bb4:	bb30      	cbnz	r0, 8015c04 <__swbuf_r+0x90>
 8015bb6:	68a3      	ldr	r3, [r4, #8]
 8015bb8:	3b01      	subs	r3, #1
 8015bba:	60a3      	str	r3, [r4, #8]
 8015bbc:	6823      	ldr	r3, [r4, #0]
 8015bbe:	1c5a      	adds	r2, r3, #1
 8015bc0:	6022      	str	r2, [r4, #0]
 8015bc2:	701e      	strb	r6, [r3, #0]
 8015bc4:	6963      	ldr	r3, [r4, #20]
 8015bc6:	3001      	adds	r0, #1
 8015bc8:	4283      	cmp	r3, r0
 8015bca:	d004      	beq.n	8015bd6 <__swbuf_r+0x62>
 8015bcc:	89a3      	ldrh	r3, [r4, #12]
 8015bce:	07db      	lsls	r3, r3, #31
 8015bd0:	d506      	bpl.n	8015be0 <__swbuf_r+0x6c>
 8015bd2:	2e0a      	cmp	r6, #10
 8015bd4:	d104      	bne.n	8015be0 <__swbuf_r+0x6c>
 8015bd6:	4621      	mov	r1, r4
 8015bd8:	4628      	mov	r0, r5
 8015bda:	f000 f927 	bl	8015e2c <_fflush_r>
 8015bde:	b988      	cbnz	r0, 8015c04 <__swbuf_r+0x90>
 8015be0:	4638      	mov	r0, r7
 8015be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015be4:	4b0a      	ldr	r3, [pc, #40]	; (8015c10 <__swbuf_r+0x9c>)
 8015be6:	429c      	cmp	r4, r3
 8015be8:	d101      	bne.n	8015bee <__swbuf_r+0x7a>
 8015bea:	68ac      	ldr	r4, [r5, #8]
 8015bec:	e7cf      	b.n	8015b8e <__swbuf_r+0x1a>
 8015bee:	4b09      	ldr	r3, [pc, #36]	; (8015c14 <__swbuf_r+0xa0>)
 8015bf0:	429c      	cmp	r4, r3
 8015bf2:	bf08      	it	eq
 8015bf4:	68ec      	ldreq	r4, [r5, #12]
 8015bf6:	e7ca      	b.n	8015b8e <__swbuf_r+0x1a>
 8015bf8:	4621      	mov	r1, r4
 8015bfa:	4628      	mov	r0, r5
 8015bfc:	f000 f81a 	bl	8015c34 <__swsetup_r>
 8015c00:	2800      	cmp	r0, #0
 8015c02:	d0cb      	beq.n	8015b9c <__swbuf_r+0x28>
 8015c04:	f04f 37ff 	mov.w	r7, #4294967295
 8015c08:	e7ea      	b.n	8015be0 <__swbuf_r+0x6c>
 8015c0a:	bf00      	nop
 8015c0c:	08017de8 	.word	0x08017de8
 8015c10:	08017e08 	.word	0x08017e08
 8015c14:	08017dc8 	.word	0x08017dc8

08015c18 <__ascii_wctomb>:
 8015c18:	b149      	cbz	r1, 8015c2e <__ascii_wctomb+0x16>
 8015c1a:	2aff      	cmp	r2, #255	; 0xff
 8015c1c:	bf85      	ittet	hi
 8015c1e:	238a      	movhi	r3, #138	; 0x8a
 8015c20:	6003      	strhi	r3, [r0, #0]
 8015c22:	700a      	strbls	r2, [r1, #0]
 8015c24:	f04f 30ff 	movhi.w	r0, #4294967295
 8015c28:	bf98      	it	ls
 8015c2a:	2001      	movls	r0, #1
 8015c2c:	4770      	bx	lr
 8015c2e:	4608      	mov	r0, r1
 8015c30:	4770      	bx	lr
	...

08015c34 <__swsetup_r>:
 8015c34:	4b32      	ldr	r3, [pc, #200]	; (8015d00 <__swsetup_r+0xcc>)
 8015c36:	b570      	push	{r4, r5, r6, lr}
 8015c38:	681d      	ldr	r5, [r3, #0]
 8015c3a:	4606      	mov	r6, r0
 8015c3c:	460c      	mov	r4, r1
 8015c3e:	b125      	cbz	r5, 8015c4a <__swsetup_r+0x16>
 8015c40:	69ab      	ldr	r3, [r5, #24]
 8015c42:	b913      	cbnz	r3, 8015c4a <__swsetup_r+0x16>
 8015c44:	4628      	mov	r0, r5
 8015c46:	f000 f985 	bl	8015f54 <__sinit>
 8015c4a:	4b2e      	ldr	r3, [pc, #184]	; (8015d04 <__swsetup_r+0xd0>)
 8015c4c:	429c      	cmp	r4, r3
 8015c4e:	d10f      	bne.n	8015c70 <__swsetup_r+0x3c>
 8015c50:	686c      	ldr	r4, [r5, #4]
 8015c52:	89a3      	ldrh	r3, [r4, #12]
 8015c54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015c58:	0719      	lsls	r1, r3, #28
 8015c5a:	d42c      	bmi.n	8015cb6 <__swsetup_r+0x82>
 8015c5c:	06dd      	lsls	r5, r3, #27
 8015c5e:	d411      	bmi.n	8015c84 <__swsetup_r+0x50>
 8015c60:	2309      	movs	r3, #9
 8015c62:	6033      	str	r3, [r6, #0]
 8015c64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8015c68:	81a3      	strh	r3, [r4, #12]
 8015c6a:	f04f 30ff 	mov.w	r0, #4294967295
 8015c6e:	e03e      	b.n	8015cee <__swsetup_r+0xba>
 8015c70:	4b25      	ldr	r3, [pc, #148]	; (8015d08 <__swsetup_r+0xd4>)
 8015c72:	429c      	cmp	r4, r3
 8015c74:	d101      	bne.n	8015c7a <__swsetup_r+0x46>
 8015c76:	68ac      	ldr	r4, [r5, #8]
 8015c78:	e7eb      	b.n	8015c52 <__swsetup_r+0x1e>
 8015c7a:	4b24      	ldr	r3, [pc, #144]	; (8015d0c <__swsetup_r+0xd8>)
 8015c7c:	429c      	cmp	r4, r3
 8015c7e:	bf08      	it	eq
 8015c80:	68ec      	ldreq	r4, [r5, #12]
 8015c82:	e7e6      	b.n	8015c52 <__swsetup_r+0x1e>
 8015c84:	0758      	lsls	r0, r3, #29
 8015c86:	d512      	bpl.n	8015cae <__swsetup_r+0x7a>
 8015c88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015c8a:	b141      	cbz	r1, 8015c9e <__swsetup_r+0x6a>
 8015c8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015c90:	4299      	cmp	r1, r3
 8015c92:	d002      	beq.n	8015c9a <__swsetup_r+0x66>
 8015c94:	4630      	mov	r0, r6
 8015c96:	f7fb f9f3 	bl	8011080 <_free_r>
 8015c9a:	2300      	movs	r3, #0
 8015c9c:	6363      	str	r3, [r4, #52]	; 0x34
 8015c9e:	89a3      	ldrh	r3, [r4, #12]
 8015ca0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015ca4:	81a3      	strh	r3, [r4, #12]
 8015ca6:	2300      	movs	r3, #0
 8015ca8:	6063      	str	r3, [r4, #4]
 8015caa:	6923      	ldr	r3, [r4, #16]
 8015cac:	6023      	str	r3, [r4, #0]
 8015cae:	89a3      	ldrh	r3, [r4, #12]
 8015cb0:	f043 0308 	orr.w	r3, r3, #8
 8015cb4:	81a3      	strh	r3, [r4, #12]
 8015cb6:	6923      	ldr	r3, [r4, #16]
 8015cb8:	b94b      	cbnz	r3, 8015cce <__swsetup_r+0x9a>
 8015cba:	89a3      	ldrh	r3, [r4, #12]
 8015cbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015cc4:	d003      	beq.n	8015cce <__swsetup_r+0x9a>
 8015cc6:	4621      	mov	r1, r4
 8015cc8:	4630      	mov	r0, r6
 8015cca:	f000 fa09 	bl	80160e0 <__smakebuf_r>
 8015cce:	89a0      	ldrh	r0, [r4, #12]
 8015cd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015cd4:	f010 0301 	ands.w	r3, r0, #1
 8015cd8:	d00a      	beq.n	8015cf0 <__swsetup_r+0xbc>
 8015cda:	2300      	movs	r3, #0
 8015cdc:	60a3      	str	r3, [r4, #8]
 8015cde:	6963      	ldr	r3, [r4, #20]
 8015ce0:	425b      	negs	r3, r3
 8015ce2:	61a3      	str	r3, [r4, #24]
 8015ce4:	6923      	ldr	r3, [r4, #16]
 8015ce6:	b943      	cbnz	r3, 8015cfa <__swsetup_r+0xc6>
 8015ce8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015cec:	d1ba      	bne.n	8015c64 <__swsetup_r+0x30>
 8015cee:	bd70      	pop	{r4, r5, r6, pc}
 8015cf0:	0781      	lsls	r1, r0, #30
 8015cf2:	bf58      	it	pl
 8015cf4:	6963      	ldrpl	r3, [r4, #20]
 8015cf6:	60a3      	str	r3, [r4, #8]
 8015cf8:	e7f4      	b.n	8015ce4 <__swsetup_r+0xb0>
 8015cfa:	2000      	movs	r0, #0
 8015cfc:	e7f7      	b.n	8015cee <__swsetup_r+0xba>
 8015cfe:	bf00      	nop
 8015d00:	2000045c 	.word	0x2000045c
 8015d04:	08017de8 	.word	0x08017de8
 8015d08:	08017e08 	.word	0x08017e08
 8015d0c:	08017dc8 	.word	0x08017dc8

08015d10 <abort>:
 8015d10:	b508      	push	{r3, lr}
 8015d12:	2006      	movs	r0, #6
 8015d14:	f000 fa6e 	bl	80161f4 <raise>
 8015d18:	2001      	movs	r0, #1
 8015d1a:	f001 fa2f 	bl	801717c <_exit>
	...

08015d20 <__sflush_r>:
 8015d20:	898a      	ldrh	r2, [r1, #12]
 8015d22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015d26:	4605      	mov	r5, r0
 8015d28:	0710      	lsls	r0, r2, #28
 8015d2a:	460c      	mov	r4, r1
 8015d2c:	d458      	bmi.n	8015de0 <__sflush_r+0xc0>
 8015d2e:	684b      	ldr	r3, [r1, #4]
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	dc05      	bgt.n	8015d40 <__sflush_r+0x20>
 8015d34:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	dc02      	bgt.n	8015d40 <__sflush_r+0x20>
 8015d3a:	2000      	movs	r0, #0
 8015d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015d40:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015d42:	2e00      	cmp	r6, #0
 8015d44:	d0f9      	beq.n	8015d3a <__sflush_r+0x1a>
 8015d46:	2300      	movs	r3, #0
 8015d48:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8015d4c:	682f      	ldr	r7, [r5, #0]
 8015d4e:	602b      	str	r3, [r5, #0]
 8015d50:	d032      	beq.n	8015db8 <__sflush_r+0x98>
 8015d52:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8015d54:	89a3      	ldrh	r3, [r4, #12]
 8015d56:	075a      	lsls	r2, r3, #29
 8015d58:	d505      	bpl.n	8015d66 <__sflush_r+0x46>
 8015d5a:	6863      	ldr	r3, [r4, #4]
 8015d5c:	1ac0      	subs	r0, r0, r3
 8015d5e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8015d60:	b10b      	cbz	r3, 8015d66 <__sflush_r+0x46>
 8015d62:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8015d64:	1ac0      	subs	r0, r0, r3
 8015d66:	2300      	movs	r3, #0
 8015d68:	4602      	mov	r2, r0
 8015d6a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8015d6c:	6a21      	ldr	r1, [r4, #32]
 8015d6e:	4628      	mov	r0, r5
 8015d70:	47b0      	blx	r6
 8015d72:	1c43      	adds	r3, r0, #1
 8015d74:	89a3      	ldrh	r3, [r4, #12]
 8015d76:	d106      	bne.n	8015d86 <__sflush_r+0x66>
 8015d78:	6829      	ldr	r1, [r5, #0]
 8015d7a:	291d      	cmp	r1, #29
 8015d7c:	d82c      	bhi.n	8015dd8 <__sflush_r+0xb8>
 8015d7e:	4a2a      	ldr	r2, [pc, #168]	; (8015e28 <__sflush_r+0x108>)
 8015d80:	40ca      	lsrs	r2, r1
 8015d82:	07d6      	lsls	r6, r2, #31
 8015d84:	d528      	bpl.n	8015dd8 <__sflush_r+0xb8>
 8015d86:	2200      	movs	r2, #0
 8015d88:	6062      	str	r2, [r4, #4]
 8015d8a:	04d9      	lsls	r1, r3, #19
 8015d8c:	6922      	ldr	r2, [r4, #16]
 8015d8e:	6022      	str	r2, [r4, #0]
 8015d90:	d504      	bpl.n	8015d9c <__sflush_r+0x7c>
 8015d92:	1c42      	adds	r2, r0, #1
 8015d94:	d101      	bne.n	8015d9a <__sflush_r+0x7a>
 8015d96:	682b      	ldr	r3, [r5, #0]
 8015d98:	b903      	cbnz	r3, 8015d9c <__sflush_r+0x7c>
 8015d9a:	6560      	str	r0, [r4, #84]	; 0x54
 8015d9c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015d9e:	602f      	str	r7, [r5, #0]
 8015da0:	2900      	cmp	r1, #0
 8015da2:	d0ca      	beq.n	8015d3a <__sflush_r+0x1a>
 8015da4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015da8:	4299      	cmp	r1, r3
 8015daa:	d002      	beq.n	8015db2 <__sflush_r+0x92>
 8015dac:	4628      	mov	r0, r5
 8015dae:	f7fb f967 	bl	8011080 <_free_r>
 8015db2:	2000      	movs	r0, #0
 8015db4:	6360      	str	r0, [r4, #52]	; 0x34
 8015db6:	e7c1      	b.n	8015d3c <__sflush_r+0x1c>
 8015db8:	6a21      	ldr	r1, [r4, #32]
 8015dba:	2301      	movs	r3, #1
 8015dbc:	4628      	mov	r0, r5
 8015dbe:	47b0      	blx	r6
 8015dc0:	1c41      	adds	r1, r0, #1
 8015dc2:	d1c7      	bne.n	8015d54 <__sflush_r+0x34>
 8015dc4:	682b      	ldr	r3, [r5, #0]
 8015dc6:	2b00      	cmp	r3, #0
 8015dc8:	d0c4      	beq.n	8015d54 <__sflush_r+0x34>
 8015dca:	2b1d      	cmp	r3, #29
 8015dcc:	d001      	beq.n	8015dd2 <__sflush_r+0xb2>
 8015dce:	2b16      	cmp	r3, #22
 8015dd0:	d101      	bne.n	8015dd6 <__sflush_r+0xb6>
 8015dd2:	602f      	str	r7, [r5, #0]
 8015dd4:	e7b1      	b.n	8015d3a <__sflush_r+0x1a>
 8015dd6:	89a3      	ldrh	r3, [r4, #12]
 8015dd8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015ddc:	81a3      	strh	r3, [r4, #12]
 8015dde:	e7ad      	b.n	8015d3c <__sflush_r+0x1c>
 8015de0:	690f      	ldr	r7, [r1, #16]
 8015de2:	2f00      	cmp	r7, #0
 8015de4:	d0a9      	beq.n	8015d3a <__sflush_r+0x1a>
 8015de6:	0793      	lsls	r3, r2, #30
 8015de8:	680e      	ldr	r6, [r1, #0]
 8015dea:	bf08      	it	eq
 8015dec:	694b      	ldreq	r3, [r1, #20]
 8015dee:	600f      	str	r7, [r1, #0]
 8015df0:	bf18      	it	ne
 8015df2:	2300      	movne	r3, #0
 8015df4:	eba6 0807 	sub.w	r8, r6, r7
 8015df8:	608b      	str	r3, [r1, #8]
 8015dfa:	f1b8 0f00 	cmp.w	r8, #0
 8015dfe:	dd9c      	ble.n	8015d3a <__sflush_r+0x1a>
 8015e00:	6a21      	ldr	r1, [r4, #32]
 8015e02:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8015e04:	4643      	mov	r3, r8
 8015e06:	463a      	mov	r2, r7
 8015e08:	4628      	mov	r0, r5
 8015e0a:	47b0      	blx	r6
 8015e0c:	2800      	cmp	r0, #0
 8015e0e:	dc06      	bgt.n	8015e1e <__sflush_r+0xfe>
 8015e10:	89a3      	ldrh	r3, [r4, #12]
 8015e12:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015e16:	81a3      	strh	r3, [r4, #12]
 8015e18:	f04f 30ff 	mov.w	r0, #4294967295
 8015e1c:	e78e      	b.n	8015d3c <__sflush_r+0x1c>
 8015e1e:	4407      	add	r7, r0
 8015e20:	eba8 0800 	sub.w	r8, r8, r0
 8015e24:	e7e9      	b.n	8015dfa <__sflush_r+0xda>
 8015e26:	bf00      	nop
 8015e28:	20400001 	.word	0x20400001

08015e2c <_fflush_r>:
 8015e2c:	b538      	push	{r3, r4, r5, lr}
 8015e2e:	690b      	ldr	r3, [r1, #16]
 8015e30:	4605      	mov	r5, r0
 8015e32:	460c      	mov	r4, r1
 8015e34:	b913      	cbnz	r3, 8015e3c <_fflush_r+0x10>
 8015e36:	2500      	movs	r5, #0
 8015e38:	4628      	mov	r0, r5
 8015e3a:	bd38      	pop	{r3, r4, r5, pc}
 8015e3c:	b118      	cbz	r0, 8015e46 <_fflush_r+0x1a>
 8015e3e:	6983      	ldr	r3, [r0, #24]
 8015e40:	b90b      	cbnz	r3, 8015e46 <_fflush_r+0x1a>
 8015e42:	f000 f887 	bl	8015f54 <__sinit>
 8015e46:	4b14      	ldr	r3, [pc, #80]	; (8015e98 <_fflush_r+0x6c>)
 8015e48:	429c      	cmp	r4, r3
 8015e4a:	d11b      	bne.n	8015e84 <_fflush_r+0x58>
 8015e4c:	686c      	ldr	r4, [r5, #4]
 8015e4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e52:	2b00      	cmp	r3, #0
 8015e54:	d0ef      	beq.n	8015e36 <_fflush_r+0xa>
 8015e56:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8015e58:	07d0      	lsls	r0, r2, #31
 8015e5a:	d404      	bmi.n	8015e66 <_fflush_r+0x3a>
 8015e5c:	0599      	lsls	r1, r3, #22
 8015e5e:	d402      	bmi.n	8015e66 <_fflush_r+0x3a>
 8015e60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015e62:	f000 f915 	bl	8016090 <__retarget_lock_acquire_recursive>
 8015e66:	4628      	mov	r0, r5
 8015e68:	4621      	mov	r1, r4
 8015e6a:	f7ff ff59 	bl	8015d20 <__sflush_r>
 8015e6e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015e70:	07da      	lsls	r2, r3, #31
 8015e72:	4605      	mov	r5, r0
 8015e74:	d4e0      	bmi.n	8015e38 <_fflush_r+0xc>
 8015e76:	89a3      	ldrh	r3, [r4, #12]
 8015e78:	059b      	lsls	r3, r3, #22
 8015e7a:	d4dd      	bmi.n	8015e38 <_fflush_r+0xc>
 8015e7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015e7e:	f000 f908 	bl	8016092 <__retarget_lock_release_recursive>
 8015e82:	e7d9      	b.n	8015e38 <_fflush_r+0xc>
 8015e84:	4b05      	ldr	r3, [pc, #20]	; (8015e9c <_fflush_r+0x70>)
 8015e86:	429c      	cmp	r4, r3
 8015e88:	d101      	bne.n	8015e8e <_fflush_r+0x62>
 8015e8a:	68ac      	ldr	r4, [r5, #8]
 8015e8c:	e7df      	b.n	8015e4e <_fflush_r+0x22>
 8015e8e:	4b04      	ldr	r3, [pc, #16]	; (8015ea0 <_fflush_r+0x74>)
 8015e90:	429c      	cmp	r4, r3
 8015e92:	bf08      	it	eq
 8015e94:	68ec      	ldreq	r4, [r5, #12]
 8015e96:	e7da      	b.n	8015e4e <_fflush_r+0x22>
 8015e98:	08017de8 	.word	0x08017de8
 8015e9c:	08017e08 	.word	0x08017e08
 8015ea0:	08017dc8 	.word	0x08017dc8

08015ea4 <std>:
 8015ea4:	2300      	movs	r3, #0
 8015ea6:	b510      	push	{r4, lr}
 8015ea8:	4604      	mov	r4, r0
 8015eaa:	e9c0 3300 	strd	r3, r3, [r0]
 8015eae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8015eb2:	6083      	str	r3, [r0, #8]
 8015eb4:	8181      	strh	r1, [r0, #12]
 8015eb6:	6643      	str	r3, [r0, #100]	; 0x64
 8015eb8:	81c2      	strh	r2, [r0, #14]
 8015eba:	6183      	str	r3, [r0, #24]
 8015ebc:	4619      	mov	r1, r3
 8015ebe:	2208      	movs	r2, #8
 8015ec0:	305c      	adds	r0, #92	; 0x5c
 8015ec2:	f7fb f8d5 	bl	8011070 <memset>
 8015ec6:	4b05      	ldr	r3, [pc, #20]	; (8015edc <std+0x38>)
 8015ec8:	6263      	str	r3, [r4, #36]	; 0x24
 8015eca:	4b05      	ldr	r3, [pc, #20]	; (8015ee0 <std+0x3c>)
 8015ecc:	62a3      	str	r3, [r4, #40]	; 0x28
 8015ece:	4b05      	ldr	r3, [pc, #20]	; (8015ee4 <std+0x40>)
 8015ed0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015ed2:	4b05      	ldr	r3, [pc, #20]	; (8015ee8 <std+0x44>)
 8015ed4:	6224      	str	r4, [r4, #32]
 8015ed6:	6323      	str	r3, [r4, #48]	; 0x30
 8015ed8:	bd10      	pop	{r4, pc}
 8015eda:	bf00      	nop
 8015edc:	08011ff9 	.word	0x08011ff9
 8015ee0:	0801201f 	.word	0x0801201f
 8015ee4:	08012057 	.word	0x08012057
 8015ee8:	0801207b 	.word	0x0801207b

08015eec <_cleanup_r>:
 8015eec:	4901      	ldr	r1, [pc, #4]	; (8015ef4 <_cleanup_r+0x8>)
 8015eee:	f000 b8af 	b.w	8016050 <_fwalk_reent>
 8015ef2:	bf00      	nop
 8015ef4:	08015e2d 	.word	0x08015e2d

08015ef8 <__sfmoreglue>:
 8015ef8:	b570      	push	{r4, r5, r6, lr}
 8015efa:	2268      	movs	r2, #104	; 0x68
 8015efc:	1e4d      	subs	r5, r1, #1
 8015efe:	4355      	muls	r5, r2
 8015f00:	460e      	mov	r6, r1
 8015f02:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015f06:	f7fb f927 	bl	8011158 <_malloc_r>
 8015f0a:	4604      	mov	r4, r0
 8015f0c:	b140      	cbz	r0, 8015f20 <__sfmoreglue+0x28>
 8015f0e:	2100      	movs	r1, #0
 8015f10:	e9c0 1600 	strd	r1, r6, [r0]
 8015f14:	300c      	adds	r0, #12
 8015f16:	60a0      	str	r0, [r4, #8]
 8015f18:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015f1c:	f7fb f8a8 	bl	8011070 <memset>
 8015f20:	4620      	mov	r0, r4
 8015f22:	bd70      	pop	{r4, r5, r6, pc}

08015f24 <__sfp_lock_acquire>:
 8015f24:	4801      	ldr	r0, [pc, #4]	; (8015f2c <__sfp_lock_acquire+0x8>)
 8015f26:	f000 b8b3 	b.w	8016090 <__retarget_lock_acquire_recursive>
 8015f2a:	bf00      	nop
 8015f2c:	2000a319 	.word	0x2000a319

08015f30 <__sfp_lock_release>:
 8015f30:	4801      	ldr	r0, [pc, #4]	; (8015f38 <__sfp_lock_release+0x8>)
 8015f32:	f000 b8ae 	b.w	8016092 <__retarget_lock_release_recursive>
 8015f36:	bf00      	nop
 8015f38:	2000a319 	.word	0x2000a319

08015f3c <__sinit_lock_acquire>:
 8015f3c:	4801      	ldr	r0, [pc, #4]	; (8015f44 <__sinit_lock_acquire+0x8>)
 8015f3e:	f000 b8a7 	b.w	8016090 <__retarget_lock_acquire_recursive>
 8015f42:	bf00      	nop
 8015f44:	2000a31a 	.word	0x2000a31a

08015f48 <__sinit_lock_release>:
 8015f48:	4801      	ldr	r0, [pc, #4]	; (8015f50 <__sinit_lock_release+0x8>)
 8015f4a:	f000 b8a2 	b.w	8016092 <__retarget_lock_release_recursive>
 8015f4e:	bf00      	nop
 8015f50:	2000a31a 	.word	0x2000a31a

08015f54 <__sinit>:
 8015f54:	b510      	push	{r4, lr}
 8015f56:	4604      	mov	r4, r0
 8015f58:	f7ff fff0 	bl	8015f3c <__sinit_lock_acquire>
 8015f5c:	69a3      	ldr	r3, [r4, #24]
 8015f5e:	b11b      	cbz	r3, 8015f68 <__sinit+0x14>
 8015f60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015f64:	f7ff bff0 	b.w	8015f48 <__sinit_lock_release>
 8015f68:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8015f6c:	6523      	str	r3, [r4, #80]	; 0x50
 8015f6e:	4b13      	ldr	r3, [pc, #76]	; (8015fbc <__sinit+0x68>)
 8015f70:	4a13      	ldr	r2, [pc, #76]	; (8015fc0 <__sinit+0x6c>)
 8015f72:	681b      	ldr	r3, [r3, #0]
 8015f74:	62a2      	str	r2, [r4, #40]	; 0x28
 8015f76:	42a3      	cmp	r3, r4
 8015f78:	bf04      	itt	eq
 8015f7a:	2301      	moveq	r3, #1
 8015f7c:	61a3      	streq	r3, [r4, #24]
 8015f7e:	4620      	mov	r0, r4
 8015f80:	f000 f820 	bl	8015fc4 <__sfp>
 8015f84:	6060      	str	r0, [r4, #4]
 8015f86:	4620      	mov	r0, r4
 8015f88:	f000 f81c 	bl	8015fc4 <__sfp>
 8015f8c:	60a0      	str	r0, [r4, #8]
 8015f8e:	4620      	mov	r0, r4
 8015f90:	f000 f818 	bl	8015fc4 <__sfp>
 8015f94:	2200      	movs	r2, #0
 8015f96:	60e0      	str	r0, [r4, #12]
 8015f98:	2104      	movs	r1, #4
 8015f9a:	6860      	ldr	r0, [r4, #4]
 8015f9c:	f7ff ff82 	bl	8015ea4 <std>
 8015fa0:	68a0      	ldr	r0, [r4, #8]
 8015fa2:	2201      	movs	r2, #1
 8015fa4:	2109      	movs	r1, #9
 8015fa6:	f7ff ff7d 	bl	8015ea4 <std>
 8015faa:	68e0      	ldr	r0, [r4, #12]
 8015fac:	2202      	movs	r2, #2
 8015fae:	2112      	movs	r1, #18
 8015fb0:	f7ff ff78 	bl	8015ea4 <std>
 8015fb4:	2301      	movs	r3, #1
 8015fb6:	61a3      	str	r3, [r4, #24]
 8015fb8:	e7d2      	b.n	8015f60 <__sinit+0xc>
 8015fba:	bf00      	nop
 8015fbc:	08017910 	.word	0x08017910
 8015fc0:	08015eed 	.word	0x08015eed

08015fc4 <__sfp>:
 8015fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015fc6:	4607      	mov	r7, r0
 8015fc8:	f7ff ffac 	bl	8015f24 <__sfp_lock_acquire>
 8015fcc:	4b1e      	ldr	r3, [pc, #120]	; (8016048 <__sfp+0x84>)
 8015fce:	681e      	ldr	r6, [r3, #0]
 8015fd0:	69b3      	ldr	r3, [r6, #24]
 8015fd2:	b913      	cbnz	r3, 8015fda <__sfp+0x16>
 8015fd4:	4630      	mov	r0, r6
 8015fd6:	f7ff ffbd 	bl	8015f54 <__sinit>
 8015fda:	3648      	adds	r6, #72	; 0x48
 8015fdc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8015fe0:	3b01      	subs	r3, #1
 8015fe2:	d503      	bpl.n	8015fec <__sfp+0x28>
 8015fe4:	6833      	ldr	r3, [r6, #0]
 8015fe6:	b30b      	cbz	r3, 801602c <__sfp+0x68>
 8015fe8:	6836      	ldr	r6, [r6, #0]
 8015fea:	e7f7      	b.n	8015fdc <__sfp+0x18>
 8015fec:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8015ff0:	b9d5      	cbnz	r5, 8016028 <__sfp+0x64>
 8015ff2:	4b16      	ldr	r3, [pc, #88]	; (801604c <__sfp+0x88>)
 8015ff4:	60e3      	str	r3, [r4, #12]
 8015ff6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015ffa:	6665      	str	r5, [r4, #100]	; 0x64
 8015ffc:	f000 f847 	bl	801608e <__retarget_lock_init_recursive>
 8016000:	f7ff ff96 	bl	8015f30 <__sfp_lock_release>
 8016004:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016008:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801600c:	6025      	str	r5, [r4, #0]
 801600e:	61a5      	str	r5, [r4, #24]
 8016010:	2208      	movs	r2, #8
 8016012:	4629      	mov	r1, r5
 8016014:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016018:	f7fb f82a 	bl	8011070 <memset>
 801601c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016020:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016024:	4620      	mov	r0, r4
 8016026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016028:	3468      	adds	r4, #104	; 0x68
 801602a:	e7d9      	b.n	8015fe0 <__sfp+0x1c>
 801602c:	2104      	movs	r1, #4
 801602e:	4638      	mov	r0, r7
 8016030:	f7ff ff62 	bl	8015ef8 <__sfmoreglue>
 8016034:	4604      	mov	r4, r0
 8016036:	6030      	str	r0, [r6, #0]
 8016038:	2800      	cmp	r0, #0
 801603a:	d1d5      	bne.n	8015fe8 <__sfp+0x24>
 801603c:	f7ff ff78 	bl	8015f30 <__sfp_lock_release>
 8016040:	230c      	movs	r3, #12
 8016042:	603b      	str	r3, [r7, #0]
 8016044:	e7ee      	b.n	8016024 <__sfp+0x60>
 8016046:	bf00      	nop
 8016048:	08017910 	.word	0x08017910
 801604c:	ffff0001 	.word	0xffff0001

08016050 <_fwalk_reent>:
 8016050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016054:	4606      	mov	r6, r0
 8016056:	4688      	mov	r8, r1
 8016058:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801605c:	2700      	movs	r7, #0
 801605e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016062:	f1b9 0901 	subs.w	r9, r9, #1
 8016066:	d505      	bpl.n	8016074 <_fwalk_reent+0x24>
 8016068:	6824      	ldr	r4, [r4, #0]
 801606a:	2c00      	cmp	r4, #0
 801606c:	d1f7      	bne.n	801605e <_fwalk_reent+0xe>
 801606e:	4638      	mov	r0, r7
 8016070:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016074:	89ab      	ldrh	r3, [r5, #12]
 8016076:	2b01      	cmp	r3, #1
 8016078:	d907      	bls.n	801608a <_fwalk_reent+0x3a>
 801607a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801607e:	3301      	adds	r3, #1
 8016080:	d003      	beq.n	801608a <_fwalk_reent+0x3a>
 8016082:	4629      	mov	r1, r5
 8016084:	4630      	mov	r0, r6
 8016086:	47c0      	blx	r8
 8016088:	4307      	orrs	r7, r0
 801608a:	3568      	adds	r5, #104	; 0x68
 801608c:	e7e9      	b.n	8016062 <_fwalk_reent+0x12>

0801608e <__retarget_lock_init_recursive>:
 801608e:	4770      	bx	lr

08016090 <__retarget_lock_acquire_recursive>:
 8016090:	4770      	bx	lr

08016092 <__retarget_lock_release_recursive>:
 8016092:	4770      	bx	lr

08016094 <__swhatbuf_r>:
 8016094:	b570      	push	{r4, r5, r6, lr}
 8016096:	460e      	mov	r6, r1
 8016098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801609c:	2900      	cmp	r1, #0
 801609e:	b096      	sub	sp, #88	; 0x58
 80160a0:	4614      	mov	r4, r2
 80160a2:	461d      	mov	r5, r3
 80160a4:	da08      	bge.n	80160b8 <__swhatbuf_r+0x24>
 80160a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80160aa:	2200      	movs	r2, #0
 80160ac:	602a      	str	r2, [r5, #0]
 80160ae:	061a      	lsls	r2, r3, #24
 80160b0:	d410      	bmi.n	80160d4 <__swhatbuf_r+0x40>
 80160b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80160b6:	e00e      	b.n	80160d6 <__swhatbuf_r+0x42>
 80160b8:	466a      	mov	r2, sp
 80160ba:	f000 f8b7 	bl	801622c <_fstat_r>
 80160be:	2800      	cmp	r0, #0
 80160c0:	dbf1      	blt.n	80160a6 <__swhatbuf_r+0x12>
 80160c2:	9a01      	ldr	r2, [sp, #4]
 80160c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80160c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80160cc:	425a      	negs	r2, r3
 80160ce:	415a      	adcs	r2, r3
 80160d0:	602a      	str	r2, [r5, #0]
 80160d2:	e7ee      	b.n	80160b2 <__swhatbuf_r+0x1e>
 80160d4:	2340      	movs	r3, #64	; 0x40
 80160d6:	2000      	movs	r0, #0
 80160d8:	6023      	str	r3, [r4, #0]
 80160da:	b016      	add	sp, #88	; 0x58
 80160dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080160e0 <__smakebuf_r>:
 80160e0:	898b      	ldrh	r3, [r1, #12]
 80160e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80160e4:	079d      	lsls	r5, r3, #30
 80160e6:	4606      	mov	r6, r0
 80160e8:	460c      	mov	r4, r1
 80160ea:	d507      	bpl.n	80160fc <__smakebuf_r+0x1c>
 80160ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80160f0:	6023      	str	r3, [r4, #0]
 80160f2:	6123      	str	r3, [r4, #16]
 80160f4:	2301      	movs	r3, #1
 80160f6:	6163      	str	r3, [r4, #20]
 80160f8:	b002      	add	sp, #8
 80160fa:	bd70      	pop	{r4, r5, r6, pc}
 80160fc:	ab01      	add	r3, sp, #4
 80160fe:	466a      	mov	r2, sp
 8016100:	f7ff ffc8 	bl	8016094 <__swhatbuf_r>
 8016104:	9900      	ldr	r1, [sp, #0]
 8016106:	4605      	mov	r5, r0
 8016108:	4630      	mov	r0, r6
 801610a:	f7fb f825 	bl	8011158 <_malloc_r>
 801610e:	b948      	cbnz	r0, 8016124 <__smakebuf_r+0x44>
 8016110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016114:	059a      	lsls	r2, r3, #22
 8016116:	d4ef      	bmi.n	80160f8 <__smakebuf_r+0x18>
 8016118:	f023 0303 	bic.w	r3, r3, #3
 801611c:	f043 0302 	orr.w	r3, r3, #2
 8016120:	81a3      	strh	r3, [r4, #12]
 8016122:	e7e3      	b.n	80160ec <__smakebuf_r+0xc>
 8016124:	4b0d      	ldr	r3, [pc, #52]	; (801615c <__smakebuf_r+0x7c>)
 8016126:	62b3      	str	r3, [r6, #40]	; 0x28
 8016128:	89a3      	ldrh	r3, [r4, #12]
 801612a:	6020      	str	r0, [r4, #0]
 801612c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016130:	81a3      	strh	r3, [r4, #12]
 8016132:	9b00      	ldr	r3, [sp, #0]
 8016134:	6163      	str	r3, [r4, #20]
 8016136:	9b01      	ldr	r3, [sp, #4]
 8016138:	6120      	str	r0, [r4, #16]
 801613a:	b15b      	cbz	r3, 8016154 <__smakebuf_r+0x74>
 801613c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016140:	4630      	mov	r0, r6
 8016142:	f000 f885 	bl	8016250 <_isatty_r>
 8016146:	b128      	cbz	r0, 8016154 <__smakebuf_r+0x74>
 8016148:	89a3      	ldrh	r3, [r4, #12]
 801614a:	f023 0303 	bic.w	r3, r3, #3
 801614e:	f043 0301 	orr.w	r3, r3, #1
 8016152:	81a3      	strh	r3, [r4, #12]
 8016154:	89a0      	ldrh	r0, [r4, #12]
 8016156:	4305      	orrs	r5, r0
 8016158:	81a5      	strh	r5, [r4, #12]
 801615a:	e7cd      	b.n	80160f8 <__smakebuf_r+0x18>
 801615c:	08015eed 	.word	0x08015eed

08016160 <memmove>:
 8016160:	4288      	cmp	r0, r1
 8016162:	b510      	push	{r4, lr}
 8016164:	eb01 0402 	add.w	r4, r1, r2
 8016168:	d902      	bls.n	8016170 <memmove+0x10>
 801616a:	4284      	cmp	r4, r0
 801616c:	4623      	mov	r3, r4
 801616e:	d807      	bhi.n	8016180 <memmove+0x20>
 8016170:	1e43      	subs	r3, r0, #1
 8016172:	42a1      	cmp	r1, r4
 8016174:	d008      	beq.n	8016188 <memmove+0x28>
 8016176:	f811 2b01 	ldrb.w	r2, [r1], #1
 801617a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801617e:	e7f8      	b.n	8016172 <memmove+0x12>
 8016180:	4402      	add	r2, r0
 8016182:	4601      	mov	r1, r0
 8016184:	428a      	cmp	r2, r1
 8016186:	d100      	bne.n	801618a <memmove+0x2a>
 8016188:	bd10      	pop	{r4, pc}
 801618a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801618e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8016192:	e7f7      	b.n	8016184 <memmove+0x24>

08016194 <_malloc_usable_size_r>:
 8016194:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016198:	1f18      	subs	r0, r3, #4
 801619a:	2b00      	cmp	r3, #0
 801619c:	bfbc      	itt	lt
 801619e:	580b      	ldrlt	r3, [r1, r0]
 80161a0:	18c0      	addlt	r0, r0, r3
 80161a2:	4770      	bx	lr

080161a4 <_raise_r>:
 80161a4:	291f      	cmp	r1, #31
 80161a6:	b538      	push	{r3, r4, r5, lr}
 80161a8:	4604      	mov	r4, r0
 80161aa:	460d      	mov	r5, r1
 80161ac:	d904      	bls.n	80161b8 <_raise_r+0x14>
 80161ae:	2316      	movs	r3, #22
 80161b0:	6003      	str	r3, [r0, #0]
 80161b2:	f04f 30ff 	mov.w	r0, #4294967295
 80161b6:	bd38      	pop	{r3, r4, r5, pc}
 80161b8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80161ba:	b112      	cbz	r2, 80161c2 <_raise_r+0x1e>
 80161bc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80161c0:	b94b      	cbnz	r3, 80161d6 <_raise_r+0x32>
 80161c2:	4620      	mov	r0, r4
 80161c4:	f000 f830 	bl	8016228 <_getpid_r>
 80161c8:	462a      	mov	r2, r5
 80161ca:	4601      	mov	r1, r0
 80161cc:	4620      	mov	r0, r4
 80161ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80161d2:	f000 b817 	b.w	8016204 <_kill_r>
 80161d6:	2b01      	cmp	r3, #1
 80161d8:	d00a      	beq.n	80161f0 <_raise_r+0x4c>
 80161da:	1c59      	adds	r1, r3, #1
 80161dc:	d103      	bne.n	80161e6 <_raise_r+0x42>
 80161de:	2316      	movs	r3, #22
 80161e0:	6003      	str	r3, [r0, #0]
 80161e2:	2001      	movs	r0, #1
 80161e4:	e7e7      	b.n	80161b6 <_raise_r+0x12>
 80161e6:	2400      	movs	r4, #0
 80161e8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80161ec:	4628      	mov	r0, r5
 80161ee:	4798      	blx	r3
 80161f0:	2000      	movs	r0, #0
 80161f2:	e7e0      	b.n	80161b6 <_raise_r+0x12>

080161f4 <raise>:
 80161f4:	4b02      	ldr	r3, [pc, #8]	; (8016200 <raise+0xc>)
 80161f6:	4601      	mov	r1, r0
 80161f8:	6818      	ldr	r0, [r3, #0]
 80161fa:	f7ff bfd3 	b.w	80161a4 <_raise_r>
 80161fe:	bf00      	nop
 8016200:	2000045c 	.word	0x2000045c

08016204 <_kill_r>:
 8016204:	b538      	push	{r3, r4, r5, lr}
 8016206:	4d07      	ldr	r5, [pc, #28]	; (8016224 <_kill_r+0x20>)
 8016208:	2300      	movs	r3, #0
 801620a:	4604      	mov	r4, r0
 801620c:	4608      	mov	r0, r1
 801620e:	4611      	mov	r1, r2
 8016210:	602b      	str	r3, [r5, #0]
 8016212:	f000 ff93 	bl	801713c <_kill>
 8016216:	1c43      	adds	r3, r0, #1
 8016218:	d102      	bne.n	8016220 <_kill_r+0x1c>
 801621a:	682b      	ldr	r3, [r5, #0]
 801621c:	b103      	cbz	r3, 8016220 <_kill_r+0x1c>
 801621e:	6023      	str	r3, [r4, #0]
 8016220:	bd38      	pop	{r3, r4, r5, pc}
 8016222:	bf00      	nop
 8016224:	2000a314 	.word	0x2000a314

08016228 <_getpid_r>:
 8016228:	f000 bf78 	b.w	801711c <_getpid>

0801622c <_fstat_r>:
 801622c:	b538      	push	{r3, r4, r5, lr}
 801622e:	4d07      	ldr	r5, [pc, #28]	; (801624c <_fstat_r+0x20>)
 8016230:	2300      	movs	r3, #0
 8016232:	4604      	mov	r4, r0
 8016234:	4608      	mov	r0, r1
 8016236:	4611      	mov	r1, r2
 8016238:	602b      	str	r3, [r5, #0]
 801623a:	f000 ff67 	bl	801710c <_fstat>
 801623e:	1c43      	adds	r3, r0, #1
 8016240:	d102      	bne.n	8016248 <_fstat_r+0x1c>
 8016242:	682b      	ldr	r3, [r5, #0]
 8016244:	b103      	cbz	r3, 8016248 <_fstat_r+0x1c>
 8016246:	6023      	str	r3, [r4, #0]
 8016248:	bd38      	pop	{r3, r4, r5, pc}
 801624a:	bf00      	nop
 801624c:	2000a314 	.word	0x2000a314

08016250 <_isatty_r>:
 8016250:	b538      	push	{r3, r4, r5, lr}
 8016252:	4d06      	ldr	r5, [pc, #24]	; (801626c <_isatty_r+0x1c>)
 8016254:	2300      	movs	r3, #0
 8016256:	4604      	mov	r4, r0
 8016258:	4608      	mov	r0, r1
 801625a:	602b      	str	r3, [r5, #0]
 801625c:	f000 ff66 	bl	801712c <_isatty>
 8016260:	1c43      	adds	r3, r0, #1
 8016262:	d102      	bne.n	801626a <_isatty_r+0x1a>
 8016264:	682b      	ldr	r3, [r5, #0]
 8016266:	b103      	cbz	r3, 801626a <_isatty_r+0x1a>
 8016268:	6023      	str	r3, [r4, #0]
 801626a:	bd38      	pop	{r3, r4, r5, pc}
 801626c:	2000a314 	.word	0x2000a314

08016270 <pow>:
 8016270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016272:	ed2d 8b02 	vpush	{d8}
 8016276:	eeb0 8a40 	vmov.f32	s16, s0
 801627a:	eef0 8a60 	vmov.f32	s17, s1
 801627e:	ec55 4b11 	vmov	r4, r5, d1
 8016282:	f000 f891 	bl	80163a8 <__ieee754_pow>
 8016286:	4622      	mov	r2, r4
 8016288:	462b      	mov	r3, r5
 801628a:	4620      	mov	r0, r4
 801628c:	4629      	mov	r1, r5
 801628e:	ec57 6b10 	vmov	r6, r7, d0
 8016292:	f7ea fc7b 	bl	8000b8c <__aeabi_dcmpun>
 8016296:	2800      	cmp	r0, #0
 8016298:	d13b      	bne.n	8016312 <pow+0xa2>
 801629a:	ec51 0b18 	vmov	r0, r1, d8
 801629e:	2200      	movs	r2, #0
 80162a0:	2300      	movs	r3, #0
 80162a2:	f7ea fc41 	bl	8000b28 <__aeabi_dcmpeq>
 80162a6:	b1b8      	cbz	r0, 80162d8 <pow+0x68>
 80162a8:	2200      	movs	r2, #0
 80162aa:	2300      	movs	r3, #0
 80162ac:	4620      	mov	r0, r4
 80162ae:	4629      	mov	r1, r5
 80162b0:	f7ea fc3a 	bl	8000b28 <__aeabi_dcmpeq>
 80162b4:	2800      	cmp	r0, #0
 80162b6:	d146      	bne.n	8016346 <pow+0xd6>
 80162b8:	ec45 4b10 	vmov	d0, r4, r5
 80162bc:	f000 fe8d 	bl	8016fda <finite>
 80162c0:	b338      	cbz	r0, 8016312 <pow+0xa2>
 80162c2:	2200      	movs	r2, #0
 80162c4:	2300      	movs	r3, #0
 80162c6:	4620      	mov	r0, r4
 80162c8:	4629      	mov	r1, r5
 80162ca:	f7ea fc37 	bl	8000b3c <__aeabi_dcmplt>
 80162ce:	b300      	cbz	r0, 8016312 <pow+0xa2>
 80162d0:	f7fa fe8e 	bl	8010ff0 <__errno>
 80162d4:	2322      	movs	r3, #34	; 0x22
 80162d6:	e01b      	b.n	8016310 <pow+0xa0>
 80162d8:	ec47 6b10 	vmov	d0, r6, r7
 80162dc:	f000 fe7d 	bl	8016fda <finite>
 80162e0:	b9e0      	cbnz	r0, 801631c <pow+0xac>
 80162e2:	eeb0 0a48 	vmov.f32	s0, s16
 80162e6:	eef0 0a68 	vmov.f32	s1, s17
 80162ea:	f000 fe76 	bl	8016fda <finite>
 80162ee:	b1a8      	cbz	r0, 801631c <pow+0xac>
 80162f0:	ec45 4b10 	vmov	d0, r4, r5
 80162f4:	f000 fe71 	bl	8016fda <finite>
 80162f8:	b180      	cbz	r0, 801631c <pow+0xac>
 80162fa:	4632      	mov	r2, r6
 80162fc:	463b      	mov	r3, r7
 80162fe:	4630      	mov	r0, r6
 8016300:	4639      	mov	r1, r7
 8016302:	f7ea fc43 	bl	8000b8c <__aeabi_dcmpun>
 8016306:	2800      	cmp	r0, #0
 8016308:	d0e2      	beq.n	80162d0 <pow+0x60>
 801630a:	f7fa fe71 	bl	8010ff0 <__errno>
 801630e:	2321      	movs	r3, #33	; 0x21
 8016310:	6003      	str	r3, [r0, #0]
 8016312:	ecbd 8b02 	vpop	{d8}
 8016316:	ec47 6b10 	vmov	d0, r6, r7
 801631a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801631c:	2200      	movs	r2, #0
 801631e:	2300      	movs	r3, #0
 8016320:	4630      	mov	r0, r6
 8016322:	4639      	mov	r1, r7
 8016324:	f7ea fc00 	bl	8000b28 <__aeabi_dcmpeq>
 8016328:	2800      	cmp	r0, #0
 801632a:	d0f2      	beq.n	8016312 <pow+0xa2>
 801632c:	eeb0 0a48 	vmov.f32	s0, s16
 8016330:	eef0 0a68 	vmov.f32	s1, s17
 8016334:	f000 fe51 	bl	8016fda <finite>
 8016338:	2800      	cmp	r0, #0
 801633a:	d0ea      	beq.n	8016312 <pow+0xa2>
 801633c:	ec45 4b10 	vmov	d0, r4, r5
 8016340:	f000 fe4b 	bl	8016fda <finite>
 8016344:	e7c3      	b.n	80162ce <pow+0x5e>
 8016346:	4f01      	ldr	r7, [pc, #4]	; (801634c <pow+0xdc>)
 8016348:	2600      	movs	r6, #0
 801634a:	e7e2      	b.n	8016312 <pow+0xa2>
 801634c:	3ff00000 	.word	0x3ff00000

08016350 <sqrt>:
 8016350:	b538      	push	{r3, r4, r5, lr}
 8016352:	ed2d 8b02 	vpush	{d8}
 8016356:	ec55 4b10 	vmov	r4, r5, d0
 801635a:	f000 fd53 	bl	8016e04 <__ieee754_sqrt>
 801635e:	4622      	mov	r2, r4
 8016360:	462b      	mov	r3, r5
 8016362:	4620      	mov	r0, r4
 8016364:	4629      	mov	r1, r5
 8016366:	eeb0 8a40 	vmov.f32	s16, s0
 801636a:	eef0 8a60 	vmov.f32	s17, s1
 801636e:	f7ea fc0d 	bl	8000b8c <__aeabi_dcmpun>
 8016372:	b990      	cbnz	r0, 801639a <sqrt+0x4a>
 8016374:	2200      	movs	r2, #0
 8016376:	2300      	movs	r3, #0
 8016378:	4620      	mov	r0, r4
 801637a:	4629      	mov	r1, r5
 801637c:	f7ea fbde 	bl	8000b3c <__aeabi_dcmplt>
 8016380:	b158      	cbz	r0, 801639a <sqrt+0x4a>
 8016382:	f7fa fe35 	bl	8010ff0 <__errno>
 8016386:	2321      	movs	r3, #33	; 0x21
 8016388:	6003      	str	r3, [r0, #0]
 801638a:	2200      	movs	r2, #0
 801638c:	2300      	movs	r3, #0
 801638e:	4610      	mov	r0, r2
 8016390:	4619      	mov	r1, r3
 8016392:	f7ea fa8b 	bl	80008ac <__aeabi_ddiv>
 8016396:	ec41 0b18 	vmov	d8, r0, r1
 801639a:	eeb0 0a48 	vmov.f32	s0, s16
 801639e:	eef0 0a68 	vmov.f32	s1, s17
 80163a2:	ecbd 8b02 	vpop	{d8}
 80163a6:	bd38      	pop	{r3, r4, r5, pc}

080163a8 <__ieee754_pow>:
 80163a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163ac:	ed2d 8b06 	vpush	{d8-d10}
 80163b0:	b089      	sub	sp, #36	; 0x24
 80163b2:	ed8d 1b00 	vstr	d1, [sp]
 80163b6:	e9dd 2900 	ldrd	r2, r9, [sp]
 80163ba:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80163be:	ea58 0102 	orrs.w	r1, r8, r2
 80163c2:	ec57 6b10 	vmov	r6, r7, d0
 80163c6:	d115      	bne.n	80163f4 <__ieee754_pow+0x4c>
 80163c8:	19b3      	adds	r3, r6, r6
 80163ca:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 80163ce:	4152      	adcs	r2, r2
 80163d0:	4299      	cmp	r1, r3
 80163d2:	4b89      	ldr	r3, [pc, #548]	; (80165f8 <__ieee754_pow+0x250>)
 80163d4:	4193      	sbcs	r3, r2
 80163d6:	f080 84d2 	bcs.w	8016d7e <__ieee754_pow+0x9d6>
 80163da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80163de:	4630      	mov	r0, r6
 80163e0:	4639      	mov	r1, r7
 80163e2:	f7e9 ff83 	bl	80002ec <__adddf3>
 80163e6:	ec41 0b10 	vmov	d0, r0, r1
 80163ea:	b009      	add	sp, #36	; 0x24
 80163ec:	ecbd 8b06 	vpop	{d8-d10}
 80163f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80163f4:	4b81      	ldr	r3, [pc, #516]	; (80165fc <__ieee754_pow+0x254>)
 80163f6:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 80163fa:	429c      	cmp	r4, r3
 80163fc:	ee10 aa10 	vmov	sl, s0
 8016400:	463d      	mov	r5, r7
 8016402:	dc06      	bgt.n	8016412 <__ieee754_pow+0x6a>
 8016404:	d101      	bne.n	801640a <__ieee754_pow+0x62>
 8016406:	2e00      	cmp	r6, #0
 8016408:	d1e7      	bne.n	80163da <__ieee754_pow+0x32>
 801640a:	4598      	cmp	r8, r3
 801640c:	dc01      	bgt.n	8016412 <__ieee754_pow+0x6a>
 801640e:	d10f      	bne.n	8016430 <__ieee754_pow+0x88>
 8016410:	b172      	cbz	r2, 8016430 <__ieee754_pow+0x88>
 8016412:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8016416:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 801641a:	ea55 050a 	orrs.w	r5, r5, sl
 801641e:	d1dc      	bne.n	80163da <__ieee754_pow+0x32>
 8016420:	e9dd 3200 	ldrd	r3, r2, [sp]
 8016424:	18db      	adds	r3, r3, r3
 8016426:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 801642a:	4152      	adcs	r2, r2
 801642c:	429d      	cmp	r5, r3
 801642e:	e7d0      	b.n	80163d2 <__ieee754_pow+0x2a>
 8016430:	2d00      	cmp	r5, #0
 8016432:	da3b      	bge.n	80164ac <__ieee754_pow+0x104>
 8016434:	4b72      	ldr	r3, [pc, #456]	; (8016600 <__ieee754_pow+0x258>)
 8016436:	4598      	cmp	r8, r3
 8016438:	dc51      	bgt.n	80164de <__ieee754_pow+0x136>
 801643a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 801643e:	4598      	cmp	r8, r3
 8016440:	f340 84ac 	ble.w	8016d9c <__ieee754_pow+0x9f4>
 8016444:	ea4f 5328 	mov.w	r3, r8, asr #20
 8016448:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801644c:	2b14      	cmp	r3, #20
 801644e:	dd0f      	ble.n	8016470 <__ieee754_pow+0xc8>
 8016450:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8016454:	fa22 f103 	lsr.w	r1, r2, r3
 8016458:	fa01 f303 	lsl.w	r3, r1, r3
 801645c:	4293      	cmp	r3, r2
 801645e:	f040 849d 	bne.w	8016d9c <__ieee754_pow+0x9f4>
 8016462:	f001 0101 	and.w	r1, r1, #1
 8016466:	f1c1 0302 	rsb	r3, r1, #2
 801646a:	9304      	str	r3, [sp, #16]
 801646c:	b182      	cbz	r2, 8016490 <__ieee754_pow+0xe8>
 801646e:	e05f      	b.n	8016530 <__ieee754_pow+0x188>
 8016470:	2a00      	cmp	r2, #0
 8016472:	d15b      	bne.n	801652c <__ieee754_pow+0x184>
 8016474:	f1c3 0314 	rsb	r3, r3, #20
 8016478:	fa48 f103 	asr.w	r1, r8, r3
 801647c:	fa01 f303 	lsl.w	r3, r1, r3
 8016480:	4543      	cmp	r3, r8
 8016482:	f040 8488 	bne.w	8016d96 <__ieee754_pow+0x9ee>
 8016486:	f001 0101 	and.w	r1, r1, #1
 801648a:	f1c1 0302 	rsb	r3, r1, #2
 801648e:	9304      	str	r3, [sp, #16]
 8016490:	4b5c      	ldr	r3, [pc, #368]	; (8016604 <__ieee754_pow+0x25c>)
 8016492:	4598      	cmp	r8, r3
 8016494:	d132      	bne.n	80164fc <__ieee754_pow+0x154>
 8016496:	f1b9 0f00 	cmp.w	r9, #0
 801649a:	f280 8478 	bge.w	8016d8e <__ieee754_pow+0x9e6>
 801649e:	4959      	ldr	r1, [pc, #356]	; (8016604 <__ieee754_pow+0x25c>)
 80164a0:	4632      	mov	r2, r6
 80164a2:	463b      	mov	r3, r7
 80164a4:	2000      	movs	r0, #0
 80164a6:	f7ea fa01 	bl	80008ac <__aeabi_ddiv>
 80164aa:	e79c      	b.n	80163e6 <__ieee754_pow+0x3e>
 80164ac:	2300      	movs	r3, #0
 80164ae:	9304      	str	r3, [sp, #16]
 80164b0:	2a00      	cmp	r2, #0
 80164b2:	d13d      	bne.n	8016530 <__ieee754_pow+0x188>
 80164b4:	4b51      	ldr	r3, [pc, #324]	; (80165fc <__ieee754_pow+0x254>)
 80164b6:	4598      	cmp	r8, r3
 80164b8:	d1ea      	bne.n	8016490 <__ieee754_pow+0xe8>
 80164ba:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80164be:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80164c2:	ea53 030a 	orrs.w	r3, r3, sl
 80164c6:	f000 845a 	beq.w	8016d7e <__ieee754_pow+0x9d6>
 80164ca:	4b4f      	ldr	r3, [pc, #316]	; (8016608 <__ieee754_pow+0x260>)
 80164cc:	429c      	cmp	r4, r3
 80164ce:	dd08      	ble.n	80164e2 <__ieee754_pow+0x13a>
 80164d0:	f1b9 0f00 	cmp.w	r9, #0
 80164d4:	f2c0 8457 	blt.w	8016d86 <__ieee754_pow+0x9de>
 80164d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80164dc:	e783      	b.n	80163e6 <__ieee754_pow+0x3e>
 80164de:	2302      	movs	r3, #2
 80164e0:	e7e5      	b.n	80164ae <__ieee754_pow+0x106>
 80164e2:	f1b9 0f00 	cmp.w	r9, #0
 80164e6:	f04f 0000 	mov.w	r0, #0
 80164ea:	f04f 0100 	mov.w	r1, #0
 80164ee:	f6bf af7a 	bge.w	80163e6 <__ieee754_pow+0x3e>
 80164f2:	e9dd 0300 	ldrd	r0, r3, [sp]
 80164f6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80164fa:	e774      	b.n	80163e6 <__ieee754_pow+0x3e>
 80164fc:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8016500:	d106      	bne.n	8016510 <__ieee754_pow+0x168>
 8016502:	4632      	mov	r2, r6
 8016504:	463b      	mov	r3, r7
 8016506:	4630      	mov	r0, r6
 8016508:	4639      	mov	r1, r7
 801650a:	f7ea f8a5 	bl	8000658 <__aeabi_dmul>
 801650e:	e76a      	b.n	80163e6 <__ieee754_pow+0x3e>
 8016510:	4b3e      	ldr	r3, [pc, #248]	; (801660c <__ieee754_pow+0x264>)
 8016512:	4599      	cmp	r9, r3
 8016514:	d10c      	bne.n	8016530 <__ieee754_pow+0x188>
 8016516:	2d00      	cmp	r5, #0
 8016518:	db0a      	blt.n	8016530 <__ieee754_pow+0x188>
 801651a:	ec47 6b10 	vmov	d0, r6, r7
 801651e:	b009      	add	sp, #36	; 0x24
 8016520:	ecbd 8b06 	vpop	{d8-d10}
 8016524:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016528:	f000 bc6c 	b.w	8016e04 <__ieee754_sqrt>
 801652c:	2300      	movs	r3, #0
 801652e:	9304      	str	r3, [sp, #16]
 8016530:	ec47 6b10 	vmov	d0, r6, r7
 8016534:	f000 fd48 	bl	8016fc8 <fabs>
 8016538:	ec51 0b10 	vmov	r0, r1, d0
 801653c:	f1ba 0f00 	cmp.w	sl, #0
 8016540:	d129      	bne.n	8016596 <__ieee754_pow+0x1ee>
 8016542:	b124      	cbz	r4, 801654e <__ieee754_pow+0x1a6>
 8016544:	4b2f      	ldr	r3, [pc, #188]	; (8016604 <__ieee754_pow+0x25c>)
 8016546:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 801654a:	429a      	cmp	r2, r3
 801654c:	d123      	bne.n	8016596 <__ieee754_pow+0x1ee>
 801654e:	f1b9 0f00 	cmp.w	r9, #0
 8016552:	da05      	bge.n	8016560 <__ieee754_pow+0x1b8>
 8016554:	4602      	mov	r2, r0
 8016556:	460b      	mov	r3, r1
 8016558:	2000      	movs	r0, #0
 801655a:	492a      	ldr	r1, [pc, #168]	; (8016604 <__ieee754_pow+0x25c>)
 801655c:	f7ea f9a6 	bl	80008ac <__aeabi_ddiv>
 8016560:	2d00      	cmp	r5, #0
 8016562:	f6bf af40 	bge.w	80163e6 <__ieee754_pow+0x3e>
 8016566:	9b04      	ldr	r3, [sp, #16]
 8016568:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801656c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8016570:	4323      	orrs	r3, r4
 8016572:	d108      	bne.n	8016586 <__ieee754_pow+0x1de>
 8016574:	4602      	mov	r2, r0
 8016576:	460b      	mov	r3, r1
 8016578:	4610      	mov	r0, r2
 801657a:	4619      	mov	r1, r3
 801657c:	f7e9 feb4 	bl	80002e8 <__aeabi_dsub>
 8016580:	4602      	mov	r2, r0
 8016582:	460b      	mov	r3, r1
 8016584:	e78f      	b.n	80164a6 <__ieee754_pow+0xfe>
 8016586:	9b04      	ldr	r3, [sp, #16]
 8016588:	2b01      	cmp	r3, #1
 801658a:	f47f af2c 	bne.w	80163e6 <__ieee754_pow+0x3e>
 801658e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016592:	4619      	mov	r1, r3
 8016594:	e727      	b.n	80163e6 <__ieee754_pow+0x3e>
 8016596:	0feb      	lsrs	r3, r5, #31
 8016598:	3b01      	subs	r3, #1
 801659a:	9306      	str	r3, [sp, #24]
 801659c:	9a06      	ldr	r2, [sp, #24]
 801659e:	9b04      	ldr	r3, [sp, #16]
 80165a0:	4313      	orrs	r3, r2
 80165a2:	d102      	bne.n	80165aa <__ieee754_pow+0x202>
 80165a4:	4632      	mov	r2, r6
 80165a6:	463b      	mov	r3, r7
 80165a8:	e7e6      	b.n	8016578 <__ieee754_pow+0x1d0>
 80165aa:	4b19      	ldr	r3, [pc, #100]	; (8016610 <__ieee754_pow+0x268>)
 80165ac:	4598      	cmp	r8, r3
 80165ae:	f340 80fb 	ble.w	80167a8 <__ieee754_pow+0x400>
 80165b2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80165b6:	4598      	cmp	r8, r3
 80165b8:	4b13      	ldr	r3, [pc, #76]	; (8016608 <__ieee754_pow+0x260>)
 80165ba:	dd0c      	ble.n	80165d6 <__ieee754_pow+0x22e>
 80165bc:	429c      	cmp	r4, r3
 80165be:	dc0f      	bgt.n	80165e0 <__ieee754_pow+0x238>
 80165c0:	f1b9 0f00 	cmp.w	r9, #0
 80165c4:	da0f      	bge.n	80165e6 <__ieee754_pow+0x23e>
 80165c6:	2000      	movs	r0, #0
 80165c8:	b009      	add	sp, #36	; 0x24
 80165ca:	ecbd 8b06 	vpop	{d8-d10}
 80165ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165d2:	f000 bcf0 	b.w	8016fb6 <__math_oflow>
 80165d6:	429c      	cmp	r4, r3
 80165d8:	dbf2      	blt.n	80165c0 <__ieee754_pow+0x218>
 80165da:	4b0a      	ldr	r3, [pc, #40]	; (8016604 <__ieee754_pow+0x25c>)
 80165dc:	429c      	cmp	r4, r3
 80165de:	dd19      	ble.n	8016614 <__ieee754_pow+0x26c>
 80165e0:	f1b9 0f00 	cmp.w	r9, #0
 80165e4:	dcef      	bgt.n	80165c6 <__ieee754_pow+0x21e>
 80165e6:	2000      	movs	r0, #0
 80165e8:	b009      	add	sp, #36	; 0x24
 80165ea:	ecbd 8b06 	vpop	{d8-d10}
 80165ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80165f2:	f000 bcd7 	b.w	8016fa4 <__math_uflow>
 80165f6:	bf00      	nop
 80165f8:	fff00000 	.word	0xfff00000
 80165fc:	7ff00000 	.word	0x7ff00000
 8016600:	433fffff 	.word	0x433fffff
 8016604:	3ff00000 	.word	0x3ff00000
 8016608:	3fefffff 	.word	0x3fefffff
 801660c:	3fe00000 	.word	0x3fe00000
 8016610:	41e00000 	.word	0x41e00000
 8016614:	4b60      	ldr	r3, [pc, #384]	; (8016798 <__ieee754_pow+0x3f0>)
 8016616:	2200      	movs	r2, #0
 8016618:	f7e9 fe66 	bl	80002e8 <__aeabi_dsub>
 801661c:	a354      	add	r3, pc, #336	; (adr r3, 8016770 <__ieee754_pow+0x3c8>)
 801661e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016622:	4604      	mov	r4, r0
 8016624:	460d      	mov	r5, r1
 8016626:	f7ea f817 	bl	8000658 <__aeabi_dmul>
 801662a:	a353      	add	r3, pc, #332	; (adr r3, 8016778 <__ieee754_pow+0x3d0>)
 801662c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016630:	4606      	mov	r6, r0
 8016632:	460f      	mov	r7, r1
 8016634:	4620      	mov	r0, r4
 8016636:	4629      	mov	r1, r5
 8016638:	f7ea f80e 	bl	8000658 <__aeabi_dmul>
 801663c:	4b57      	ldr	r3, [pc, #348]	; (801679c <__ieee754_pow+0x3f4>)
 801663e:	4682      	mov	sl, r0
 8016640:	468b      	mov	fp, r1
 8016642:	2200      	movs	r2, #0
 8016644:	4620      	mov	r0, r4
 8016646:	4629      	mov	r1, r5
 8016648:	f7ea f806 	bl	8000658 <__aeabi_dmul>
 801664c:	4602      	mov	r2, r0
 801664e:	460b      	mov	r3, r1
 8016650:	a14b      	add	r1, pc, #300	; (adr r1, 8016780 <__ieee754_pow+0x3d8>)
 8016652:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016656:	f7e9 fe47 	bl	80002e8 <__aeabi_dsub>
 801665a:	4622      	mov	r2, r4
 801665c:	462b      	mov	r3, r5
 801665e:	f7e9 fffb 	bl	8000658 <__aeabi_dmul>
 8016662:	4602      	mov	r2, r0
 8016664:	460b      	mov	r3, r1
 8016666:	2000      	movs	r0, #0
 8016668:	494d      	ldr	r1, [pc, #308]	; (80167a0 <__ieee754_pow+0x3f8>)
 801666a:	f7e9 fe3d 	bl	80002e8 <__aeabi_dsub>
 801666e:	4622      	mov	r2, r4
 8016670:	4680      	mov	r8, r0
 8016672:	4689      	mov	r9, r1
 8016674:	462b      	mov	r3, r5
 8016676:	4620      	mov	r0, r4
 8016678:	4629      	mov	r1, r5
 801667a:	f7e9 ffed 	bl	8000658 <__aeabi_dmul>
 801667e:	4602      	mov	r2, r0
 8016680:	460b      	mov	r3, r1
 8016682:	4640      	mov	r0, r8
 8016684:	4649      	mov	r1, r9
 8016686:	f7e9 ffe7 	bl	8000658 <__aeabi_dmul>
 801668a:	a33f      	add	r3, pc, #252	; (adr r3, 8016788 <__ieee754_pow+0x3e0>)
 801668c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016690:	f7e9 ffe2 	bl	8000658 <__aeabi_dmul>
 8016694:	4602      	mov	r2, r0
 8016696:	460b      	mov	r3, r1
 8016698:	4650      	mov	r0, sl
 801669a:	4659      	mov	r1, fp
 801669c:	f7e9 fe24 	bl	80002e8 <__aeabi_dsub>
 80166a0:	4602      	mov	r2, r0
 80166a2:	460b      	mov	r3, r1
 80166a4:	4680      	mov	r8, r0
 80166a6:	4689      	mov	r9, r1
 80166a8:	4630      	mov	r0, r6
 80166aa:	4639      	mov	r1, r7
 80166ac:	f7e9 fe1e 	bl	80002ec <__adddf3>
 80166b0:	2000      	movs	r0, #0
 80166b2:	4632      	mov	r2, r6
 80166b4:	463b      	mov	r3, r7
 80166b6:	4604      	mov	r4, r0
 80166b8:	460d      	mov	r5, r1
 80166ba:	f7e9 fe15 	bl	80002e8 <__aeabi_dsub>
 80166be:	4602      	mov	r2, r0
 80166c0:	460b      	mov	r3, r1
 80166c2:	4640      	mov	r0, r8
 80166c4:	4649      	mov	r1, r9
 80166c6:	f7e9 fe0f 	bl	80002e8 <__aeabi_dsub>
 80166ca:	9b04      	ldr	r3, [sp, #16]
 80166cc:	9a06      	ldr	r2, [sp, #24]
 80166ce:	3b01      	subs	r3, #1
 80166d0:	4313      	orrs	r3, r2
 80166d2:	4682      	mov	sl, r0
 80166d4:	468b      	mov	fp, r1
 80166d6:	f040 81e7 	bne.w	8016aa8 <__ieee754_pow+0x700>
 80166da:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8016790 <__ieee754_pow+0x3e8>
 80166de:	eeb0 8a47 	vmov.f32	s16, s14
 80166e2:	eef0 8a67 	vmov.f32	s17, s15
 80166e6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80166ea:	2600      	movs	r6, #0
 80166ec:	4632      	mov	r2, r6
 80166ee:	463b      	mov	r3, r7
 80166f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80166f4:	f7e9 fdf8 	bl	80002e8 <__aeabi_dsub>
 80166f8:	4622      	mov	r2, r4
 80166fa:	462b      	mov	r3, r5
 80166fc:	f7e9 ffac 	bl	8000658 <__aeabi_dmul>
 8016700:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016704:	4680      	mov	r8, r0
 8016706:	4689      	mov	r9, r1
 8016708:	4650      	mov	r0, sl
 801670a:	4659      	mov	r1, fp
 801670c:	f7e9 ffa4 	bl	8000658 <__aeabi_dmul>
 8016710:	4602      	mov	r2, r0
 8016712:	460b      	mov	r3, r1
 8016714:	4640      	mov	r0, r8
 8016716:	4649      	mov	r1, r9
 8016718:	f7e9 fde8 	bl	80002ec <__adddf3>
 801671c:	4632      	mov	r2, r6
 801671e:	463b      	mov	r3, r7
 8016720:	4680      	mov	r8, r0
 8016722:	4689      	mov	r9, r1
 8016724:	4620      	mov	r0, r4
 8016726:	4629      	mov	r1, r5
 8016728:	f7e9 ff96 	bl	8000658 <__aeabi_dmul>
 801672c:	460b      	mov	r3, r1
 801672e:	4604      	mov	r4, r0
 8016730:	460d      	mov	r5, r1
 8016732:	4602      	mov	r2, r0
 8016734:	4649      	mov	r1, r9
 8016736:	4640      	mov	r0, r8
 8016738:	f7e9 fdd8 	bl	80002ec <__adddf3>
 801673c:	4b19      	ldr	r3, [pc, #100]	; (80167a4 <__ieee754_pow+0x3fc>)
 801673e:	4299      	cmp	r1, r3
 8016740:	ec45 4b19 	vmov	d9, r4, r5
 8016744:	4606      	mov	r6, r0
 8016746:	460f      	mov	r7, r1
 8016748:	468b      	mov	fp, r1
 801674a:	f340 82f1 	ble.w	8016d30 <__ieee754_pow+0x988>
 801674e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8016752:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8016756:	4303      	orrs	r3, r0
 8016758:	f000 81e4 	beq.w	8016b24 <__ieee754_pow+0x77c>
 801675c:	ec51 0b18 	vmov	r0, r1, d8
 8016760:	2200      	movs	r2, #0
 8016762:	2300      	movs	r3, #0
 8016764:	f7ea f9ea 	bl	8000b3c <__aeabi_dcmplt>
 8016768:	3800      	subs	r0, #0
 801676a:	bf18      	it	ne
 801676c:	2001      	movne	r0, #1
 801676e:	e72b      	b.n	80165c8 <__ieee754_pow+0x220>
 8016770:	60000000 	.word	0x60000000
 8016774:	3ff71547 	.word	0x3ff71547
 8016778:	f85ddf44 	.word	0xf85ddf44
 801677c:	3e54ae0b 	.word	0x3e54ae0b
 8016780:	55555555 	.word	0x55555555
 8016784:	3fd55555 	.word	0x3fd55555
 8016788:	652b82fe 	.word	0x652b82fe
 801678c:	3ff71547 	.word	0x3ff71547
 8016790:	00000000 	.word	0x00000000
 8016794:	bff00000 	.word	0xbff00000
 8016798:	3ff00000 	.word	0x3ff00000
 801679c:	3fd00000 	.word	0x3fd00000
 80167a0:	3fe00000 	.word	0x3fe00000
 80167a4:	408fffff 	.word	0x408fffff
 80167a8:	4bd5      	ldr	r3, [pc, #852]	; (8016b00 <__ieee754_pow+0x758>)
 80167aa:	402b      	ands	r3, r5
 80167ac:	2200      	movs	r2, #0
 80167ae:	b92b      	cbnz	r3, 80167bc <__ieee754_pow+0x414>
 80167b0:	4bd4      	ldr	r3, [pc, #848]	; (8016b04 <__ieee754_pow+0x75c>)
 80167b2:	f7e9 ff51 	bl	8000658 <__aeabi_dmul>
 80167b6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80167ba:	460c      	mov	r4, r1
 80167bc:	1523      	asrs	r3, r4, #20
 80167be:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80167c2:	4413      	add	r3, r2
 80167c4:	9305      	str	r3, [sp, #20]
 80167c6:	4bd0      	ldr	r3, [pc, #832]	; (8016b08 <__ieee754_pow+0x760>)
 80167c8:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80167cc:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80167d0:	429c      	cmp	r4, r3
 80167d2:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80167d6:	dd08      	ble.n	80167ea <__ieee754_pow+0x442>
 80167d8:	4bcc      	ldr	r3, [pc, #816]	; (8016b0c <__ieee754_pow+0x764>)
 80167da:	429c      	cmp	r4, r3
 80167dc:	f340 8162 	ble.w	8016aa4 <__ieee754_pow+0x6fc>
 80167e0:	9b05      	ldr	r3, [sp, #20]
 80167e2:	3301      	adds	r3, #1
 80167e4:	9305      	str	r3, [sp, #20]
 80167e6:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80167ea:	2400      	movs	r4, #0
 80167ec:	00e3      	lsls	r3, r4, #3
 80167ee:	9307      	str	r3, [sp, #28]
 80167f0:	4bc7      	ldr	r3, [pc, #796]	; (8016b10 <__ieee754_pow+0x768>)
 80167f2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80167f6:	ed93 7b00 	vldr	d7, [r3]
 80167fa:	4629      	mov	r1, r5
 80167fc:	ec53 2b17 	vmov	r2, r3, d7
 8016800:	eeb0 9a47 	vmov.f32	s18, s14
 8016804:	eef0 9a67 	vmov.f32	s19, s15
 8016808:	4682      	mov	sl, r0
 801680a:	f7e9 fd6d 	bl	80002e8 <__aeabi_dsub>
 801680e:	4652      	mov	r2, sl
 8016810:	4606      	mov	r6, r0
 8016812:	460f      	mov	r7, r1
 8016814:	462b      	mov	r3, r5
 8016816:	ec51 0b19 	vmov	r0, r1, d9
 801681a:	f7e9 fd67 	bl	80002ec <__adddf3>
 801681e:	4602      	mov	r2, r0
 8016820:	460b      	mov	r3, r1
 8016822:	2000      	movs	r0, #0
 8016824:	49bb      	ldr	r1, [pc, #748]	; (8016b14 <__ieee754_pow+0x76c>)
 8016826:	f7ea f841 	bl	80008ac <__aeabi_ddiv>
 801682a:	ec41 0b1a 	vmov	d10, r0, r1
 801682e:	4602      	mov	r2, r0
 8016830:	460b      	mov	r3, r1
 8016832:	4630      	mov	r0, r6
 8016834:	4639      	mov	r1, r7
 8016836:	f7e9 ff0f 	bl	8000658 <__aeabi_dmul>
 801683a:	2300      	movs	r3, #0
 801683c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8016840:	9302      	str	r3, [sp, #8]
 8016842:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8016846:	46ab      	mov	fp, r5
 8016848:	106d      	asrs	r5, r5, #1
 801684a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 801684e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8016852:	ec41 0b18 	vmov	d8, r0, r1
 8016856:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 801685a:	2200      	movs	r2, #0
 801685c:	4640      	mov	r0, r8
 801685e:	4649      	mov	r1, r9
 8016860:	4614      	mov	r4, r2
 8016862:	461d      	mov	r5, r3
 8016864:	f7e9 fef8 	bl	8000658 <__aeabi_dmul>
 8016868:	4602      	mov	r2, r0
 801686a:	460b      	mov	r3, r1
 801686c:	4630      	mov	r0, r6
 801686e:	4639      	mov	r1, r7
 8016870:	f7e9 fd3a 	bl	80002e8 <__aeabi_dsub>
 8016874:	ec53 2b19 	vmov	r2, r3, d9
 8016878:	4606      	mov	r6, r0
 801687a:	460f      	mov	r7, r1
 801687c:	4620      	mov	r0, r4
 801687e:	4629      	mov	r1, r5
 8016880:	f7e9 fd32 	bl	80002e8 <__aeabi_dsub>
 8016884:	4602      	mov	r2, r0
 8016886:	460b      	mov	r3, r1
 8016888:	4650      	mov	r0, sl
 801688a:	4659      	mov	r1, fp
 801688c:	f7e9 fd2c 	bl	80002e8 <__aeabi_dsub>
 8016890:	4642      	mov	r2, r8
 8016892:	464b      	mov	r3, r9
 8016894:	f7e9 fee0 	bl	8000658 <__aeabi_dmul>
 8016898:	4602      	mov	r2, r0
 801689a:	460b      	mov	r3, r1
 801689c:	4630      	mov	r0, r6
 801689e:	4639      	mov	r1, r7
 80168a0:	f7e9 fd22 	bl	80002e8 <__aeabi_dsub>
 80168a4:	ec53 2b1a 	vmov	r2, r3, d10
 80168a8:	f7e9 fed6 	bl	8000658 <__aeabi_dmul>
 80168ac:	ec53 2b18 	vmov	r2, r3, d8
 80168b0:	ec41 0b19 	vmov	d9, r0, r1
 80168b4:	ec51 0b18 	vmov	r0, r1, d8
 80168b8:	f7e9 fece 	bl	8000658 <__aeabi_dmul>
 80168bc:	a37c      	add	r3, pc, #496	; (adr r3, 8016ab0 <__ieee754_pow+0x708>)
 80168be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168c2:	4604      	mov	r4, r0
 80168c4:	460d      	mov	r5, r1
 80168c6:	f7e9 fec7 	bl	8000658 <__aeabi_dmul>
 80168ca:	a37b      	add	r3, pc, #492	; (adr r3, 8016ab8 <__ieee754_pow+0x710>)
 80168cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168d0:	f7e9 fd0c 	bl	80002ec <__adddf3>
 80168d4:	4622      	mov	r2, r4
 80168d6:	462b      	mov	r3, r5
 80168d8:	f7e9 febe 	bl	8000658 <__aeabi_dmul>
 80168dc:	a378      	add	r3, pc, #480	; (adr r3, 8016ac0 <__ieee754_pow+0x718>)
 80168de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168e2:	f7e9 fd03 	bl	80002ec <__adddf3>
 80168e6:	4622      	mov	r2, r4
 80168e8:	462b      	mov	r3, r5
 80168ea:	f7e9 feb5 	bl	8000658 <__aeabi_dmul>
 80168ee:	a376      	add	r3, pc, #472	; (adr r3, 8016ac8 <__ieee754_pow+0x720>)
 80168f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168f4:	f7e9 fcfa 	bl	80002ec <__adddf3>
 80168f8:	4622      	mov	r2, r4
 80168fa:	462b      	mov	r3, r5
 80168fc:	f7e9 feac 	bl	8000658 <__aeabi_dmul>
 8016900:	a373      	add	r3, pc, #460	; (adr r3, 8016ad0 <__ieee754_pow+0x728>)
 8016902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016906:	f7e9 fcf1 	bl	80002ec <__adddf3>
 801690a:	4622      	mov	r2, r4
 801690c:	462b      	mov	r3, r5
 801690e:	f7e9 fea3 	bl	8000658 <__aeabi_dmul>
 8016912:	a371      	add	r3, pc, #452	; (adr r3, 8016ad8 <__ieee754_pow+0x730>)
 8016914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016918:	f7e9 fce8 	bl	80002ec <__adddf3>
 801691c:	4622      	mov	r2, r4
 801691e:	4606      	mov	r6, r0
 8016920:	460f      	mov	r7, r1
 8016922:	462b      	mov	r3, r5
 8016924:	4620      	mov	r0, r4
 8016926:	4629      	mov	r1, r5
 8016928:	f7e9 fe96 	bl	8000658 <__aeabi_dmul>
 801692c:	4602      	mov	r2, r0
 801692e:	460b      	mov	r3, r1
 8016930:	4630      	mov	r0, r6
 8016932:	4639      	mov	r1, r7
 8016934:	f7e9 fe90 	bl	8000658 <__aeabi_dmul>
 8016938:	4642      	mov	r2, r8
 801693a:	4604      	mov	r4, r0
 801693c:	460d      	mov	r5, r1
 801693e:	464b      	mov	r3, r9
 8016940:	ec51 0b18 	vmov	r0, r1, d8
 8016944:	f7e9 fcd2 	bl	80002ec <__adddf3>
 8016948:	ec53 2b19 	vmov	r2, r3, d9
 801694c:	f7e9 fe84 	bl	8000658 <__aeabi_dmul>
 8016950:	4622      	mov	r2, r4
 8016952:	462b      	mov	r3, r5
 8016954:	f7e9 fcca 	bl	80002ec <__adddf3>
 8016958:	4642      	mov	r2, r8
 801695a:	4682      	mov	sl, r0
 801695c:	468b      	mov	fp, r1
 801695e:	464b      	mov	r3, r9
 8016960:	4640      	mov	r0, r8
 8016962:	4649      	mov	r1, r9
 8016964:	f7e9 fe78 	bl	8000658 <__aeabi_dmul>
 8016968:	4b6b      	ldr	r3, [pc, #428]	; (8016b18 <__ieee754_pow+0x770>)
 801696a:	2200      	movs	r2, #0
 801696c:	4606      	mov	r6, r0
 801696e:	460f      	mov	r7, r1
 8016970:	f7e9 fcbc 	bl	80002ec <__adddf3>
 8016974:	4652      	mov	r2, sl
 8016976:	465b      	mov	r3, fp
 8016978:	f7e9 fcb8 	bl	80002ec <__adddf3>
 801697c:	2000      	movs	r0, #0
 801697e:	4604      	mov	r4, r0
 8016980:	460d      	mov	r5, r1
 8016982:	4602      	mov	r2, r0
 8016984:	460b      	mov	r3, r1
 8016986:	4640      	mov	r0, r8
 8016988:	4649      	mov	r1, r9
 801698a:	f7e9 fe65 	bl	8000658 <__aeabi_dmul>
 801698e:	4b62      	ldr	r3, [pc, #392]	; (8016b18 <__ieee754_pow+0x770>)
 8016990:	4680      	mov	r8, r0
 8016992:	4689      	mov	r9, r1
 8016994:	2200      	movs	r2, #0
 8016996:	4620      	mov	r0, r4
 8016998:	4629      	mov	r1, r5
 801699a:	f7e9 fca5 	bl	80002e8 <__aeabi_dsub>
 801699e:	4632      	mov	r2, r6
 80169a0:	463b      	mov	r3, r7
 80169a2:	f7e9 fca1 	bl	80002e8 <__aeabi_dsub>
 80169a6:	4602      	mov	r2, r0
 80169a8:	460b      	mov	r3, r1
 80169aa:	4650      	mov	r0, sl
 80169ac:	4659      	mov	r1, fp
 80169ae:	f7e9 fc9b 	bl	80002e8 <__aeabi_dsub>
 80169b2:	ec53 2b18 	vmov	r2, r3, d8
 80169b6:	f7e9 fe4f 	bl	8000658 <__aeabi_dmul>
 80169ba:	4622      	mov	r2, r4
 80169bc:	4606      	mov	r6, r0
 80169be:	460f      	mov	r7, r1
 80169c0:	462b      	mov	r3, r5
 80169c2:	ec51 0b19 	vmov	r0, r1, d9
 80169c6:	f7e9 fe47 	bl	8000658 <__aeabi_dmul>
 80169ca:	4602      	mov	r2, r0
 80169cc:	460b      	mov	r3, r1
 80169ce:	4630      	mov	r0, r6
 80169d0:	4639      	mov	r1, r7
 80169d2:	f7e9 fc8b 	bl	80002ec <__adddf3>
 80169d6:	4606      	mov	r6, r0
 80169d8:	460f      	mov	r7, r1
 80169da:	4602      	mov	r2, r0
 80169dc:	460b      	mov	r3, r1
 80169de:	4640      	mov	r0, r8
 80169e0:	4649      	mov	r1, r9
 80169e2:	f7e9 fc83 	bl	80002ec <__adddf3>
 80169e6:	a33e      	add	r3, pc, #248	; (adr r3, 8016ae0 <__ieee754_pow+0x738>)
 80169e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169ec:	2000      	movs	r0, #0
 80169ee:	4604      	mov	r4, r0
 80169f0:	460d      	mov	r5, r1
 80169f2:	f7e9 fe31 	bl	8000658 <__aeabi_dmul>
 80169f6:	4642      	mov	r2, r8
 80169f8:	ec41 0b18 	vmov	d8, r0, r1
 80169fc:	464b      	mov	r3, r9
 80169fe:	4620      	mov	r0, r4
 8016a00:	4629      	mov	r1, r5
 8016a02:	f7e9 fc71 	bl	80002e8 <__aeabi_dsub>
 8016a06:	4602      	mov	r2, r0
 8016a08:	460b      	mov	r3, r1
 8016a0a:	4630      	mov	r0, r6
 8016a0c:	4639      	mov	r1, r7
 8016a0e:	f7e9 fc6b 	bl	80002e8 <__aeabi_dsub>
 8016a12:	a335      	add	r3, pc, #212	; (adr r3, 8016ae8 <__ieee754_pow+0x740>)
 8016a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a18:	f7e9 fe1e 	bl	8000658 <__aeabi_dmul>
 8016a1c:	a334      	add	r3, pc, #208	; (adr r3, 8016af0 <__ieee754_pow+0x748>)
 8016a1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a22:	4606      	mov	r6, r0
 8016a24:	460f      	mov	r7, r1
 8016a26:	4620      	mov	r0, r4
 8016a28:	4629      	mov	r1, r5
 8016a2a:	f7e9 fe15 	bl	8000658 <__aeabi_dmul>
 8016a2e:	4602      	mov	r2, r0
 8016a30:	460b      	mov	r3, r1
 8016a32:	4630      	mov	r0, r6
 8016a34:	4639      	mov	r1, r7
 8016a36:	f7e9 fc59 	bl	80002ec <__adddf3>
 8016a3a:	9a07      	ldr	r2, [sp, #28]
 8016a3c:	4b37      	ldr	r3, [pc, #220]	; (8016b1c <__ieee754_pow+0x774>)
 8016a3e:	4413      	add	r3, r2
 8016a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a44:	f7e9 fc52 	bl	80002ec <__adddf3>
 8016a48:	4682      	mov	sl, r0
 8016a4a:	9805      	ldr	r0, [sp, #20]
 8016a4c:	468b      	mov	fp, r1
 8016a4e:	f7e9 fd99 	bl	8000584 <__aeabi_i2d>
 8016a52:	9a07      	ldr	r2, [sp, #28]
 8016a54:	4b32      	ldr	r3, [pc, #200]	; (8016b20 <__ieee754_pow+0x778>)
 8016a56:	4413      	add	r3, r2
 8016a58:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016a5c:	4606      	mov	r6, r0
 8016a5e:	460f      	mov	r7, r1
 8016a60:	4652      	mov	r2, sl
 8016a62:	465b      	mov	r3, fp
 8016a64:	ec51 0b18 	vmov	r0, r1, d8
 8016a68:	f7e9 fc40 	bl	80002ec <__adddf3>
 8016a6c:	4642      	mov	r2, r8
 8016a6e:	464b      	mov	r3, r9
 8016a70:	f7e9 fc3c 	bl	80002ec <__adddf3>
 8016a74:	4632      	mov	r2, r6
 8016a76:	463b      	mov	r3, r7
 8016a78:	f7e9 fc38 	bl	80002ec <__adddf3>
 8016a7c:	2000      	movs	r0, #0
 8016a7e:	4632      	mov	r2, r6
 8016a80:	463b      	mov	r3, r7
 8016a82:	4604      	mov	r4, r0
 8016a84:	460d      	mov	r5, r1
 8016a86:	f7e9 fc2f 	bl	80002e8 <__aeabi_dsub>
 8016a8a:	4642      	mov	r2, r8
 8016a8c:	464b      	mov	r3, r9
 8016a8e:	f7e9 fc2b 	bl	80002e8 <__aeabi_dsub>
 8016a92:	ec53 2b18 	vmov	r2, r3, d8
 8016a96:	f7e9 fc27 	bl	80002e8 <__aeabi_dsub>
 8016a9a:	4602      	mov	r2, r0
 8016a9c:	460b      	mov	r3, r1
 8016a9e:	4650      	mov	r0, sl
 8016aa0:	4659      	mov	r1, fp
 8016aa2:	e610      	b.n	80166c6 <__ieee754_pow+0x31e>
 8016aa4:	2401      	movs	r4, #1
 8016aa6:	e6a1      	b.n	80167ec <__ieee754_pow+0x444>
 8016aa8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8016af8 <__ieee754_pow+0x750>
 8016aac:	e617      	b.n	80166de <__ieee754_pow+0x336>
 8016aae:	bf00      	nop
 8016ab0:	4a454eef 	.word	0x4a454eef
 8016ab4:	3fca7e28 	.word	0x3fca7e28
 8016ab8:	93c9db65 	.word	0x93c9db65
 8016abc:	3fcd864a 	.word	0x3fcd864a
 8016ac0:	a91d4101 	.word	0xa91d4101
 8016ac4:	3fd17460 	.word	0x3fd17460
 8016ac8:	518f264d 	.word	0x518f264d
 8016acc:	3fd55555 	.word	0x3fd55555
 8016ad0:	db6fabff 	.word	0xdb6fabff
 8016ad4:	3fdb6db6 	.word	0x3fdb6db6
 8016ad8:	33333303 	.word	0x33333303
 8016adc:	3fe33333 	.word	0x3fe33333
 8016ae0:	e0000000 	.word	0xe0000000
 8016ae4:	3feec709 	.word	0x3feec709
 8016ae8:	dc3a03fd 	.word	0xdc3a03fd
 8016aec:	3feec709 	.word	0x3feec709
 8016af0:	145b01f5 	.word	0x145b01f5
 8016af4:	be3e2fe0 	.word	0xbe3e2fe0
 8016af8:	00000000 	.word	0x00000000
 8016afc:	3ff00000 	.word	0x3ff00000
 8016b00:	7ff00000 	.word	0x7ff00000
 8016b04:	43400000 	.word	0x43400000
 8016b08:	0003988e 	.word	0x0003988e
 8016b0c:	000bb679 	.word	0x000bb679
 8016b10:	08017e28 	.word	0x08017e28
 8016b14:	3ff00000 	.word	0x3ff00000
 8016b18:	40080000 	.word	0x40080000
 8016b1c:	08017e48 	.word	0x08017e48
 8016b20:	08017e38 	.word	0x08017e38
 8016b24:	a3b5      	add	r3, pc, #724	; (adr r3, 8016dfc <__ieee754_pow+0xa54>)
 8016b26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b2a:	4640      	mov	r0, r8
 8016b2c:	4649      	mov	r1, r9
 8016b2e:	f7e9 fbdd 	bl	80002ec <__adddf3>
 8016b32:	4622      	mov	r2, r4
 8016b34:	ec41 0b1a 	vmov	d10, r0, r1
 8016b38:	462b      	mov	r3, r5
 8016b3a:	4630      	mov	r0, r6
 8016b3c:	4639      	mov	r1, r7
 8016b3e:	f7e9 fbd3 	bl	80002e8 <__aeabi_dsub>
 8016b42:	4602      	mov	r2, r0
 8016b44:	460b      	mov	r3, r1
 8016b46:	ec51 0b1a 	vmov	r0, r1, d10
 8016b4a:	f7ea f815 	bl	8000b78 <__aeabi_dcmpgt>
 8016b4e:	2800      	cmp	r0, #0
 8016b50:	f47f ae04 	bne.w	801675c <__ieee754_pow+0x3b4>
 8016b54:	4aa4      	ldr	r2, [pc, #656]	; (8016de8 <__ieee754_pow+0xa40>)
 8016b56:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8016b5a:	4293      	cmp	r3, r2
 8016b5c:	f340 8108 	ble.w	8016d70 <__ieee754_pow+0x9c8>
 8016b60:	151b      	asrs	r3, r3, #20
 8016b62:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8016b66:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8016b6a:	fa4a f303 	asr.w	r3, sl, r3
 8016b6e:	445b      	add	r3, fp
 8016b70:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8016b74:	4e9d      	ldr	r6, [pc, #628]	; (8016dec <__ieee754_pow+0xa44>)
 8016b76:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8016b7a:	4116      	asrs	r6, r2
 8016b7c:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8016b80:	2000      	movs	r0, #0
 8016b82:	ea23 0106 	bic.w	r1, r3, r6
 8016b86:	f1c2 0214 	rsb	r2, r2, #20
 8016b8a:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8016b8e:	fa4a fa02 	asr.w	sl, sl, r2
 8016b92:	f1bb 0f00 	cmp.w	fp, #0
 8016b96:	4602      	mov	r2, r0
 8016b98:	460b      	mov	r3, r1
 8016b9a:	4620      	mov	r0, r4
 8016b9c:	4629      	mov	r1, r5
 8016b9e:	bfb8      	it	lt
 8016ba0:	f1ca 0a00 	rsblt	sl, sl, #0
 8016ba4:	f7e9 fba0 	bl	80002e8 <__aeabi_dsub>
 8016ba8:	ec41 0b19 	vmov	d9, r0, r1
 8016bac:	4642      	mov	r2, r8
 8016bae:	464b      	mov	r3, r9
 8016bb0:	ec51 0b19 	vmov	r0, r1, d9
 8016bb4:	f7e9 fb9a 	bl	80002ec <__adddf3>
 8016bb8:	a37b      	add	r3, pc, #492	; (adr r3, 8016da8 <__ieee754_pow+0xa00>)
 8016bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bbe:	2000      	movs	r0, #0
 8016bc0:	4604      	mov	r4, r0
 8016bc2:	460d      	mov	r5, r1
 8016bc4:	f7e9 fd48 	bl	8000658 <__aeabi_dmul>
 8016bc8:	ec53 2b19 	vmov	r2, r3, d9
 8016bcc:	4606      	mov	r6, r0
 8016bce:	460f      	mov	r7, r1
 8016bd0:	4620      	mov	r0, r4
 8016bd2:	4629      	mov	r1, r5
 8016bd4:	f7e9 fb88 	bl	80002e8 <__aeabi_dsub>
 8016bd8:	4602      	mov	r2, r0
 8016bda:	460b      	mov	r3, r1
 8016bdc:	4640      	mov	r0, r8
 8016bde:	4649      	mov	r1, r9
 8016be0:	f7e9 fb82 	bl	80002e8 <__aeabi_dsub>
 8016be4:	a372      	add	r3, pc, #456	; (adr r3, 8016db0 <__ieee754_pow+0xa08>)
 8016be6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bea:	f7e9 fd35 	bl	8000658 <__aeabi_dmul>
 8016bee:	a372      	add	r3, pc, #456	; (adr r3, 8016db8 <__ieee754_pow+0xa10>)
 8016bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bf4:	4680      	mov	r8, r0
 8016bf6:	4689      	mov	r9, r1
 8016bf8:	4620      	mov	r0, r4
 8016bfa:	4629      	mov	r1, r5
 8016bfc:	f7e9 fd2c 	bl	8000658 <__aeabi_dmul>
 8016c00:	4602      	mov	r2, r0
 8016c02:	460b      	mov	r3, r1
 8016c04:	4640      	mov	r0, r8
 8016c06:	4649      	mov	r1, r9
 8016c08:	f7e9 fb70 	bl	80002ec <__adddf3>
 8016c0c:	4604      	mov	r4, r0
 8016c0e:	460d      	mov	r5, r1
 8016c10:	4602      	mov	r2, r0
 8016c12:	460b      	mov	r3, r1
 8016c14:	4630      	mov	r0, r6
 8016c16:	4639      	mov	r1, r7
 8016c18:	f7e9 fb68 	bl	80002ec <__adddf3>
 8016c1c:	4632      	mov	r2, r6
 8016c1e:	463b      	mov	r3, r7
 8016c20:	4680      	mov	r8, r0
 8016c22:	4689      	mov	r9, r1
 8016c24:	f7e9 fb60 	bl	80002e8 <__aeabi_dsub>
 8016c28:	4602      	mov	r2, r0
 8016c2a:	460b      	mov	r3, r1
 8016c2c:	4620      	mov	r0, r4
 8016c2e:	4629      	mov	r1, r5
 8016c30:	f7e9 fb5a 	bl	80002e8 <__aeabi_dsub>
 8016c34:	4642      	mov	r2, r8
 8016c36:	4606      	mov	r6, r0
 8016c38:	460f      	mov	r7, r1
 8016c3a:	464b      	mov	r3, r9
 8016c3c:	4640      	mov	r0, r8
 8016c3e:	4649      	mov	r1, r9
 8016c40:	f7e9 fd0a 	bl	8000658 <__aeabi_dmul>
 8016c44:	a35e      	add	r3, pc, #376	; (adr r3, 8016dc0 <__ieee754_pow+0xa18>)
 8016c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c4a:	4604      	mov	r4, r0
 8016c4c:	460d      	mov	r5, r1
 8016c4e:	f7e9 fd03 	bl	8000658 <__aeabi_dmul>
 8016c52:	a35d      	add	r3, pc, #372	; (adr r3, 8016dc8 <__ieee754_pow+0xa20>)
 8016c54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c58:	f7e9 fb46 	bl	80002e8 <__aeabi_dsub>
 8016c5c:	4622      	mov	r2, r4
 8016c5e:	462b      	mov	r3, r5
 8016c60:	f7e9 fcfa 	bl	8000658 <__aeabi_dmul>
 8016c64:	a35a      	add	r3, pc, #360	; (adr r3, 8016dd0 <__ieee754_pow+0xa28>)
 8016c66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c6a:	f7e9 fb3f 	bl	80002ec <__adddf3>
 8016c6e:	4622      	mov	r2, r4
 8016c70:	462b      	mov	r3, r5
 8016c72:	f7e9 fcf1 	bl	8000658 <__aeabi_dmul>
 8016c76:	a358      	add	r3, pc, #352	; (adr r3, 8016dd8 <__ieee754_pow+0xa30>)
 8016c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c7c:	f7e9 fb34 	bl	80002e8 <__aeabi_dsub>
 8016c80:	4622      	mov	r2, r4
 8016c82:	462b      	mov	r3, r5
 8016c84:	f7e9 fce8 	bl	8000658 <__aeabi_dmul>
 8016c88:	a355      	add	r3, pc, #340	; (adr r3, 8016de0 <__ieee754_pow+0xa38>)
 8016c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c8e:	f7e9 fb2d 	bl	80002ec <__adddf3>
 8016c92:	4622      	mov	r2, r4
 8016c94:	462b      	mov	r3, r5
 8016c96:	f7e9 fcdf 	bl	8000658 <__aeabi_dmul>
 8016c9a:	4602      	mov	r2, r0
 8016c9c:	460b      	mov	r3, r1
 8016c9e:	4640      	mov	r0, r8
 8016ca0:	4649      	mov	r1, r9
 8016ca2:	f7e9 fb21 	bl	80002e8 <__aeabi_dsub>
 8016ca6:	4604      	mov	r4, r0
 8016ca8:	460d      	mov	r5, r1
 8016caa:	4602      	mov	r2, r0
 8016cac:	460b      	mov	r3, r1
 8016cae:	4640      	mov	r0, r8
 8016cb0:	4649      	mov	r1, r9
 8016cb2:	f7e9 fcd1 	bl	8000658 <__aeabi_dmul>
 8016cb6:	2200      	movs	r2, #0
 8016cb8:	ec41 0b19 	vmov	d9, r0, r1
 8016cbc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8016cc0:	4620      	mov	r0, r4
 8016cc2:	4629      	mov	r1, r5
 8016cc4:	f7e9 fb10 	bl	80002e8 <__aeabi_dsub>
 8016cc8:	4602      	mov	r2, r0
 8016cca:	460b      	mov	r3, r1
 8016ccc:	ec51 0b19 	vmov	r0, r1, d9
 8016cd0:	f7e9 fdec 	bl	80008ac <__aeabi_ddiv>
 8016cd4:	4632      	mov	r2, r6
 8016cd6:	4604      	mov	r4, r0
 8016cd8:	460d      	mov	r5, r1
 8016cda:	463b      	mov	r3, r7
 8016cdc:	4640      	mov	r0, r8
 8016cde:	4649      	mov	r1, r9
 8016ce0:	f7e9 fcba 	bl	8000658 <__aeabi_dmul>
 8016ce4:	4632      	mov	r2, r6
 8016ce6:	463b      	mov	r3, r7
 8016ce8:	f7e9 fb00 	bl	80002ec <__adddf3>
 8016cec:	4602      	mov	r2, r0
 8016cee:	460b      	mov	r3, r1
 8016cf0:	4620      	mov	r0, r4
 8016cf2:	4629      	mov	r1, r5
 8016cf4:	f7e9 faf8 	bl	80002e8 <__aeabi_dsub>
 8016cf8:	4642      	mov	r2, r8
 8016cfa:	464b      	mov	r3, r9
 8016cfc:	f7e9 faf4 	bl	80002e8 <__aeabi_dsub>
 8016d00:	460b      	mov	r3, r1
 8016d02:	4602      	mov	r2, r0
 8016d04:	493a      	ldr	r1, [pc, #232]	; (8016df0 <__ieee754_pow+0xa48>)
 8016d06:	2000      	movs	r0, #0
 8016d08:	f7e9 faee 	bl	80002e8 <__aeabi_dsub>
 8016d0c:	ec41 0b10 	vmov	d0, r0, r1
 8016d10:	ee10 3a90 	vmov	r3, s1
 8016d14:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8016d18:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8016d1c:	da2b      	bge.n	8016d76 <__ieee754_pow+0x9ce>
 8016d1e:	4650      	mov	r0, sl
 8016d20:	f000 f966 	bl	8016ff0 <scalbn>
 8016d24:	ec51 0b10 	vmov	r0, r1, d0
 8016d28:	ec53 2b18 	vmov	r2, r3, d8
 8016d2c:	f7ff bbed 	b.w	801650a <__ieee754_pow+0x162>
 8016d30:	4b30      	ldr	r3, [pc, #192]	; (8016df4 <__ieee754_pow+0xa4c>)
 8016d32:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8016d36:	429e      	cmp	r6, r3
 8016d38:	f77f af0c 	ble.w	8016b54 <__ieee754_pow+0x7ac>
 8016d3c:	4b2e      	ldr	r3, [pc, #184]	; (8016df8 <__ieee754_pow+0xa50>)
 8016d3e:	440b      	add	r3, r1
 8016d40:	4303      	orrs	r3, r0
 8016d42:	d009      	beq.n	8016d58 <__ieee754_pow+0x9b0>
 8016d44:	ec51 0b18 	vmov	r0, r1, d8
 8016d48:	2200      	movs	r2, #0
 8016d4a:	2300      	movs	r3, #0
 8016d4c:	f7e9 fef6 	bl	8000b3c <__aeabi_dcmplt>
 8016d50:	3800      	subs	r0, #0
 8016d52:	bf18      	it	ne
 8016d54:	2001      	movne	r0, #1
 8016d56:	e447      	b.n	80165e8 <__ieee754_pow+0x240>
 8016d58:	4622      	mov	r2, r4
 8016d5a:	462b      	mov	r3, r5
 8016d5c:	f7e9 fac4 	bl	80002e8 <__aeabi_dsub>
 8016d60:	4642      	mov	r2, r8
 8016d62:	464b      	mov	r3, r9
 8016d64:	f7e9 fefe 	bl	8000b64 <__aeabi_dcmpge>
 8016d68:	2800      	cmp	r0, #0
 8016d6a:	f43f aef3 	beq.w	8016b54 <__ieee754_pow+0x7ac>
 8016d6e:	e7e9      	b.n	8016d44 <__ieee754_pow+0x99c>
 8016d70:	f04f 0a00 	mov.w	sl, #0
 8016d74:	e71a      	b.n	8016bac <__ieee754_pow+0x804>
 8016d76:	ec51 0b10 	vmov	r0, r1, d0
 8016d7a:	4619      	mov	r1, r3
 8016d7c:	e7d4      	b.n	8016d28 <__ieee754_pow+0x980>
 8016d7e:	491c      	ldr	r1, [pc, #112]	; (8016df0 <__ieee754_pow+0xa48>)
 8016d80:	2000      	movs	r0, #0
 8016d82:	f7ff bb30 	b.w	80163e6 <__ieee754_pow+0x3e>
 8016d86:	2000      	movs	r0, #0
 8016d88:	2100      	movs	r1, #0
 8016d8a:	f7ff bb2c 	b.w	80163e6 <__ieee754_pow+0x3e>
 8016d8e:	4630      	mov	r0, r6
 8016d90:	4639      	mov	r1, r7
 8016d92:	f7ff bb28 	b.w	80163e6 <__ieee754_pow+0x3e>
 8016d96:	9204      	str	r2, [sp, #16]
 8016d98:	f7ff bb7a 	b.w	8016490 <__ieee754_pow+0xe8>
 8016d9c:	2300      	movs	r3, #0
 8016d9e:	f7ff bb64 	b.w	801646a <__ieee754_pow+0xc2>
 8016da2:	bf00      	nop
 8016da4:	f3af 8000 	nop.w
 8016da8:	00000000 	.word	0x00000000
 8016dac:	3fe62e43 	.word	0x3fe62e43
 8016db0:	fefa39ef 	.word	0xfefa39ef
 8016db4:	3fe62e42 	.word	0x3fe62e42
 8016db8:	0ca86c39 	.word	0x0ca86c39
 8016dbc:	be205c61 	.word	0xbe205c61
 8016dc0:	72bea4d0 	.word	0x72bea4d0
 8016dc4:	3e663769 	.word	0x3e663769
 8016dc8:	c5d26bf1 	.word	0xc5d26bf1
 8016dcc:	3ebbbd41 	.word	0x3ebbbd41
 8016dd0:	af25de2c 	.word	0xaf25de2c
 8016dd4:	3f11566a 	.word	0x3f11566a
 8016dd8:	16bebd93 	.word	0x16bebd93
 8016ddc:	3f66c16c 	.word	0x3f66c16c
 8016de0:	5555553e 	.word	0x5555553e
 8016de4:	3fc55555 	.word	0x3fc55555
 8016de8:	3fe00000 	.word	0x3fe00000
 8016dec:	000fffff 	.word	0x000fffff
 8016df0:	3ff00000 	.word	0x3ff00000
 8016df4:	4090cbff 	.word	0x4090cbff
 8016df8:	3f6f3400 	.word	0x3f6f3400
 8016dfc:	652b82fe 	.word	0x652b82fe
 8016e00:	3c971547 	.word	0x3c971547

08016e04 <__ieee754_sqrt>:
 8016e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e08:	ec55 4b10 	vmov	r4, r5, d0
 8016e0c:	4e55      	ldr	r6, [pc, #340]	; (8016f64 <__ieee754_sqrt+0x160>)
 8016e0e:	43ae      	bics	r6, r5
 8016e10:	ee10 0a10 	vmov	r0, s0
 8016e14:	ee10 3a10 	vmov	r3, s0
 8016e18:	462a      	mov	r2, r5
 8016e1a:	4629      	mov	r1, r5
 8016e1c:	d110      	bne.n	8016e40 <__ieee754_sqrt+0x3c>
 8016e1e:	ee10 2a10 	vmov	r2, s0
 8016e22:	462b      	mov	r3, r5
 8016e24:	f7e9 fc18 	bl	8000658 <__aeabi_dmul>
 8016e28:	4602      	mov	r2, r0
 8016e2a:	460b      	mov	r3, r1
 8016e2c:	4620      	mov	r0, r4
 8016e2e:	4629      	mov	r1, r5
 8016e30:	f7e9 fa5c 	bl	80002ec <__adddf3>
 8016e34:	4604      	mov	r4, r0
 8016e36:	460d      	mov	r5, r1
 8016e38:	ec45 4b10 	vmov	d0, r4, r5
 8016e3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016e40:	2d00      	cmp	r5, #0
 8016e42:	dc10      	bgt.n	8016e66 <__ieee754_sqrt+0x62>
 8016e44:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8016e48:	4330      	orrs	r0, r6
 8016e4a:	d0f5      	beq.n	8016e38 <__ieee754_sqrt+0x34>
 8016e4c:	b15d      	cbz	r5, 8016e66 <__ieee754_sqrt+0x62>
 8016e4e:	ee10 2a10 	vmov	r2, s0
 8016e52:	462b      	mov	r3, r5
 8016e54:	ee10 0a10 	vmov	r0, s0
 8016e58:	f7e9 fa46 	bl	80002e8 <__aeabi_dsub>
 8016e5c:	4602      	mov	r2, r0
 8016e5e:	460b      	mov	r3, r1
 8016e60:	f7e9 fd24 	bl	80008ac <__aeabi_ddiv>
 8016e64:	e7e6      	b.n	8016e34 <__ieee754_sqrt+0x30>
 8016e66:	1512      	asrs	r2, r2, #20
 8016e68:	d074      	beq.n	8016f54 <__ieee754_sqrt+0x150>
 8016e6a:	07d4      	lsls	r4, r2, #31
 8016e6c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8016e70:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8016e74:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8016e78:	bf5e      	ittt	pl
 8016e7a:	0fda      	lsrpl	r2, r3, #31
 8016e7c:	005b      	lslpl	r3, r3, #1
 8016e7e:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8016e82:	2400      	movs	r4, #0
 8016e84:	0fda      	lsrs	r2, r3, #31
 8016e86:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8016e8a:	107f      	asrs	r7, r7, #1
 8016e8c:	005b      	lsls	r3, r3, #1
 8016e8e:	2516      	movs	r5, #22
 8016e90:	4620      	mov	r0, r4
 8016e92:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8016e96:	1886      	adds	r6, r0, r2
 8016e98:	428e      	cmp	r6, r1
 8016e9a:	bfde      	ittt	le
 8016e9c:	1b89      	suble	r1, r1, r6
 8016e9e:	18b0      	addle	r0, r6, r2
 8016ea0:	18a4      	addle	r4, r4, r2
 8016ea2:	0049      	lsls	r1, r1, #1
 8016ea4:	3d01      	subs	r5, #1
 8016ea6:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8016eaa:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8016eae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016eb2:	d1f0      	bne.n	8016e96 <__ieee754_sqrt+0x92>
 8016eb4:	462a      	mov	r2, r5
 8016eb6:	f04f 0e20 	mov.w	lr, #32
 8016eba:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8016ebe:	4281      	cmp	r1, r0
 8016ec0:	eb06 0c05 	add.w	ip, r6, r5
 8016ec4:	dc02      	bgt.n	8016ecc <__ieee754_sqrt+0xc8>
 8016ec6:	d113      	bne.n	8016ef0 <__ieee754_sqrt+0xec>
 8016ec8:	459c      	cmp	ip, r3
 8016eca:	d811      	bhi.n	8016ef0 <__ieee754_sqrt+0xec>
 8016ecc:	f1bc 0f00 	cmp.w	ip, #0
 8016ed0:	eb0c 0506 	add.w	r5, ip, r6
 8016ed4:	da43      	bge.n	8016f5e <__ieee754_sqrt+0x15a>
 8016ed6:	2d00      	cmp	r5, #0
 8016ed8:	db41      	blt.n	8016f5e <__ieee754_sqrt+0x15a>
 8016eda:	f100 0801 	add.w	r8, r0, #1
 8016ede:	1a09      	subs	r1, r1, r0
 8016ee0:	459c      	cmp	ip, r3
 8016ee2:	bf88      	it	hi
 8016ee4:	f101 31ff 	addhi.w	r1, r1, #4294967295
 8016ee8:	eba3 030c 	sub.w	r3, r3, ip
 8016eec:	4432      	add	r2, r6
 8016eee:	4640      	mov	r0, r8
 8016ef0:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8016ef4:	f1be 0e01 	subs.w	lr, lr, #1
 8016ef8:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8016efc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016f00:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8016f04:	d1db      	bne.n	8016ebe <__ieee754_sqrt+0xba>
 8016f06:	430b      	orrs	r3, r1
 8016f08:	d006      	beq.n	8016f18 <__ieee754_sqrt+0x114>
 8016f0a:	1c50      	adds	r0, r2, #1
 8016f0c:	bf13      	iteet	ne
 8016f0e:	3201      	addne	r2, #1
 8016f10:	3401      	addeq	r4, #1
 8016f12:	4672      	moveq	r2, lr
 8016f14:	f022 0201 	bicne.w	r2, r2, #1
 8016f18:	1063      	asrs	r3, r4, #1
 8016f1a:	0852      	lsrs	r2, r2, #1
 8016f1c:	07e1      	lsls	r1, r4, #31
 8016f1e:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8016f22:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8016f26:	bf48      	it	mi
 8016f28:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8016f2c:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8016f30:	4614      	mov	r4, r2
 8016f32:	e781      	b.n	8016e38 <__ieee754_sqrt+0x34>
 8016f34:	0ad9      	lsrs	r1, r3, #11
 8016f36:	3815      	subs	r0, #21
 8016f38:	055b      	lsls	r3, r3, #21
 8016f3a:	2900      	cmp	r1, #0
 8016f3c:	d0fa      	beq.n	8016f34 <__ieee754_sqrt+0x130>
 8016f3e:	02cd      	lsls	r5, r1, #11
 8016f40:	d50a      	bpl.n	8016f58 <__ieee754_sqrt+0x154>
 8016f42:	f1c2 0420 	rsb	r4, r2, #32
 8016f46:	fa23 f404 	lsr.w	r4, r3, r4
 8016f4a:	1e55      	subs	r5, r2, #1
 8016f4c:	4093      	lsls	r3, r2
 8016f4e:	4321      	orrs	r1, r4
 8016f50:	1b42      	subs	r2, r0, r5
 8016f52:	e78a      	b.n	8016e6a <__ieee754_sqrt+0x66>
 8016f54:	4610      	mov	r0, r2
 8016f56:	e7f0      	b.n	8016f3a <__ieee754_sqrt+0x136>
 8016f58:	0049      	lsls	r1, r1, #1
 8016f5a:	3201      	adds	r2, #1
 8016f5c:	e7ef      	b.n	8016f3e <__ieee754_sqrt+0x13a>
 8016f5e:	4680      	mov	r8, r0
 8016f60:	e7bd      	b.n	8016ede <__ieee754_sqrt+0xda>
 8016f62:	bf00      	nop
 8016f64:	7ff00000 	.word	0x7ff00000

08016f68 <with_errno>:
 8016f68:	b570      	push	{r4, r5, r6, lr}
 8016f6a:	4604      	mov	r4, r0
 8016f6c:	460d      	mov	r5, r1
 8016f6e:	4616      	mov	r6, r2
 8016f70:	f7fa f83e 	bl	8010ff0 <__errno>
 8016f74:	4629      	mov	r1, r5
 8016f76:	6006      	str	r6, [r0, #0]
 8016f78:	4620      	mov	r0, r4
 8016f7a:	bd70      	pop	{r4, r5, r6, pc}

08016f7c <xflow>:
 8016f7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8016f7e:	4614      	mov	r4, r2
 8016f80:	461d      	mov	r5, r3
 8016f82:	b108      	cbz	r0, 8016f88 <xflow+0xc>
 8016f84:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8016f88:	e9cd 2300 	strd	r2, r3, [sp]
 8016f8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016f90:	4620      	mov	r0, r4
 8016f92:	4629      	mov	r1, r5
 8016f94:	f7e9 fb60 	bl	8000658 <__aeabi_dmul>
 8016f98:	2222      	movs	r2, #34	; 0x22
 8016f9a:	b003      	add	sp, #12
 8016f9c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016fa0:	f7ff bfe2 	b.w	8016f68 <with_errno>

08016fa4 <__math_uflow>:
 8016fa4:	b508      	push	{r3, lr}
 8016fa6:	2200      	movs	r2, #0
 8016fa8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8016fac:	f7ff ffe6 	bl	8016f7c <xflow>
 8016fb0:	ec41 0b10 	vmov	d0, r0, r1
 8016fb4:	bd08      	pop	{r3, pc}

08016fb6 <__math_oflow>:
 8016fb6:	b508      	push	{r3, lr}
 8016fb8:	2200      	movs	r2, #0
 8016fba:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8016fbe:	f7ff ffdd 	bl	8016f7c <xflow>
 8016fc2:	ec41 0b10 	vmov	d0, r0, r1
 8016fc6:	bd08      	pop	{r3, pc}

08016fc8 <fabs>:
 8016fc8:	ec51 0b10 	vmov	r0, r1, d0
 8016fcc:	ee10 2a10 	vmov	r2, s0
 8016fd0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016fd4:	ec43 2b10 	vmov	d0, r2, r3
 8016fd8:	4770      	bx	lr

08016fda <finite>:
 8016fda:	b082      	sub	sp, #8
 8016fdc:	ed8d 0b00 	vstr	d0, [sp]
 8016fe0:	9801      	ldr	r0, [sp, #4]
 8016fe2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8016fe6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8016fea:	0fc0      	lsrs	r0, r0, #31
 8016fec:	b002      	add	sp, #8
 8016fee:	4770      	bx	lr

08016ff0 <scalbn>:
 8016ff0:	b570      	push	{r4, r5, r6, lr}
 8016ff2:	ec55 4b10 	vmov	r4, r5, d0
 8016ff6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8016ffa:	4606      	mov	r6, r0
 8016ffc:	462b      	mov	r3, r5
 8016ffe:	b99a      	cbnz	r2, 8017028 <scalbn+0x38>
 8017000:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8017004:	4323      	orrs	r3, r4
 8017006:	d036      	beq.n	8017076 <scalbn+0x86>
 8017008:	4b39      	ldr	r3, [pc, #228]	; (80170f0 <scalbn+0x100>)
 801700a:	4629      	mov	r1, r5
 801700c:	ee10 0a10 	vmov	r0, s0
 8017010:	2200      	movs	r2, #0
 8017012:	f7e9 fb21 	bl	8000658 <__aeabi_dmul>
 8017016:	4b37      	ldr	r3, [pc, #220]	; (80170f4 <scalbn+0x104>)
 8017018:	429e      	cmp	r6, r3
 801701a:	4604      	mov	r4, r0
 801701c:	460d      	mov	r5, r1
 801701e:	da10      	bge.n	8017042 <scalbn+0x52>
 8017020:	a32b      	add	r3, pc, #172	; (adr r3, 80170d0 <scalbn+0xe0>)
 8017022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017026:	e03a      	b.n	801709e <scalbn+0xae>
 8017028:	f240 71ff 	movw	r1, #2047	; 0x7ff
 801702c:	428a      	cmp	r2, r1
 801702e:	d10c      	bne.n	801704a <scalbn+0x5a>
 8017030:	ee10 2a10 	vmov	r2, s0
 8017034:	4620      	mov	r0, r4
 8017036:	4629      	mov	r1, r5
 8017038:	f7e9 f958 	bl	80002ec <__adddf3>
 801703c:	4604      	mov	r4, r0
 801703e:	460d      	mov	r5, r1
 8017040:	e019      	b.n	8017076 <scalbn+0x86>
 8017042:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8017046:	460b      	mov	r3, r1
 8017048:	3a36      	subs	r2, #54	; 0x36
 801704a:	4432      	add	r2, r6
 801704c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8017050:	428a      	cmp	r2, r1
 8017052:	dd08      	ble.n	8017066 <scalbn+0x76>
 8017054:	2d00      	cmp	r5, #0
 8017056:	a120      	add	r1, pc, #128	; (adr r1, 80170d8 <scalbn+0xe8>)
 8017058:	e9d1 0100 	ldrd	r0, r1, [r1]
 801705c:	da1c      	bge.n	8017098 <scalbn+0xa8>
 801705e:	a120      	add	r1, pc, #128	; (adr r1, 80170e0 <scalbn+0xf0>)
 8017060:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017064:	e018      	b.n	8017098 <scalbn+0xa8>
 8017066:	2a00      	cmp	r2, #0
 8017068:	dd08      	ble.n	801707c <scalbn+0x8c>
 801706a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801706e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8017072:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017076:	ec45 4b10 	vmov	d0, r4, r5
 801707a:	bd70      	pop	{r4, r5, r6, pc}
 801707c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8017080:	da19      	bge.n	80170b6 <scalbn+0xc6>
 8017082:	f24c 3350 	movw	r3, #50000	; 0xc350
 8017086:	429e      	cmp	r6, r3
 8017088:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 801708c:	dd0a      	ble.n	80170a4 <scalbn+0xb4>
 801708e:	a112      	add	r1, pc, #72	; (adr r1, 80170d8 <scalbn+0xe8>)
 8017090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017094:	2b00      	cmp	r3, #0
 8017096:	d1e2      	bne.n	801705e <scalbn+0x6e>
 8017098:	a30f      	add	r3, pc, #60	; (adr r3, 80170d8 <scalbn+0xe8>)
 801709a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801709e:	f7e9 fadb 	bl	8000658 <__aeabi_dmul>
 80170a2:	e7cb      	b.n	801703c <scalbn+0x4c>
 80170a4:	a10a      	add	r1, pc, #40	; (adr r1, 80170d0 <scalbn+0xe0>)
 80170a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d0b8      	beq.n	8017020 <scalbn+0x30>
 80170ae:	a10e      	add	r1, pc, #56	; (adr r1, 80170e8 <scalbn+0xf8>)
 80170b0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80170b4:	e7b4      	b.n	8017020 <scalbn+0x30>
 80170b6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80170ba:	3236      	adds	r2, #54	; 0x36
 80170bc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80170c0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80170c4:	4620      	mov	r0, r4
 80170c6:	4b0c      	ldr	r3, [pc, #48]	; (80170f8 <scalbn+0x108>)
 80170c8:	2200      	movs	r2, #0
 80170ca:	e7e8      	b.n	801709e <scalbn+0xae>
 80170cc:	f3af 8000 	nop.w
 80170d0:	c2f8f359 	.word	0xc2f8f359
 80170d4:	01a56e1f 	.word	0x01a56e1f
 80170d8:	8800759c 	.word	0x8800759c
 80170dc:	7e37e43c 	.word	0x7e37e43c
 80170e0:	8800759c 	.word	0x8800759c
 80170e4:	fe37e43c 	.word	0xfe37e43c
 80170e8:	c2f8f359 	.word	0xc2f8f359
 80170ec:	81a56e1f 	.word	0x81a56e1f
 80170f0:	43500000 	.word	0x43500000
 80170f4:	ffff3cb0 	.word	0xffff3cb0
 80170f8:	3c900000 	.word	0x3c900000

080170fc <_close>:
 80170fc:	4b02      	ldr	r3, [pc, #8]	; (8017108 <_close+0xc>)
 80170fe:	2258      	movs	r2, #88	; 0x58
 8017100:	601a      	str	r2, [r3, #0]
 8017102:	f04f 30ff 	mov.w	r0, #4294967295
 8017106:	4770      	bx	lr
 8017108:	2000a314 	.word	0x2000a314

0801710c <_fstat>:
 801710c:	4b02      	ldr	r3, [pc, #8]	; (8017118 <_fstat+0xc>)
 801710e:	2258      	movs	r2, #88	; 0x58
 8017110:	601a      	str	r2, [r3, #0]
 8017112:	f04f 30ff 	mov.w	r0, #4294967295
 8017116:	4770      	bx	lr
 8017118:	2000a314 	.word	0x2000a314

0801711c <_getpid>:
 801711c:	4b02      	ldr	r3, [pc, #8]	; (8017128 <_getpid+0xc>)
 801711e:	2258      	movs	r2, #88	; 0x58
 8017120:	601a      	str	r2, [r3, #0]
 8017122:	f04f 30ff 	mov.w	r0, #4294967295
 8017126:	4770      	bx	lr
 8017128:	2000a314 	.word	0x2000a314

0801712c <_isatty>:
 801712c:	4b02      	ldr	r3, [pc, #8]	; (8017138 <_isatty+0xc>)
 801712e:	2258      	movs	r2, #88	; 0x58
 8017130:	601a      	str	r2, [r3, #0]
 8017132:	2000      	movs	r0, #0
 8017134:	4770      	bx	lr
 8017136:	bf00      	nop
 8017138:	2000a314 	.word	0x2000a314

0801713c <_kill>:
 801713c:	4b02      	ldr	r3, [pc, #8]	; (8017148 <_kill+0xc>)
 801713e:	2258      	movs	r2, #88	; 0x58
 8017140:	601a      	str	r2, [r3, #0]
 8017142:	f04f 30ff 	mov.w	r0, #4294967295
 8017146:	4770      	bx	lr
 8017148:	2000a314 	.word	0x2000a314

0801714c <_lseek>:
 801714c:	4b02      	ldr	r3, [pc, #8]	; (8017158 <_lseek+0xc>)
 801714e:	2258      	movs	r2, #88	; 0x58
 8017150:	601a      	str	r2, [r3, #0]
 8017152:	f04f 30ff 	mov.w	r0, #4294967295
 8017156:	4770      	bx	lr
 8017158:	2000a314 	.word	0x2000a314

0801715c <_read>:
 801715c:	4b02      	ldr	r3, [pc, #8]	; (8017168 <_read+0xc>)
 801715e:	2258      	movs	r2, #88	; 0x58
 8017160:	601a      	str	r2, [r3, #0]
 8017162:	f04f 30ff 	mov.w	r0, #4294967295
 8017166:	4770      	bx	lr
 8017168:	2000a314 	.word	0x2000a314

0801716c <_write>:
 801716c:	4b02      	ldr	r3, [pc, #8]	; (8017178 <_write+0xc>)
 801716e:	2258      	movs	r2, #88	; 0x58
 8017170:	601a      	str	r2, [r3, #0]
 8017172:	f04f 30ff 	mov.w	r0, #4294967295
 8017176:	4770      	bx	lr
 8017178:	2000a314 	.word	0x2000a314

0801717c <_exit>:
 801717c:	e7fe      	b.n	801717c <_exit>
	...

08017180 <_init>:
 8017180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017182:	bf00      	nop
 8017184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017186:	bc08      	pop	{r3}
 8017188:	469e      	mov	lr, r3
 801718a:	4770      	bx	lr

0801718c <_fini>:
 801718c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801718e:	bf00      	nop
 8017190:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017192:	bc08      	pop	{r3}
 8017194:	469e      	mov	lr, r3
 8017196:	4770      	bx	lr
