// Seed: 1481782202
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign id_2 = id_1;
  id_3(
      .id_0(1), .id_1(1), .id_2(1'b0), .id_3(1), .id_4(), .id_5(1)
  ); module_0(
      id_1, id_2
  );
endmodule
module module_2 (
    output tri0 id_0,
    output supply1 id_1,
    input wand id_2,
    input tri1 id_3
    , id_13,
    input wor id_4,
    output wor id_5,
    output wire id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri id_9,
    input uwire id_10,
    input wand id_11
);
  assign id_5 = 1'b0;
  module_0(
      id_13, id_13
  );
endmodule
