#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-lca' '-timescale=1ps/1ps' '-sverilog' '+verilog2001ext+.v' '-ntb_opts' 'dtm' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/altera_primitives.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/220model.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/sgate.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/altera_mf.v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/altera_lnsim.sv' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/synopsys/cyclonev_atoms_ncrypt.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/synopsys/cyclonev_hmi_atoms_ncrypt.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/cyclonev_atoms.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/synopsys/cyclonev_hssi_atoms_ncrypt.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/cyclonev_hssi_atoms.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/synopsys/cyclonev_pcie_hip_atoms_ncrypt.v' '-v' '/tools/intel/intelFPGA/21.1/quartus//eda/sim_lib/cyclonev_pcie_hip_atoms.v' './../..//Mult.vo' '-top' 'Mult'  -static_dbgen_only -daidir=$1 2>&1
