{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1518445984279 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1518445984286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 12 09:33:04 2018 " "Processing started: Mon Feb 12 09:33:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1518445984286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445984286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rpds17 -c rpds17 " "Command: quartus_map --read_settings_files=on --write_settings_files=off rpds17 -c rpds17" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518445984286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1518445985518 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1518445985519 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "unsaved.qsys " "Elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518445998059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:23 Progress: Loading VHDL_Files/unsaved.qsys " "2018.02.12.09:33:23 Progress: Loading VHDL_Files/unsaved.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446003442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:24 Progress: Reading input file " "2018.02.12.09:33:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446004314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:24 Progress: Adding buttons \[altera_avalon_pio 17.1\] " "2018.02.12.09:33:24 Progress: Adding buttons \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446004457 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:24 Progress: Parameterizing module buttons " "2018.02.12.09:33:24 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446004632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:24 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.02.12.09:33:24 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446004635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Parameterizing module clk_0 " "2018.02.12.09:33:25 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Adding cpu \[altera_nios2_qsys 16.1\] " "2018.02.12.09:33:25 Progress: Adding cpu \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005678 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Parameterizing module cpu " "2018.02.12.09:33:25 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\] " "2018.02.12.09:33:25 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Parameterizing module ext_bus " "2018.02.12.09:33:25 Progress: Parameterizing module ext_bus" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Adding flash \[altera_avalon_cf 17.1\] " "2018.02.12.09:33:25 Progress: Adding flash \[altera_avalon_cf 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Parameterizing module flash " "2018.02.12.09:33:25 Progress: Parameterizing module flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2018.02.12.09:33:25 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005957 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Parameterizing module jtag_uart_0 " "2018.02.12.09:33:25 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005989 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:25 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\] " "2018.02.12.09:33:25 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446005990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing module lcd_16207_0 " "2018.02.12.09:33:26 Progress: Parameterizing module lcd_16207_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006008 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Adding leds \[altera_avalon_pio 17.1\] " "2018.02.12.09:33:26 Progress: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing module leds " "2018.02.12.09:33:26 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006011 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2018.02.12.09:33:26 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing module sdram " "2018.02.12.09:33:26 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006038 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Adding sram_0 \[altera_up_avalon_sram 17.1\] " "2018.02.12.09:33:26 Progress: Adding sram_0 \[altera_up_avalon_sram 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006039 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing module sram_0 " "2018.02.12.09:33:26 Progress: Parameterizing module sram_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Adding switches \[altera_avalon_pio 17.1\] " "2018.02.12.09:33:26 Progress: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing module switches " "2018.02.12.09:33:26 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Adding timer_0 \[altera_avalon_timer 17.1\] " "2018.02.12.09:33:26 Progress: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing module timer_0 " "2018.02.12.09:33:26 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006162 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Adding uart_0 \[altera_avalon_uart 17.1\] " "2018.02.12.09:33:26 Progress: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing module uart_0 " "2018.02.12.09:33:26 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Building connections " "2018.02.12.09:33:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Parameterizing connections " "2018.02.12.09:33:26 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:26 Progress: Validating " "2018.02.12.09:33:26 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446006240 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:33:27 Progress: Done reading input file " "2018.02.12.09:33:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446007551 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008449 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.cpu: Nios II Classic cores are no longer recommended for new projects " "Unsaved.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.flash: Altera Avalon Compact Flash will only be supported in Quartus Prime Standard Edition in the future release. " "Unsaved.flash: Altera Avalon Compact Flash will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Unsaved.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release. " "Unsaved.lcd_16207_0: Altera Avalon LCD 16207 will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Unsaved.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Unsaved.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008451 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.buttons: buttons.external_connection must be exported, or connected to a matching conduit. " "Unsaved.buttons: buttons.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008454 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit. " "Unsaved.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008457 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.flash: flash.external must be exported, or connected to a matching conduit. " "Unsaved.flash: flash.external must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008457 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.lcd_16207_0: lcd_16207_0.external must be exported, or connected to a matching conduit. " "Unsaved.lcd_16207_0: lcd_16207_0.external must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008457 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.leds: leds.external_connection must be exported, or connected to a matching conduit. " "Unsaved.leds: leds.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008457 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.sdram: sdram.wire must be exported, or connected to a matching conduit. " "Unsaved.sdram: sdram.wire must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008457 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.sram_0: sram_0.external_interface must be exported, or connected to a matching conduit. " "Unsaved.sram_0: sram_0.external_interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008457 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.switches: switches.external_connection must be exported, or connected to a matching conduit. " "Unsaved.switches: switches.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008462 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.uart_0: uart_0.external_connection must be exported, or connected to a matching conduit. " "Unsaved.uart_0: uart_0.external_connection must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008462 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.flash: Interrupt sender flash.ide_irq is not connected to an interrupt receiver " "Unsaved.flash: Interrupt sender flash.ide_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008463 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.flash: Interrupt sender flash.ctl_irq is not connected to an interrupt receiver " "Unsaved.flash: Interrupt sender flash.ctl_irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008463 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Unsaved.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008463 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver " "Unsaved.timer_0: Interrupt sender timer_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008463 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Unsaved.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver " "Unsaved.uart_0: Interrupt sender uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446008463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH " "Unsaved: Generating unsaved \"unsaved\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446009324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'unsaved_buttons' " "Buttons: Starting RTL generation for module 'unsaved_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446018978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0002_buttons_gen//unsaved_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0002_buttons_gen//unsaved_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446018979 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'unsaved_buttons' " "Buttons: Done RTL generation for module 'unsaved_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446019329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"unsaved\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"unsaved\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446019337 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'unsaved_cpu' " "Cpu: Starting RTL generation for module 'unsaved_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446019374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0003_cpu_gen//unsaved_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=unsaved_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0003_cpu_gen//unsaved_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446019374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:40 (*) Starting Nios II generation " "Cpu: # 2018.02.12 09:33:40 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:40 (*)   Checking for plaintext license. " "Cpu: # 2018.02.12 09:33:40 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:33:41 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:33:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:33:41 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Plaintext license not found. " "Cpu: # 2018.02.12 09:33:41 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2018.02.12 09:33:41 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:33:41 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:33:41 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:33:41 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2018.02.12 09:33:41 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.02.12 09:33:41 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:41 (*)   Creating all objects for CPU " "Cpu: # 2018.02.12 09:33:41 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:42 (*)     Pipeline frontend " "Cpu: # 2018.02.12 09:33:42 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:44 (*)   Generating RTL from CPU objects " "Cpu: # 2018.02.12 09:33:44 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:46 (*)   Creating encrypted RTL " "Cpu: # 2018.02.12 09:33:46 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:33:46 (*) Done Nios II generation " "Cpu: # 2018.02.12 09:33:46 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'unsaved_cpu' " "Cpu: Done RTL generation for module 'unsaved_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"unsaved\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"unsaved\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026922 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: Starting Generation of External Bus to Avalon Bridge " "Ext_bus: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: \"unsaved\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\" " "Ext_bus: \"unsaved\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash: Starting RTL generation for module 'unsaved_flash' " "Flash: Starting RTL generation for module 'unsaved_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026971 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf/generate_rtl.pl --name=unsaved_flash --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0005_flash_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0005_flash_gen//unsaved_flash_component_configuration.pl  --do_build_sim=0  \] " "Flash:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_cf/generate_rtl.pl --name=unsaved_flash --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0005_flash_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0005_flash_gen//unsaved_flash_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446026972 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash: Done RTL generation for module 'unsaved_flash' " "Flash: Done RTL generation for module 'unsaved_flash'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash: \"unsaved\" instantiated altera_avalon_cf \"flash\" " "Flash: \"unsaved\" instantiated altera_avalon_cf \"flash\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'unsaved_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'unsaved_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0006_jtag_uart_0_gen//unsaved_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=unsaved_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0006_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0006_jtag_uart_0_gen//unsaved_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027300 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'unsaved_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'unsaved_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"unsaved\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0: Starting RTL generation for module 'unsaved_lcd_16207_0' " "Lcd_16207_0: Starting RTL generation for module 'unsaved_lcd_16207_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=unsaved_lcd_16207_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0007_lcd_16207_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0007_lcd_16207_0_gen//unsaved_lcd_16207_0_component_configuration.pl  --do_build_sim=0  \] " "Lcd_16207_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_lcd_16207/generate_rtl.pl --name=unsaved_lcd_16207_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0007_lcd_16207_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0007_lcd_16207_0_gen//unsaved_lcd_16207_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0: Done RTL generation for module 'unsaved_lcd_16207_0' " "Lcd_16207_0: Done RTL generation for module 'unsaved_lcd_16207_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lcd_16207_0: \"unsaved\" instantiated altera_avalon_lcd_16207 \"lcd_16207_0\" " "Lcd_16207_0: \"unsaved\" instantiated altera_avalon_lcd_16207 \"lcd_16207_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027966 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'unsaved_leds' " "Leds: Starting RTL generation for module 'unsaved_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0008_leds_gen//unsaved_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=unsaved_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0008_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0008_leds_gen//unsaved_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446027973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'unsaved_leds' " "Leds: Done RTL generation for module 'unsaved_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028225 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"unsaved\" instantiated altera_avalon_pio \"leds\" " "Leds: \"unsaved\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028228 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'unsaved_sdram' " "Sdram: Starting RTL generation for module 'unsaved_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=unsaved_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0009_sdram_gen//unsaved_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=unsaved_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0009_sdram_gen//unsaved_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'unsaved_sdram' " "Sdram: Done RTL generation for module 'unsaved_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"unsaved\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"unsaved\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: Starting Generation of the SRAM Controller " "Sram_0: Starting Generation of the SRAM Controller" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0: \"unsaved\" instantiated altera_up_avalon_sram \"sram_0\" " "Sram_0: \"unsaved\" instantiated altera_up_avalon_sram \"sram_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'unsaved_timer_0' " "Timer_0: Starting RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0011_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=unsaved_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0011_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0011_timer_0_gen//unsaved_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446028731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'unsaved_timer_0' " "Timer_0: Done RTL generation for module 'unsaved_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446029070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"unsaved\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446029074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Starting RTL generation for module 'unsaved_uart_0' " "Uart_0: Starting RTL generation for module 'unsaved_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446029088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=unsaved_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0012_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0012_uart_0_gen//unsaved_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=unsaved_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0012_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_400940132299892912.dir/0012_uart_0_gen//unsaved_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446029088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: Done RTL generation for module 'unsaved_uart_0' " "Uart_0: Done RTL generation for module 'unsaved_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446029575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Uart_0: \"unsaved\" instantiated altera_avalon_uart \"uart_0\" " "Uart_0: \"unsaved\" instantiated altera_avalon_uart \"uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446029579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446031767 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446032223 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446033616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446039638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446040067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446040502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446040973 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446041424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446041882 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446042316 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446042820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446043264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446043712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"unsaved\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048533 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"unsaved\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048541 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"unsaved\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048548 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ext_bus_avalon_master_translator\" " "Ext_bus_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ext_bus_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048552 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"flash_ctl_translator\" " "Flash_ctl_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"flash_ctl_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ext_bus_avalon_master_agent\" " "Ext_bus_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ext_bus_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"flash_ctl_agent\" " "Flash_ctl_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"flash_ctl_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048568 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"flash_ctl_agent_rsp_fifo\" " "Flash_ctl_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"flash_ctl_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048573 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048588 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Flash_ctl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"flash_ctl_cmd_width_adapter\" " "Flash_ctl_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"flash_ctl_cmd_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446048692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049512 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\" " "Router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\" " "Router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\" " "Sram_0_avalon_sram_slave_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"sram_0_avalon_sram_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049668 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049683 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446049716 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\" " "Avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446050479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446050489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446050496 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Unsaved: Done \"unsaved\" with 48 modules, 74 files " "Unsaved: Done \"unsaved\" with 48 modules, 74 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446050497 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "unsaved.qsys " "Finished elaborating Platform Designer system entity \"unsaved.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446051703 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "nios32.qsys " "Elaborating Platform Designer system entity \"nios32.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446051750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:17 Progress: Loading VHDL_Files/nios32.qsys " "2018.02.12.09:34:17 Progress: Loading VHDL_Files/nios32.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446057262 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:18 Progress: Reading input file " "2018.02.12.09:34:18 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446058250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:18 Progress: Adding buttons \[altera_avalon_pio 17.1\] " "2018.02.12.09:34:18 Progress: Adding buttons \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446058404 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:18 Progress: Parameterizing module buttons " "2018.02.12.09:34:18 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446058586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:18 Progress: Adding clk_0 \[clock_source 17.1\] " "2018.02.12.09:34:18 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446058590 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:19 Progress: Parameterizing module clk_0 " "2018.02.12.09:34:19 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446059771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:19 Progress: Adding cpu \[altera_nios2_qsys 16.1\] " "2018.02.12.09:34:19 Progress: Adding cpu \[altera_nios2_qsys 16.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446059772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:19 Progress: Parameterizing module cpu " "2018.02.12.09:34:19 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446059998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\] " "2018.02.12.09:34:20 Progress: Adding ext_bus \[altera_up_external_bus_to_avalon_bridge 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module ext_bus " "2018.02.12.09:34:20 Progress: Parameterizing module ext_bus" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding flash \[altera_avalon_cf 17.1\] " "2018.02.12.09:34:20 Progress: Adding flash \[altera_avalon_cf 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module flash " "2018.02.12.09:34:20 Progress: Parameterizing module flash" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\] " "2018.02.12.09:34:20 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060077 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module jtag_uart_0 " "2018.02.12.09:34:20 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\] " "2018.02.12.09:34:20 Progress: Adding lcd_16207_0 \[altera_avalon_lcd_16207 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060108 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module lcd_16207_0 " "2018.02.12.09:34:20 Progress: Parameterizing module lcd_16207_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060134 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding leds \[altera_avalon_pio 17.1\] " "2018.02.12.09:34:20 Progress: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module leds " "2018.02.12.09:34:20 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 17.1\] " "2018.02.12.09:34:20 Progress: Adding onchip_memory_0 \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060139 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module onchip_memory_0 " "2018.02.12.09:34:20 Progress: Parameterizing module onchip_memory_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\] " "2018.02.12.09:34:20 Progress: Adding sdram \[altera_avalon_new_sdram_controller 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module sdram " "2018.02.12.09:34:20 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding switches \[altera_avalon_pio 17.1\] " "2018.02.12.09:34:20 Progress: Adding switches \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module switches " "2018.02.12.09:34:20 Progress: Parameterizing module switches" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding timer_0 \[altera_avalon_timer 17.1\] " "2018.02.12.09:34:20 Progress: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module timer_0 " "2018.02.12.09:34:20 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Adding uart_0 \[altera_avalon_uart 17.1\] " "2018.02.12.09:34:20 Progress: Adding uart_0 \[altera_avalon_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060284 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing module uart_0 " "2018.02.12.09:34:20 Progress: Parameterizing module uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Building connections " "2018.02.12.09:34:20 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Parameterizing connections " "2018.02.12.09:34:20 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:20 Progress: Validating " "2018.02.12.09:34:20 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446060377 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2018.02.12.09:34:21 Progress: Done reading input file " "2018.02.12.09:34:21 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446061734 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios32.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062670 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.cpu: Nios II Classic cores are no longer recommended for new projects " "Nios32.cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Nios32.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Nios32.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062671 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Nios32.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062671 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit. " "Nios32.ext_bus: ext_bus.external_interface must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062674 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver " "Nios32.jtag_uart_0: Interrupt sender jtag_uart_0.irq is not connected to an interrupt receiver" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062674 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Nios32.ext_bus: ext_bus.avalon_master must be connected to an Avalon-MM slave " "Nios32.ext_bus: ext_bus.avalon_master must be connected to an Avalon-MM slave" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446062674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32: Generating nios32 \"nios32\" for QUARTUS_SYNTH " "Nios32: Generating nios32 \"nios32\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446063531 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'nios32_buttons' " "Buttons: Starting RTL generation for module 'nios32_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446069677 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0002_buttons_gen//nios32_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_buttons --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0002_buttons_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0002_buttons_gen//nios32_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446069680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'nios32_buttons' " "Buttons: Done RTL generation for module 'nios32_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446069985 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"nios32\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"nios32\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446069991 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'nios32_cpu' " "Cpu: Starting RTL generation for module 'nios32_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446070020 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios32_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0003_cpu_gen//nios32_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios32_cpu --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0003_cpu_gen/ --quartus_bindir=C:/intelfpga_lite/17.1/quartus/bin64 --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0003_cpu_gen//nios32_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446070021 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:30 (*) Starting Nios II generation " "Cpu: # 2018.02.12 09:34:30 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:30 (*)   Checking for plaintext license. " "Cpu: # 2018.02.12 09:34:30 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:31 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:34:31 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:34:31 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078409 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:31 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:34:31 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078410 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:31 (*)   Plaintext license not found. " "Cpu: # 2018.02.12 09:34:31 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:31 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2018.02.12 09:34:31 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:32 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64 " "Cpu: # 2018.02.12 09:34:32 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/17.1/quartus/bin64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2018.02.12 09:34:32 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:32 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2018.02.12 09:34:32 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2018.02.12 09:34:32 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:32 (*)   Elaborating CPU configuration settings " "Cpu: # 2018.02.12 09:34:32 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:32 (*)   Creating all objects for CPU " "Cpu: # 2018.02.12 09:34:32 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:33 (*)     Pipeline frontend " "Cpu: # 2018.02.12 09:34:33 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:34 (*)   Generating RTL from CPU objects " "Cpu: # 2018.02.12 09:34:34 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:37 (*)   Creating encrypted RTL " "Cpu: # 2018.02.12 09:34:37 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2018.02.12 09:34:38 (*) Done Nios II generation " "Cpu: # 2018.02.12 09:34:38 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'nios32_cpu' " "Cpu: Done RTL generation for module 'nios32_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios32\" instantiated altera_nios2_qsys \"cpu\" " "Cpu: \"nios32\" instantiated altera_nios2_qsys \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: Starting Generation of External Bus to Avalon Bridge " "Ext_bus: Starting Generation of External Bus to Avalon Bridge" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078468 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ext_bus: \"nios32\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\" " "Ext_bus: \"nios32\" instantiated altera_up_external_bus_to_avalon_bridge \"ext_bus\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'nios32_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'nios32_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios32_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0005_jtag_uart_0_gen//nios32_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios32_jtag_uart_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0005_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0005_jtag_uart_0_gen//nios32_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446078532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'nios32_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'nios32_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"nios32\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"nios32\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'nios32_leds' " "Leds: Starting RTL generation for module 'nios32_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0006_leds_gen//nios32_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios32_leds --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0006_leds_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0006_leds_gen//nios32_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'nios32_leds' " "Leds: Done RTL generation for module 'nios32_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"nios32\" instantiated altera_avalon_pio \"leds\" " "Leds: \"nios32\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Starting RTL generation for module 'nios32_onchip_memory_0' " "Onchip_memory_0: Starting RTL generation for module 'nios32_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios32_onchip_memory_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0007_onchip_memory_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0007_onchip_memory_0_gen//nios32_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory_0:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios32_onchip_memory_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0007_onchip_memory_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0007_onchip_memory_0_gen//nios32_onchip_memory_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446079630 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: Done RTL generation for module 'nios32_onchip_memory_0' " "Onchip_memory_0: Done RTL generation for module 'nios32_onchip_memory_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080060 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory_0: \"nios32\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\" " "Onchip_memory_0: \"nios32\" instantiated altera_avalon_onchip_memory2 \"onchip_memory_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'nios32_sdram' " "Sdram: Starting RTL generation for module 'nios32_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios32_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0008_sdram_gen//nios32_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios32_sdram --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0008_sdram_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0008_sdram_gen//nios32_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'nios32_sdram' " "Sdram: Done RTL generation for module 'nios32_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"nios32\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"nios32\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'nios32_timer_0' " "Timer_0: Starting RTL generation for module 'nios32_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios32_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0009_timer_0_gen//nios32_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec C:/intelFPGA_lite/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/17.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios32_timer_0 --dir=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/DILLON~1/AppData/Local/Temp/alt7574_4298221105328505820.dir/0009_timer_0_gen//nios32_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'nios32_timer_0' " "Timer_0: Done RTL generation for module 'nios32_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080938 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"nios32\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"nios32\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446080942 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446087317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446087890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446088338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446088863 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446089372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446089865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446090373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446090960 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"nios32\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"nios32\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095107 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"nios32\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"nios32\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"nios32\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"nios32\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095128 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095142 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095147 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095154 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095206 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\" " "Router_006: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_006\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095220 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\" " "Router_008: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\" " "Router_009: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095250 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\" " "Cpu_instruction_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"cpu_instruction_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095255 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\" " "Sdram_s1_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"sdram_s1_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095268 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095282 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\" " "Cmd_mux_004: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095351 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\" " "Rsp_demux_004: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\" " "Sdram_s1_rsp_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"sdram_s1_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095426 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095428 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446095429 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446096235 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\" " "Avalon_st_adapter_004: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446097058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446097066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter_004\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446097072 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios32: Done \"nios32\" with 38 modules, 65 files " "Nios32: Done \"nios32\" with 38 modules, 65 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446097077 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "nios32.qsys " "Finished elaborating Platform Designer system entity \"nios32.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446098202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpds17.vhd 0 0 " "Found 0 design units, including 0 entities, in source file rpds17.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpds17.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rpds17.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 rpds17 " "Found entity 1: rpds17" {  } { { "rpds17.bdf" "" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_file_lab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_file_lab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vhdl_file_lab1-rtl " "Found design unit 1: vhdl_file_lab1-rtl" {  } { { "vhdl_file_lab1.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099835 ""} { "Info" "ISGN_ENTITY_NAME" "1 vhdl_file_lab1 " "Found entity 1: vhdl_file_lab1" {  } { { "vhdl_file_lab1.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_file_lab1/vhdl_file_lab1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vhdl_file_lab1/vhdl_file_lab1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vhdl_file_lab1_0002 " "Found entity 1: vhdl_file_lab1_0002" {  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up3_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file up3_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 up3_pll-rtl " "Found design unit 1: up3_pll-rtl" {  } { { "up3_pll.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/up3_pll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099847 ""} { "Info" "ISGN_ENTITY_NAME" "1 up3_pll " "Found entity 1: up3_pll" {  } { { "up3_pll.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/up3_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up3_pll/up3_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file up3_pll/up3_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 up3_pll_0002 " "Found entity 1: up3_pll_0002" {  } { { "up3_pll/up3_pll_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/up3_pll/up3_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099898 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099917 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099917 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099917 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099917 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099917 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446099928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099966 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446099999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446099999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/unsaved/submodules/altera_reset_controller.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/unsaved/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_buttons " "Found entity 1: unsaved_buttons" {  } { { "db/ip/unsaved/submodules/unsaved_buttons.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/unsaved/submodules/unsaved_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_ic_data_module " "Found entity 1: unsaved_cpu_ic_data_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_cpu_ic_tag_module " "Found entity 2: unsaved_cpu_ic_tag_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_cpu_register_bank_a_module " "Found entity 3: unsaved_cpu_register_bank_a_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_cpu_register_bank_b_module " "Found entity 4: unsaved_cpu_register_bank_b_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_cpu_nios2_oci_debug " "Found entity 5: unsaved_cpu_nios2_oci_debug" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "6 unsaved_cpu_ociram_sp_ram_module " "Found entity 6: unsaved_cpu_ociram_sp_ram_module" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsaved_cpu_nios2_ocimem " "Found entity 7: unsaved_cpu_nios2_ocimem" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "8 unsaved_cpu_nios2_avalon_reg " "Found entity 8: unsaved_cpu_nios2_avalon_reg" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "9 unsaved_cpu_nios2_oci_break " "Found entity 9: unsaved_cpu_nios2_oci_break" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "10 unsaved_cpu_nios2_oci_xbrk " "Found entity 10: unsaved_cpu_nios2_oci_xbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "11 unsaved_cpu_nios2_oci_dbrk " "Found entity 11: unsaved_cpu_nios2_oci_dbrk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "12 unsaved_cpu_nios2_oci_itrace " "Found entity 12: unsaved_cpu_nios2_oci_itrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "13 unsaved_cpu_nios2_oci_td_mode " "Found entity 13: unsaved_cpu_nios2_oci_td_mode" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "14 unsaved_cpu_nios2_oci_dtrace " "Found entity 14: unsaved_cpu_nios2_oci_dtrace" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "15 unsaved_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: unsaved_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "16 unsaved_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: unsaved_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "17 unsaved_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: unsaved_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "18 unsaved_cpu_nios2_oci_fifo " "Found entity 18: unsaved_cpu_nios2_oci_fifo" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "19 unsaved_cpu_nios2_oci_pib " "Found entity 19: unsaved_cpu_nios2_oci_pib" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "20 unsaved_cpu_nios2_oci_im " "Found entity 20: unsaved_cpu_nios2_oci_im" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "21 unsaved_cpu_nios2_performance_monitors " "Found entity 21: unsaved_cpu_nios2_performance_monitors" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "22 unsaved_cpu_nios2_oci " "Found entity 22: unsaved_cpu_nios2_oci" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""} { "Info" "ISGN_ENTITY_NAME" "23 unsaved_cpu " "Found entity 23: unsaved_cpu" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_jtag_debug_module_sysclk " "Found entity 1: unsaved_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_jtag_debug_module_tck " "Found entity 1: unsaved_cpu_jtag_debug_module_tck" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_jtag_debug_module_wrapper " "Found entity 1: unsaved_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_mult_cell " "Found entity 1: unsaved_cpu_mult_cell" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_oci_test_bench " "Found entity 1: unsaved_cpu_oci_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_cpu_test_bench " "Found entity 1: unsaved_cpu_test_bench" {  } { { "db/ip/unsaved/submodules/unsaved_cpu_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_ext_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_ext_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_ext_bus " "Found entity 1: unsaved_ext_bus" {  } { { "db/ip/unsaved/submodules/unsaved_ext_bus.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_ext_bus.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_flash " "Found entity 1: unsaved_flash" {  } { { "db/ip/unsaved/submodules/unsaved_flash.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_flash.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_irq_mapper " "Found entity 1: unsaved_irq_mapper" {  } { { "db/ip/unsaved/submodules/unsaved_irq_mapper.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_jtag_uart_0_sim_scfifo_w " "Found entity 1: unsaved_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100717 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_jtag_uart_0_scfifo_w " "Found entity 2: unsaved_jtag_uart_0_scfifo_w" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100717 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_jtag_uart_0_sim_scfifo_r " "Found entity 3: unsaved_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100717 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_jtag_uart_0_scfifo_r " "Found entity 4: unsaved_jtag_uart_0_scfifo_r" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100717 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_jtag_uart_0 " "Found entity 5: unsaved_jtag_uart_0" {  } { { "db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_lcd_16207_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_lcd_16207_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_lcd_16207_0 " "Found entity 1: unsaved_lcd_16207_0" {  } { { "db/ip/unsaved/submodules/unsaved_lcd_16207_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_lcd_16207_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_leds " "Found entity 1: unsaved_leds" {  } { { "db/ip/unsaved/submodules/unsaved_leds.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0 " "Found entity 1: unsaved_mm_interconnect_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_demux " "Found entity 1: unsaved_mm_interconnect_0_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_cmd_mux " "Found entity 1: unsaved_mm_interconnect_0_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100771 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100784 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100806 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router " "Found entity 2: unsaved_mm_interconnect_0_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100811 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100821 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_0_router_001 " "Found entity 2: unsaved_mm_interconnect_0_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_demux " "Found entity 1: unsaved_mm_interconnect_0_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_0_rsp_mux " "Found entity 1: unsaved_mm_interconnect_0_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1 " "Found entity 1: unsaved_mm_interconnect_1" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_avalon_st_adapter_001 " "Found entity 1: unsaved_mm_interconnect_1_avalon_st_adapter_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_demux " "Found entity 1: unsaved_mm_interconnect_1_cmd_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_demux_001 " "Found entity 1: unsaved_mm_interconnect_1_cmd_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_mux " "Found entity 1: unsaved_mm_interconnect_1_cmd_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_cmd_mux_001 " "Found entity 1: unsaved_mm_interconnect_1_cmd_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100911 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router " "Found entity 2: unsaved_mm_interconnect_1_router" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100914 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_001_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100923 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_001 " "Found entity 2: unsaved_mm_interconnect_1_router_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100923 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_002_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_002_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100934 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_002 " "Found entity 2: unsaved_mm_interconnect_1_router_002" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_003_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_003_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100946 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_003 " "Found entity 2: unsaved_mm_interconnect_1_router_003" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_010.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_010.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_010_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_010_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100959 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_010 " "Found entity 2: unsaved_mm_interconnect_1_router_010" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100959 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel unsaved_mm_interconnect_1_router_011.sv(48) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_011.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel unsaved_mm_interconnect_1_router_011.sv(49) " "Verilog HDL Declaration information at unsaved_mm_interconnect_1_router_011.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446100963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_router_011_default_decode " "Found entity 1: unsaved_mm_interconnect_1_router_011_default_decode" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100970 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_mm_interconnect_1_router_011 " "Found entity 2: unsaved_mm_interconnect_1_router_011" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_router_011.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_demux " "Found entity 1: unsaved_mm_interconnect_1_rsp_demux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_demux_001 " "Found entity 1: unsaved_mm_interconnect_1_rsp_demux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_mux " "Found entity 1: unsaved_mm_interconnect_1_rsp_mux" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446100997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446100997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_mm_interconnect_1_rsp_mux_001 " "Found entity 1: unsaved_mm_interconnect_1_rsp_mux_001" {  } { { "db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/unsaved/submodules/unsaved_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sdram_input_efifo_module " "Found entity 1: unsaved_sdram_input_efifo_module" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101018 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_sdram " "Found entity 2: unsaved_sdram" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_sram_0 " "Found entity 1: unsaved_sram_0" {  } { { "db/ip/unsaved/submodules/unsaved_sram_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sram_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/submodules/unsaved_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_timer_0 " "Found entity 1: unsaved_timer_0" {  } { { "db/ip/unsaved/submodules/unsaved_timer_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/submodules/unsaved_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/unsaved/submodules/unsaved_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved_uart_0_tx " "Found entity 1: unsaved_uart_0_tx" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101067 ""} { "Info" "ISGN_ENTITY_NAME" "2 unsaved_uart_0_rx_stimulus_source " "Found entity 2: unsaved_uart_0_rx_stimulus_source" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101067 ""} { "Info" "ISGN_ENTITY_NAME" "3 unsaved_uart_0_rx " "Found entity 3: unsaved_uart_0_rx" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101067 ""} { "Info" "ISGN_ENTITY_NAME" "4 unsaved_uart_0_regs " "Found entity 4: unsaved_uart_0_regs" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 547 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101067 ""} { "Info" "ISGN_ENTITY_NAME" "5 unsaved_uart_0 " "Found entity 5: unsaved_uart_0" {  } { { "db/ip/unsaved/submodules/unsaved_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_uart_0.v" 793 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/unsaved/unsaved.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/unsaved/unsaved.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsaved " "Found entity 1: unsaved" {  } { { "db/ip/unsaved/unsaved.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/unsaved.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/nios32.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/nios32.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32 " "Found entity 1: nios32" {  } { { "db/ip/nios32/nios32.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/nios32/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/nios32/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/nios32/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/nios32/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101159 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101199 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101199 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101199 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101199 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446101206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/nios32/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/nios32/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101263 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/nios32/submodules/altera_reset_controller.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/nios32/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/nios32/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446101330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/nios32/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_buttons " "Found entity 1: nios32_buttons" {  } { { "db/ip/nios32/submodules/nios32_buttons.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446101349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446101349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu.v 23 23 " "Found 23 design units, including 23 entities, in source file db/ip/nios32/submodules/nios32_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_ic_data_module " "Found entity 1: nios32_cpu_ic_data_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_cpu_ic_tag_module " "Found entity 2: nios32_cpu_ic_tag_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios32_cpu_register_bank_a_module " "Found entity 3: nios32_cpu_register_bank_a_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios32_cpu_register_bank_b_module " "Found entity 4: nios32_cpu_register_bank_b_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios32_cpu_nios2_oci_debug " "Found entity 5: nios32_cpu_nios2_oci_debug" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios32_cpu_ociram_sp_ram_module " "Found entity 6: nios32_cpu_ociram_sp_ram_module" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios32_cpu_nios2_ocimem " "Found entity 7: nios32_cpu_nios2_ocimem" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios32_cpu_nios2_avalon_reg " "Found entity 8: nios32_cpu_nios2_avalon_reg" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios32_cpu_nios2_oci_break " "Found entity 9: nios32_cpu_nios2_oci_break" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios32_cpu_nios2_oci_xbrk " "Found entity 10: nios32_cpu_nios2_oci_xbrk" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios32_cpu_nios2_oci_dbrk " "Found entity 11: nios32_cpu_nios2_oci_dbrk" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios32_cpu_nios2_oci_itrace " "Found entity 12: nios32_cpu_nios2_oci_itrace" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios32_cpu_nios2_oci_td_mode " "Found entity 13: nios32_cpu_nios2_oci_td_mode" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios32_cpu_nios2_oci_dtrace " "Found entity 14: nios32_cpu_nios2_oci_dtrace" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios32_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios32_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios32_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios32_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios32_cpu_nios2_oci_fifo_cnt_inc " "Found entity 17: nios32_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios32_cpu_nios2_oci_fifo " "Found entity 18: nios32_cpu_nios2_oci_fifo" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios32_cpu_nios2_oci_pib " "Found entity 19: nios32_cpu_nios2_oci_pib" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios32_cpu_nios2_oci_im " "Found entity 20: nios32_cpu_nios2_oci_im" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios32_cpu_nios2_performance_monitors " "Found entity 21: nios32_cpu_nios2_performance_monitors" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios32_cpu_nios2_oci " "Found entity 22: nios32_cpu_nios2_oci" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios32_cpu " "Found entity 23: nios32_cpu" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_jtag_debug_module_sysclk " "Found entity 1: nios32_cpu_jtag_debug_module_sysclk" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_jtag_debug_module_tck " "Found entity 1: nios32_cpu_jtag_debug_module_tck" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_jtag_debug_module_wrapper " "Found entity 1: nios32_cpu_jtag_debug_module_wrapper" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_mult_cell " "Found entity 1: nios32_cpu_mult_cell" {  } { { "db/ip/nios32/submodules/nios32_cpu_mult_cell.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_oci_test_bench " "Found entity 1: nios32_cpu_oci_test_bench" {  } { { "db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_cpu_test_bench " "Found entity 1: nios32_cpu_test_bench" {  } { { "db/ip/nios32/submodules/nios32_cpu_test_bench.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_ext_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_ext_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_ext_bus " "Found entity 1: nios32_ext_bus" {  } { { "db/ip/nios32/submodules/nios32_ext_bus.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_ext_bus.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_irq_mapper " "Found entity 1: nios32_irq_mapper" {  } { { "db/ip/nios32/submodules/nios32_irq_mapper.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/nios32/submodules/nios32_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios32_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102122 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_jtag_uart_0_scfifo_w " "Found entity 2: nios32_jtag_uart_0_scfifo_w" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102122 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios32_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios32_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102122 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios32_jtag_uart_0_scfifo_r " "Found entity 4: nios32_jtag_uart_0_scfifo_r" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102122 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios32_jtag_uart_0 " "Found entity 5: nios32_jtag_uart_0" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_leds " "Found entity 1: nios32_leds" {  } { { "db/ip/nios32/submodules/nios32_leds.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0 " "Found entity 1: nios32_mm_interconnect_0" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter_004 " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter_004" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_demux " "Found entity 1: nios32_mm_interconnect_0_cmd_demux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios32_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_mux " "Found entity 1: nios32_mm_interconnect_0_cmd_mux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_cmd_mux_004 " "Found entity 1: nios32_mm_interconnect_0_cmd_mux_004" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_004.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102254 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router " "Found entity 2: nios32_mm_interconnect_0_router" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102271 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_001 " "Found entity 2: nios32_mm_interconnect_0_router_001" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102287 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_002 " "Found entity 2: nios32_mm_interconnect_0_router_002" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102287 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_006_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102304 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_006 " "Found entity 2: nios32_mm_interconnect_0_router_006" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_008_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_008_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102320 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_008 " "Found entity 2: nios32_mm_interconnect_0_router_008" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102320 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios32_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102324 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios32_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios32_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1518446102324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios32_mm_interconnect_0_router_009_default_decode" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102340 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_mm_interconnect_0_router_009 " "Found entity 2: nios32_mm_interconnect_0_router_009" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_demux " "Found entity 1: nios32_mm_interconnect_0_rsp_demux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_demux_004 " "Found entity 1: nios32_mm_interconnect_0_rsp_demux_004" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_004.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_mux " "Found entity 1: nios32_mm_interconnect_0_rsp_mux" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios32_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_onchip_memory_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_onchip_memory_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_onchip_memory_0 " "Found entity 1: nios32_onchip_memory_0" {  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/nios32/submodules/nios32_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_sdram_input_efifo_module " "Found entity 1: nios32_sdram_input_efifo_module" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102440 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios32_sdram " "Found entity 2: nios32_sdram" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nios32/submodules/nios32_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nios32/submodules/nios32_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios32_timer_0 " "Found entity 1: nios32_timer_0" {  } { { "db/ip/nios32/submodules/nios32_timer_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446102458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446102458 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(1812) " "Verilog HDL or VHDL warning at unsaved_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(1814) " "Verilog HDL or VHDL warning at unsaved_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(1972) " "Verilog HDL or VHDL warning at unsaved_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102500 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_cpu.v(2802) " "Verilog HDL or VHDL warning at unsaved_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102503 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(318) " "Verilog HDL or VHDL warning at unsaved_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102535 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(328) " "Verilog HDL or VHDL warning at unsaved_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102535 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(338) " "Verilog HDL or VHDL warning at unsaved_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102535 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "unsaved_sdram.v(682) " "Verilog HDL or VHDL warning at unsaved_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/unsaved/submodules/unsaved_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/unsaved/submodules/unsaved_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102537 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(1812) " "Verilog HDL or VHDL warning at nios32_cpu.v(1812): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(1814) " "Verilog HDL or VHDL warning at nios32_cpu.v(1814): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(1972) " "Verilog HDL or VHDL warning at nios32_cpu.v(1972): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102556 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_cpu.v(2802) " "Verilog HDL or VHDL warning at nios32_cpu.v(2802): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102559 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(318) " "Verilog HDL or VHDL warning at nios32_sdram.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102567 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(328) " "Verilog HDL or VHDL warning at nios32_sdram.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102568 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(338) " "Verilog HDL or VHDL warning at nios32_sdram.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102568 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios32_sdram.v(682) " "Verilog HDL or VHDL warning at nios32_sdram.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Analysis & Synthesis" 0 -1 1518446102571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rpds17 " "Elaborating entity \"rpds17\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1518446104262 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "vhdl_file_lab1 inst6 " "Block or symbol \"vhdl_file_lab1\" of instance \"inst6\" overlaps another block or symbol" {  } { { "rpds17.bdf" "" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { -24 496 656 120 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1518446104264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_file_lab1 vhdl_file_lab1:inst6 " "Elaborating entity \"vhdl_file_lab1\" for hierarchy \"vhdl_file_lab1:inst6\"" {  } { { "rpds17.bdf" "inst6" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { -24 496 656 120 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vhdl_file_lab1_0002 vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst " "Elaborating entity \"vhdl_file_lab1_0002\" for hierarchy \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\"" {  } { { "vhdl_file_lab1.vhd" "vhdl_file_lab1_inst" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\"" {  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "altera_pll_i" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104387 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1518446104401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\"" {  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104413 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vhdl_file_lab1:inst6\|vhdl_file_lab1_0002:vhdl_file_lab1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 8500 ps " "Parameter \"phase_shift0\" = \"8500 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446104414 ""}  } { { "vhdl_file_lab1/vhdl_file_lab1_0002.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/vhdl_file_lab1/vhdl_file_lab1_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518446104414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32 nios32:inst " "Elaborating entity \"nios32\" for hierarchy \"nios32:inst\"" {  } { { "rpds17.bdf" "inst" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { 192 704 1216 624 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_buttons nios32:inst\|nios32_buttons:buttons " "Elaborating entity \"nios32_buttons\" for hierarchy \"nios32:inst\|nios32_buttons:buttons\"" {  } { { "db/ip/nios32/nios32.v" "buttons" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu nios32:inst\|nios32_cpu:cpu " "Elaborating entity \"nios32_cpu\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\"" {  } { { "db/ip/nios32/nios32.v" "cpu" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_test_bench nios32:inst\|nios32_cpu:cpu\|nios32_cpu_test_bench:the_nios32_cpu_test_bench " "Elaborating entity \"nios32_cpu_test_bench\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_test_bench:the_nios32_cpu_test_bench\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_test_bench" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 4924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446104934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_ic_data_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data " "Elaborating entity \"nios32_cpu_ic_data_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_ic_data" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 5782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446105280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446105280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_data_module:nios32_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_ic_tag_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag " "Elaborating entity \"nios32_cpu_ic_tag_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_ic_tag" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 5848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_10n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_10n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_10n1 " "Found entity 1: altsyncram_10n1" {  } { { "db/altsyncram_10n1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_10n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446105554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446105554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_10n1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_10n1:auto_generated " "Elaborating entity \"altsyncram_10n1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_ic_tag_module:nios32_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_10n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_register_bank_a_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a " "Elaborating entity \"nios32_cpu_register_bank_a_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_register_bank_a" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 6392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446105976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mm1 " "Found entity 1: altsyncram_2mm1" {  } { { "db/altsyncram_2mm1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_2mm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446106091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446106091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2mm1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2mm1:auto_generated " "Elaborating entity \"altsyncram_2mm1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_a_module:nios32_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_2mm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446106104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_register_bank_b_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b " "Elaborating entity \"nios32_cpu_register_bank_b_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_register_bank_b" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 6414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446106587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446106628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3mm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3mm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3mm1 " "Found entity 1: altsyncram_3mm1" {  } { { "db/altsyncram_3mm1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_3mm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446106734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446106734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3mm1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3mm1:auto_generated " "Elaborating entity \"altsyncram_3mm1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_register_bank_b_module:nios32_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_3mm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446106745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_mult_cell nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell " "Elaborating entity \"nios32_cpu_mult_cell\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_mult_cell" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 6933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446107207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446107282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_ujt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446107395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446107395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446107435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_ujt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446107620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446107720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446107812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446107865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446108031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446108545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446108605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446108781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446108976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446109046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446109100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446109279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446110524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446110878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446110938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446111101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446111157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446111325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446111513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446111607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_0kt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446111720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446111720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446111760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_mult_cell:the_nios32_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altera_mult_add_0kt2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446111859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci " "Elaborating entity \"nios32_cpu_nios2_oci\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 7202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446115362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_debug nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug " "Elaborating entity \"nios32_cpu_nios2_oci_debug\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_debug" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446115452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_debug:the_nios32_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446115546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_ocimem nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem " "Elaborating entity \"nios32_cpu_nios2_ocimem\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_ocimem" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446115631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_ociram_sp_ram_module nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram " "Elaborating entity \"nios32_cpu_ociram_sp_ram_module\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_ociram_sp_ram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446115728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446115770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ce1 " "Found entity 1: altsyncram_2ce1" {  } { { "db/altsyncram_2ce1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_2ce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446115879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446115879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ce1 nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2ce1:auto_generated " "Elaborating entity \"altsyncram_2ce1\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_ocimem:the_nios32_cpu_nios2_ocimem\|nios32_cpu_ociram_sp_ram_module:nios32_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2ce1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446115891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_avalon_reg nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_avalon_reg:the_nios32_cpu_nios2_avalon_reg " "Elaborating entity \"nios32_cpu_nios2_avalon_reg\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_avalon_reg:the_nios32_cpu_nios2_avalon_reg\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_avalon_reg" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_break nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_break:the_nios32_cpu_nios2_oci_break " "Elaborating entity \"nios32_cpu_nios2_oci_break\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_break:the_nios32_cpu_nios2_oci_break\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_break" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_xbrk nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_xbrk:the_nios32_cpu_nios2_oci_xbrk " "Elaborating entity \"nios32_cpu_nios2_oci_xbrk\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_xbrk:the_nios32_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_xbrk" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_dbrk nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dbrk:the_nios32_cpu_nios2_oci_dbrk " "Elaborating entity \"nios32_cpu_nios2_oci_dbrk\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dbrk:the_nios32_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_dbrk" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_itrace nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_itrace:the_nios32_cpu_nios2_oci_itrace " "Elaborating entity \"nios32_cpu_nios2_oci_itrace\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_itrace:the_nios32_cpu_nios2_oci_itrace\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_itrace" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_dtrace nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace " "Elaborating entity \"nios32_cpu_nios2_oci_dtrace\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_dtrace" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_td_mode nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace\|nios32_cpu_nios2_oci_td_mode:nios32_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios32_cpu_nios2_oci_td_mode\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_dtrace:the_nios32_cpu_nios2_oci_dtrace\|nios32_cpu_nios2_oci_td_mode:nios32_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "nios32_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_fifo nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo " "Elaborating entity \"nios32_cpu_nios2_oci_fifo\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446116978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_compute_input_tm_cnt nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_compute_input_tm_cnt:the_nios32_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios32_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_compute_input_tm_cnt:the_nios32_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_fifo_wrptr_inc nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_wrptr_inc:the_nios32_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios32_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_wrptr_inc:the_nios32_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_fifo_cnt_inc nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_cnt_inc:the_nios32_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios32_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_nios2_oci_fifo_cnt_inc:the_nios32_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_oci_test_bench nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_oci_test_bench:the_nios32_cpu_oci_test_bench " "Elaborating entity \"nios32_cpu_oci_test_bench\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_fifo:the_nios32_cpu_nios2_oci_fifo\|nios32_cpu_oci_test_bench:the_nios32_cpu_oci_test_bench\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_oci_test_bench" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117246 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios32_cpu_oci_test_bench " "Entity \"nios32_cpu_oci_test_bench\" contains only dangling pins" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_oci_test_bench" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1518446117247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_pib nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_pib:the_nios32_cpu_nios2_oci_pib " "Elaborating entity \"nios32_cpu_nios2_oci_pib\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_pib:the_nios32_cpu_nios2_oci_pib\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_pib" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_nios2_oci_im nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_im:the_nios32_cpu_nios2_oci_im " "Elaborating entity \"nios32_cpu_nios2_oci_im\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_nios2_oci_im:the_nios32_cpu_nios2_oci_im\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_im" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_jtag_debug_module_wrapper nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper " "Elaborating entity \"nios32_cpu_jtag_debug_module_wrapper\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\"" {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_jtag_debug_module_wrapper" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_jtag_debug_module_tck nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_tck:the_nios32_cpu_jtag_debug_module_tck " "Elaborating entity \"nios32_cpu_jtag_debug_module_tck\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_tck:the_nios32_cpu_jtag_debug_module_tck\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "the_nios32_cpu_jtag_debug_module_tck" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_cpu_jtag_debug_module_sysclk nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_sysclk:the_nios32_cpu_jtag_debug_module_sysclk " "Elaborating entity \"nios32_cpu_jtag_debug_module_sysclk\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|nios32_cpu_jtag_debug_module_sysclk:the_nios32_cpu_jtag_debug_module_sysclk\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "the_nios32_cpu_jtag_debug_module_sysclk" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\"" {  } { { "db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" "nios32_cpu_jtag_debug_module_phy" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446117964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios32:inst\|nios32_cpu:cpu\|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci\|nios32_cpu_jtag_debug_module_wrapper:the_nios32_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios32_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_ext_bus nios32:inst\|nios32_ext_bus:ext_bus " "Elaborating entity \"nios32_ext_bus\" for hierarchy \"nios32:inst\|nios32_ext_bus:ext_bus\"" {  } { { "db/ip/nios32/nios32.v" "ext_bus" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_jtag_uart_0 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios32_jtag_uart_0\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/nios32/nios32.v" "jtag_uart_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_jtag_uart_0_scfifo_w nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w " "Elaborating entity \"nios32_jtag_uart_0_scfifo_w\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "the_nios32_jtag_uart_0_scfifo_w" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "wfifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446118666 ""}  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518446118666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446118755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446118755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446118818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446118818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446118895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446118895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446118918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446119012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446119012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446119042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446119138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446119138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446119160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446119279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446119279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_w:the_nios32_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446119302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_jtag_uart_0_scfifo_r nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_r:the_nios32_jtag_uart_0_scfifo_r " "Elaborating entity \"nios32_jtag_uart_0_scfifo_r\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|nios32_jtag_uart_0_scfifo_r:the_nios32_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "the_nios32_jtag_uart_0_scfifo_r" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446119373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "nios32_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446119976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120005 ""}  } { { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518446120005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120099 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios32:inst\|nios32_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios32_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/nios32/submodules/nios32_jtag_uart_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_leds nios32:inst\|nios32_leds:leds " "Elaborating entity \"nios32_leds\" for hierarchy \"nios32:inst\|nios32_leds:leds\"" {  } { { "db/ip/nios32/nios32.v" "leds" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_onchip_memory_0 nios32:inst\|nios32_onchip_memory_0:onchip_memory_0 " "Elaborating entity \"nios32_onchip_memory_0\" for hierarchy \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\"" {  } { { "db/ip/nios32/nios32.v" "onchip_memory_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "the_altsyncram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios32_onchip_memory_0.hex " "Parameter \"init_file\" = \"nios32_onchip_memory_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2298 " "Parameter \"maximum_depth\" = \"2298\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2298 " "Parameter \"numwords_a\" = \"2298\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446120320 ""}  } { { "db/ip/nios32/submodules/nios32_onchip_memory_0.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_onchip_memory_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518446120320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04n1 " "Found entity 1: altsyncram_04n1" {  } { { "db/altsyncram_04n1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_04n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446120415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446120415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04n1 nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_04n1:auto_generated " "Elaborating entity \"altsyncram_04n1\" for hierarchy \"nios32:inst\|nios32_onchip_memory_0:onchip_memory_0\|altsyncram:the_altsyncram\|altsyncram_04n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_sdram nios32:inst\|nios32_sdram:sdram " "Elaborating entity \"nios32_sdram\" for hierarchy \"nios32:inst\|nios32_sdram:sdram\"" {  } { { "db/ip/nios32/nios32.v" "sdram" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446120966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_sdram_input_efifo_module nios32:inst\|nios32_sdram:sdram\|nios32_sdram_input_efifo_module:the_nios32_sdram_input_efifo_module " "Elaborating entity \"nios32_sdram_input_efifo_module\" for hierarchy \"nios32:inst\|nios32_sdram:sdram\|nios32_sdram_input_efifo_module:the_nios32_sdram_input_efifo_module\"" {  } { { "db/ip/nios32/submodules/nios32_sdram.v" "the_nios32_sdram_input_efifo_module" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_timer_0 nios32:inst\|nios32_timer_0:timer_0 " "Elaborating entity \"nios32_timer_0\" for hierarchy \"nios32:inst\|nios32_timer_0:timer_0\"" {  } { { "db/ip/nios32/nios32.v" "timer_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios32_mm_interconnect_0\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/nios32/nios32.v" "mm_interconnect_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:buttons_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "buttons_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_0_s1_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "onchip_memory_0_s1_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446121992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/nios32/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router " "Elaborating entity \"nios32_mm_interconnect_0_router\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router\|nios32_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router:router\|nios32_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_001 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios32_mm_interconnect_0_router_001\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_001" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_001_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001\|nios32_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_001:router_001\|nios32_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_002 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios32_mm_interconnect_0_router_002\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_002" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_002_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002\|nios32_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_002:router_002\|nios32_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446122874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_006 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios32_mm_interconnect_0_router_006\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_006:router_006\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_006" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_006_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_006:router_006\|nios32_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_006:router_006\|nios32_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_008 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"nios32_mm_interconnect_0_router_008\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_008:router_008\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_008" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_008_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_008:router_008\|nios32_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_008_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_008:router_008\|nios32_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_009 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios32_mm_interconnect_0_router_009\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "router_009" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_router_009_default_decode nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009\|nios32_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios32_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_router_009:router_009\|nios32_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2685 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_demux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios32_mm_interconnect_0_cmd_demux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_demux_001 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios32_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_mux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios32_mm_interconnect_0_cmd_mux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_cmd_mux_004 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_004:cmd_mux_004 " "Elaborating entity \"nios32_mm_interconnect_0_cmd_mux_004\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_004:cmd_mux_004\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "cmd_mux_004" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_004.sv" "arb" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_cmd_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_cmd_mux_004:cmd_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_demux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios32_mm_interconnect_0_rsp_demux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 2982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_demux_004 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux_004:rsp_demux_004 " "Elaborating entity \"nios32_mm_interconnect_0_rsp_demux_004\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_demux_004:rsp_demux_004\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_demux_004" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_mux nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios32_mm_interconnect_0_rsp_mux\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446123977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_rsp_mux_001 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios32_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/nios32/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124149 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518446124161 "|rpds17|nios32:inst|nios32_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518446124162 "|rpds17|nios32:inst|nios32_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "db/ip/nios32/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1518446124162 "|rpds17|nios32:inst|nios32_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios32_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter_004 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter_004\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0.v" "avalon_st_adapter_004" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0\" for hierarchy \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|nios32_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004\|nios32_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004.v" "error_adapter_0" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_mm_interconnect_0_avalon_st_adapter_004.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios32_irq_mapper nios32:inst\|nios32_irq_mapper:irq_mapper " "Elaborating entity \"nios32_irq_mapper\" for hierarchy \"nios32:inst\|nios32_irq_mapper:irq_mapper\"" {  } { { "db/ip/nios32/nios32.v" "irq_mapper" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios32:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios32:inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/nios32/nios32.v" "rst_controller" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/nios32.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/nios32/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios32:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/nios32/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446124768 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios32_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios32_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/nios32/submodules/nios32_cpu.v" "the_nios32_cpu_nios2_oci_itrace" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/nios32/submodules/nios32_cpu.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1518446126197 "|rpds17|nios32:inst|nios32_cpu:cpu|nios32_cpu_nios2_oci:the_nios32_cpu_nios2_oci|nios32_cpu_nios2_oci_itrace:the_nios32_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518446127214 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.02.12.09:35:32 Progress: Loading sld0b04ecc6/alt_sld_fab_wrapper_hw.tcl " "2018.02.12.09:35:32 Progress: Loading sld0b04ecc6/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446132735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446136368 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446136592 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446140133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446140297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446140474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446140664 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446140671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446140672 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1518446141395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0b04ecc6/alt_sld_fab.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446141736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446141736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446141871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446141871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446141898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446141898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446141995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446141995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446142110 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446142110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446142110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/ip/sld0b04ecc6/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446142214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446142214 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1518446147558 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1518446147558 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1518446147558 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446147619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios32:inst\|nios32_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1518446147619 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1518446147619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/db/altsyncram_40n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1518446147713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446147713 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1518446149087 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1518446149087 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1518446149143 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1518446149143 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1518446149143 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1518446149143 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1518446149144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1518446149160 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "rpds17.bdf" "" { Schematic "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/rpds17.bdf" { { 464 264 440 480 "sdram_wire_cke" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1518446151388 "|rpds17|sdram_wire_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1518446151388 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446151766 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "362 " "362 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1518446153787 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446154101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446154597 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved 19 " "Ignored 19 assignments for entity \"unsaved\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154842 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_buttons 23 " "Ignored 23 assignments for entity \"unsaved_buttons\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_cpu 104 " "Ignored 104 assignments for entity \"unsaved_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_flash 10 " "Ignored 10 assignments for entity \"unsaved_flash\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_irq_mapper 13 " "Ignored 13 assignments for entity \"unsaved_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_jtag_uart_0 24 " "Ignored 24 assignments for entity \"unsaved_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_lcd_16207_0 10 " "Ignored 10 assignments for entity \"unsaved_lcd_16207_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_leds 22 " "Ignored 22 assignments for entity \"unsaved_leds\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"unsaved_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"unsaved_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154843 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1 12 " "Ignored 12 assignments for entity \"unsaved_mm_interconnect_1\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_avalon_st_adapter_001 32 " "Ignored 32 assignments for entity \"unsaved_mm_interconnect_1_avalon_st_adapter_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_avalon_st_adapter_001_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_demux_001 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154844 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_cmd_mux_001 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_001 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_002 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_003 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_010 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_010\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_router_011 36 " "Ignored 36 assignments for entity \"unsaved_mm_interconnect_1_router_011\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_demux 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_demux_001 17 " "Ignored 17 assignments for entity \"unsaved_mm_interconnect_1_rsp_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_mux 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_mm_interconnect_1_rsp_mux_001 19 " "Ignored 19 assignments for entity \"unsaved_mm_interconnect_1_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_sdram 34 " "Ignored 34 assignments for entity \"unsaved_sdram\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_timer_0 26 " "Ignored 26 assignments for entity \"unsaved_timer_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "unsaved_uart_0 24 " "Ignored 24 assignments for entity \"unsaved_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154845 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll 16 " "Ignored 16 assignments for entity \"up3_pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518446154846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.1 -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518446154846 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity up3_pll -sip up3_pll.sip -library lib_up3_pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1518446154846 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154846 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "up3_pll_0002 317 " "Ignored 317 assignments for entity \"up3_pll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1518446154846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.map.smsg " "Generated suppressed messages file C:/Users/DillonBritt/Documents/Labs_Offline/Lab_1/VHDL_Files/output_files/rpds17.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446155728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "18 0 1 0 0 " "Adding 18 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1518446160334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1518446160334 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3596 " "Implemented 3596 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1518446160916 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1518446160916 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1518446160916 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3315 " "Implemented 3315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1518446160916 ""} { "Info" "ICUT_CUT_TM_RAMS" "215 " "Implemented 215 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1518446160916 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1518446160916 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1518446160916 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1518446160916 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1518446161017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 12 09:36:01 2018 " "Processing ended: Mon Feb 12 09:36:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1518446161017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1518446161017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:48 " "Total CPU time (on all processors): 00:04:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1518446161017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1518446161017 ""}
