[
  {
    "path": ".clang-format",
    "mode": "100644",
    "type": "blob",
    "sha": "d8747fa51e6aa58c6345534931913a3fe4cb330d",
    "size": 4523,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/d8747fa51e6aa58c6345534931913a3fe4cb330d"
  },
  {
    "path": ".dockerignore",
    "mode": "100644",
    "type": "blob",
    "sha": "3a70d763b1046f913434f59e729f0d532d82ee33",
    "size": 421,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/3a70d763b1046f913434f59e729f0d532d82ee33"
  },
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "d9ca9cd9f165ef37c92cca354619faa0ae32218f",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/d9ca9cd9f165ef37c92cca354619faa0ae32218f"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "ea68480aeeccf4b0d6bac9632881fa0e41c81d69",
    "size": 660,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/ea68480aeeccf4b0d6bac9632881fa0e41c81d69"
  },
  {
    "path": ".gitmodules",
    "mode": "100644",
    "type": "blob",
    "sha": "94ad39d924a2764a879cba6ce3316157864b72c0",
    "size": 308,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/94ad39d924a2764a879cba6ce3316157864b72c0"
  },
  {
    "path": ".readthedocs.yml",
    "mode": "100644",
    "type": "blob",
    "sha": "36e812fd096603b56a14c63e4f8d1ea1f79a4819",
    "size": 646,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/36e812fd096603b56a14c63e4f8d1ea1f79a4819"
  },
  {
    "path": "CMakeLists.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "d56bef06880256f8d22ef7a1c1ba14b17350d8e3",
    "size": 17809,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/d56bef06880256f8d22ef7a1c1ba14b17350d8e3"
  },
  {
    "path": "Dockerfile",
    "mode": "100644",
    "type": "blob",
    "sha": "b1901b95afb2f5ea01fd529823f98b59120969ce",
    "size": 2388,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/b1901b95afb2f5ea01fd529823f98b59120969ce"
  },
  {
    "path": "LICENSE",
    "mode": "100644",
    "type": "blob",
    "sha": "777f442866df53324405949860d84dc406483838",
    "size": 1086,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/777f442866df53324405949860d84dc406483838"
  },
  {
    "path": "Makefile",
    "mode": "100644",
    "type": "blob",
    "sha": "f263adfeb4bcab1af834e3eab842353879cf7fcf",
    "size": 4776,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/f263adfeb4bcab1af834e3eab842353879cf7fcf"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "a66ddc216be51456b378698bc2ca3b18ce34809a",
    "size": 4220,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/a66ddc216be51456b378698bc2ca3b18ce34809a"
  },
  {
    "path": "VERSION.md",
    "mode": "100644",
    "type": "blob",
    "sha": "c250990406cfbb2a18ee04cd083bb4c13195c8a0",
    "size": 9,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/c250990406cfbb2a18ee04cd083bb4c13195c8a0"
  },
  {
    "path": "cmake",
    "mode": "040000",
    "type": "tree",
    "sha": "0f22d032f8b22641b90a153404af6df9b8239ca8",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/0f22d032f8b22641b90a153404af6df9b8239ca8"
  },
  {
    "path": "dev",
    "mode": "040000",
    "type": "tree",
    "sha": "08f5a7bc8f2441516421425c452074cd24f7c5ad",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/08f5a7bc8f2441516421425c452074cd24f7c5ad"
  },
  {
    "path": "docker",
    "mode": "040000",
    "type": "tree",
    "sha": "25cc3a7c82ff93a962c970ba33475edb6f25782b",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/25cc3a7c82ff93a962c970ba33475edb6f25782b"
  },
  {
    "path": "docs",
    "mode": "040000",
    "type": "tree",
    "sha": "696cced0e3af767d333d5a96809139c1d3d90539",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/696cced0e3af767d333d5a96809139c1d3d90539"
  },
  {
    "path": "libs",
    "mode": "040000",
    "type": "tree",
    "sha": "164b7c43b665e6d61d036197288675129718efd2",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/164b7c43b665e6d61d036197288675129718efd2"
  },
  {
    "path": "openfpga.sh",
    "mode": "100755",
    "type": "blob",
    "sha": "aad70bea23f6343176d1ce084c29ec34b12a11d3",
    "size": 5489,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/aad70bea23f6343176d1ce084c29ec34b12a11d3"
  },
  {
    "path": "openfpga",
    "mode": "040000",
    "type": "tree",
    "sha": "5c4f7df52a232cb90942200f6c5a709e0016048b",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/5c4f7df52a232cb90942200f6c5a709e0016048b"
  },
  {
    "path": "openfpga_flow",
    "mode": "040000",
    "type": "tree",
    "sha": "7ee80acd59b07462e75ebfd1ec278bc5bf94800c",
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/trees/7ee80acd59b07462e75ebfd1ec278bc5bf94800c"
  },
  {
    "path": "requirements.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "502bfc8e0ae03f3a8d1705181d4ced2e02451652",
    "size": 290,
    "url": "https://api.github.com/repos/lnis-uofu/OpenFPGA/git/blobs/502bfc8e0ae03f3a8d1705181d4ced2e02451652"
  },
  {
    "path": "vtr-verilog-to-routing",
    "mode": "160000",
    "type": "commit",
    "sha": "770be34ea4e0ab2d06d083b209704d61f64a14b2"
  },
  {
    "path": "yosys",
    "mode": "160000",
    "type": "commit",
    "sha": "9c447ad9d4b1ea589369364eea38b4d70da2c599"
  },
  {
    "path": "yosys-slang",
    "mode": "160000",
    "type": "commit",
    "sha": "76b83eb5b73ba871797e6db7bc5fed10af380be4"
  }
]