#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Aug  2 21:25:45 2022
# Process ID: 10568
# Current directory: D:/e1_library/f2_light_eye_plat2/light_eye_pl_demo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3736 D:\e1_library\f2_light_eye_plat2\light_eye_pl_demo\light_eye_v2_0.xpr
# Log file: D:/e1_library/f2_light_eye_plat2/light_eye_pl_demo/vivado.log
# Journal file: D:/e1_library/f2_light_eye_plat2/light_eye_pl_demo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/e1_library/f2_light_eye_plat2/light_eye_pl_demo/light_eye_v2_0.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/e1_library/f2_light_eye_plat2/light_eye_pl_demo/light_eye_v2_0.srcs/sources_1/bd/light_eye_v2_0/light_eye_v2_0.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_8
endgroup
startgroup
copy_bd_objs /  [get_bd_cells {blk_mem_gen_8}]
set_property location {5 1583 1321} [get_bd_cells blk_mem_gen_9]
endgroup
set_property location {5 1638 1215} [get_bd_cells blk_mem_gen_8]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_8
endgroup
set_property location {4 1280 1321} [get_bd_cells axi_bram_ctrl_8]
startgroup
copy_bd_objs /  [get_bd_cells {axi_bram_ctrl_8}]
set_property location {3 1251 1446} [get_bd_cells axi_bram_ctrl_9]
endgroup
set_property location {4 1633 1448} [get_bd_cells blk_mem_gen_9]
set_property location {4 1633 1307} [get_bd_cells blk_mem_gen_8]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_8/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_8/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_8]
endgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_9]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_9/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_9/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_8]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_9]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_8/BRAM_PORTB]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins blk_mem_gen_9/BRAM_PORTB]
endgroup
save_bd_design
