// Seed: 1544887843
module module_0 (
    output logic id_0,
    output wire  id_1
);
  assign id_0 = id_3 ? id_3 : 1;
  always @(posedge 1) id_0 <= 1;
  assign id_0 = id_3 > id_3 + id_3;
  logic [7:0] id_4;
  wire id_5;
  wire id_6;
  assign #id_7 id_3 = ~(id_3) == id_4[1];
  always #0 begin : LABEL_0
    id_0 <= 1'b0;
  end
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    input wand id_5,
    input supply0 id_6
    , id_20,
    input wand id_7,
    output supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    input tri0 id_13,
    input tri id_14,
    output logic id_15,
    input tri id_16,
    input logic id_17
    , id_21,
    input tri id_18
);
  always @(*) begin : LABEL_0
    id_15 <= id_17;
  end
  module_0 modCall_1 (
      id_15,
      id_0
  );
endmodule
