// Seed: 1473684800
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  logic id_7, id_8;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input uwire id_5,
    input tri id_6
    , id_8
);
  assign id_8 = id_1 == -id_1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
endmodule
