# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
![Screenshot 2023-11-27 212318](https://github.com/MangariDeeraj/Experiment--02-Implementation-of-combinational-logic-/assets/149365485/1cfb184d-a2a4-4e43-a446-d31396e5a093)

## Procedure
## Program:
/*
![Screenshot 2023-11-27 212250](https://github.com/MangariDeeraj/Experiment--02-Implementation-of-combinational-logic-/assets/149365485/dc61dae4-6283-4269-8733-84d1cd44a7f0)

Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: 
RegisterNumber:  
*/
## RTL realization

## Output:
![Screenshot 2023-11-27 212318](https://github.com/MangariDeeraj/Experiment--02-Implementation-of-combinational-logic-/assets/149365485/22e32887-73c8-4444-8aa4-aa10f4836763)

## RTL
## Timing Diagram
![Screenshot 2023-11-27 212519](https://github.com/MangariDeeraj/Experiment--02-Implementation-of-combinational-logic-/assets/149365485/6bd02cfc-40d4-4582-9523-704b33e1cd25)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
