
build/main.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <vectors>:
 8000000:	20005000 	andcs	r5, r0, r0
 8000004:	08000ea9 	stmdaeq	r0, {r0, r3, r5, r7, r9, sl, fp}
	...
 800003c:	08000f09 	stmdaeq	r0, {r0, r3, r8, r9, sl, fp}
	...
 800004c:	08000f19 	stmdaeq	r0, {r0, r3, r4, r8, r9, sl, fp}

08000050 <main>:
 8000050:	b580      	push	{r7, lr}
 8000052:	af00      	add	r7, sp, #0
 8000054:	2300      	movs	r3, #0
 8000056:	2203      	movs	r2, #3
 8000058:	210d      	movs	r1, #13
 800005a:	2003      	movs	r0, #3
 800005c:	f000 f804 	bl	8000068 <initGPIO>
 8000060:	f000 ff6c 	bl	8000f3c <initRTC>
 8000064:	e7fe      	b.n	8000064 <main+0x14>
	...

08000068 <initGPIO>:
 8000068:	b490      	push	{r4, r7}
 800006a:	b082      	sub	sp, #8
 800006c:	af00      	add	r7, sp, #0
 800006e:	4604      	mov	r4, r0
 8000070:	4608      	mov	r0, r1
 8000072:	4611      	mov	r1, r2
 8000074:	461a      	mov	r2, r3
 8000076:	4623      	mov	r3, r4
 8000078:	71fb      	strb	r3, [r7, #7]
 800007a:	4603      	mov	r3, r0
 800007c:	71bb      	strb	r3, [r7, #6]
 800007e:	460b      	mov	r3, r1
 8000080:	717b      	strb	r3, [r7, #5]
 8000082:	4613      	mov	r3, r2
 8000084:	713b      	strb	r3, [r7, #4]
 8000086:	4b6e      	ldr	r3, [pc, #440]	; (8000240 <initGPIO+0x1d8>)
 8000088:	699b      	ldr	r3, [r3, #24]
 800008a:	79fa      	ldrb	r2, [r7, #7]
 800008c:	3201      	adds	r2, #1
 800008e:	2101      	movs	r1, #1
 8000090:	fa01 f202 	lsl.w	r2, r1, r2
 8000094:	4611      	mov	r1, r2
 8000096:	4a6a      	ldr	r2, [pc, #424]	; (8000240 <initGPIO+0x1d8>)
 8000098:	430b      	orrs	r3, r1
 800009a:	6193      	str	r3, [r2, #24]
 800009c:	79bb      	ldrb	r3, [r7, #6]
 800009e:	2b07      	cmp	r3, #7
 80000a0:	d863      	bhi.n	800016a <initGPIO+0x102>
 80000a2:	79fb      	ldrb	r3, [r7, #7]
 80000a4:	2b01      	cmp	r3, #1
 80000a6:	d11d      	bne.n	80000e4 <initGPIO+0x7c>
 80000a8:	4b66      	ldr	r3, [pc, #408]	; (8000244 <initGPIO+0x1dc>)
 80000aa:	681b      	ldr	r3, [r3, #0]
 80000ac:	79ba      	ldrb	r2, [r7, #6]
 80000ae:	0092      	lsls	r2, r2, #2
 80000b0:	210f      	movs	r1, #15
 80000b2:	fa01 f202 	lsl.w	r2, r1, r2
 80000b6:	43d2      	mvns	r2, r2
 80000b8:	4611      	mov	r1, r2
 80000ba:	4a62      	ldr	r2, [pc, #392]	; (8000244 <initGPIO+0x1dc>)
 80000bc:	400b      	ands	r3, r1
 80000be:	6013      	str	r3, [r2, #0]
 80000c0:	4b60      	ldr	r3, [pc, #384]	; (8000244 <initGPIO+0x1dc>)
 80000c2:	681b      	ldr	r3, [r3, #0]
 80000c4:	7979      	ldrb	r1, [r7, #5]
 80000c6:	79ba      	ldrb	r2, [r7, #6]
 80000c8:	0092      	lsls	r2, r2, #2
 80000ca:	4091      	lsls	r1, r2
 80000cc:	7938      	ldrb	r0, [r7, #4]
 80000ce:	79ba      	ldrb	r2, [r7, #6]
 80000d0:	0092      	lsls	r2, r2, #2
 80000d2:	3202      	adds	r2, #2
 80000d4:	fa00 f202 	lsl.w	r2, r0, r2
 80000d8:	430a      	orrs	r2, r1
 80000da:	4611      	mov	r1, r2
 80000dc:	4a59      	ldr	r2, [pc, #356]	; (8000244 <initGPIO+0x1dc>)
 80000de:	430b      	orrs	r3, r1
 80000e0:	6013      	str	r3, [r2, #0]
 80000e2:	e0a7      	b.n	8000234 <initGPIO+0x1cc>
 80000e4:	79fb      	ldrb	r3, [r7, #7]
 80000e6:	2b02      	cmp	r3, #2
 80000e8:	d11d      	bne.n	8000126 <initGPIO+0xbe>
 80000ea:	4b57      	ldr	r3, [pc, #348]	; (8000248 <initGPIO+0x1e0>)
 80000ec:	681b      	ldr	r3, [r3, #0]
 80000ee:	79ba      	ldrb	r2, [r7, #6]
 80000f0:	0092      	lsls	r2, r2, #2
 80000f2:	210f      	movs	r1, #15
 80000f4:	fa01 f202 	lsl.w	r2, r1, r2
 80000f8:	43d2      	mvns	r2, r2
 80000fa:	4611      	mov	r1, r2
 80000fc:	4a52      	ldr	r2, [pc, #328]	; (8000248 <initGPIO+0x1e0>)
 80000fe:	400b      	ands	r3, r1
 8000100:	6013      	str	r3, [r2, #0]
 8000102:	4b51      	ldr	r3, [pc, #324]	; (8000248 <initGPIO+0x1e0>)
 8000104:	681b      	ldr	r3, [r3, #0]
 8000106:	7979      	ldrb	r1, [r7, #5]
 8000108:	79ba      	ldrb	r2, [r7, #6]
 800010a:	0092      	lsls	r2, r2, #2
 800010c:	4091      	lsls	r1, r2
 800010e:	7938      	ldrb	r0, [r7, #4]
 8000110:	79ba      	ldrb	r2, [r7, #6]
 8000112:	0092      	lsls	r2, r2, #2
 8000114:	3202      	adds	r2, #2
 8000116:	fa00 f202 	lsl.w	r2, r0, r2
 800011a:	430a      	orrs	r2, r1
 800011c:	4611      	mov	r1, r2
 800011e:	4a4a      	ldr	r2, [pc, #296]	; (8000248 <initGPIO+0x1e0>)
 8000120:	430b      	orrs	r3, r1
 8000122:	6013      	str	r3, [r2, #0]
 8000124:	e086      	b.n	8000234 <initGPIO+0x1cc>
 8000126:	79fb      	ldrb	r3, [r7, #7]
 8000128:	2b03      	cmp	r3, #3
 800012a:	f040 8083 	bne.w	8000234 <initGPIO+0x1cc>
 800012e:	4b47      	ldr	r3, [pc, #284]	; (800024c <initGPIO+0x1e4>)
 8000130:	681b      	ldr	r3, [r3, #0]
 8000132:	79ba      	ldrb	r2, [r7, #6]
 8000134:	0092      	lsls	r2, r2, #2
 8000136:	210f      	movs	r1, #15
 8000138:	fa01 f202 	lsl.w	r2, r1, r2
 800013c:	43d2      	mvns	r2, r2
 800013e:	4611      	mov	r1, r2
 8000140:	4a42      	ldr	r2, [pc, #264]	; (800024c <initGPIO+0x1e4>)
 8000142:	400b      	ands	r3, r1
 8000144:	6013      	str	r3, [r2, #0]
 8000146:	4b41      	ldr	r3, [pc, #260]	; (800024c <initGPIO+0x1e4>)
 8000148:	681b      	ldr	r3, [r3, #0]
 800014a:	7979      	ldrb	r1, [r7, #5]
 800014c:	79ba      	ldrb	r2, [r7, #6]
 800014e:	0092      	lsls	r2, r2, #2
 8000150:	4091      	lsls	r1, r2
 8000152:	7938      	ldrb	r0, [r7, #4]
 8000154:	79ba      	ldrb	r2, [r7, #6]
 8000156:	0092      	lsls	r2, r2, #2
 8000158:	3202      	adds	r2, #2
 800015a:	fa00 f202 	lsl.w	r2, r0, r2
 800015e:	430a      	orrs	r2, r1
 8000160:	4611      	mov	r1, r2
 8000162:	4a3a      	ldr	r2, [pc, #232]	; (800024c <initGPIO+0x1e4>)
 8000164:	430b      	orrs	r3, r1
 8000166:	6013      	str	r3, [r2, #0]
 8000168:	e064      	b.n	8000234 <initGPIO+0x1cc>
 800016a:	79bb      	ldrb	r3, [r7, #6]
 800016c:	3b08      	subs	r3, #8
 800016e:	71bb      	strb	r3, [r7, #6]
 8000170:	79fb      	ldrb	r3, [r7, #7]
 8000172:	2b01      	cmp	r3, #1
 8000174:	d11d      	bne.n	80001b2 <initGPIO+0x14a>
 8000176:	4b33      	ldr	r3, [pc, #204]	; (8000244 <initGPIO+0x1dc>)
 8000178:	685b      	ldr	r3, [r3, #4]
 800017a:	79ba      	ldrb	r2, [r7, #6]
 800017c:	0092      	lsls	r2, r2, #2
 800017e:	210f      	movs	r1, #15
 8000180:	fa01 f202 	lsl.w	r2, r1, r2
 8000184:	43d2      	mvns	r2, r2
 8000186:	4611      	mov	r1, r2
 8000188:	4a2e      	ldr	r2, [pc, #184]	; (8000244 <initGPIO+0x1dc>)
 800018a:	400b      	ands	r3, r1
 800018c:	6053      	str	r3, [r2, #4]
 800018e:	4b2d      	ldr	r3, [pc, #180]	; (8000244 <initGPIO+0x1dc>)
 8000190:	685b      	ldr	r3, [r3, #4]
 8000192:	7979      	ldrb	r1, [r7, #5]
 8000194:	79ba      	ldrb	r2, [r7, #6]
 8000196:	0092      	lsls	r2, r2, #2
 8000198:	4091      	lsls	r1, r2
 800019a:	7938      	ldrb	r0, [r7, #4]
 800019c:	79ba      	ldrb	r2, [r7, #6]
 800019e:	0092      	lsls	r2, r2, #2
 80001a0:	3202      	adds	r2, #2
 80001a2:	fa00 f202 	lsl.w	r2, r0, r2
 80001a6:	430a      	orrs	r2, r1
 80001a8:	4611      	mov	r1, r2
 80001aa:	4a26      	ldr	r2, [pc, #152]	; (8000244 <initGPIO+0x1dc>)
 80001ac:	430b      	orrs	r3, r1
 80001ae:	6053      	str	r3, [r2, #4]
 80001b0:	e040      	b.n	8000234 <initGPIO+0x1cc>
 80001b2:	79fb      	ldrb	r3, [r7, #7]
 80001b4:	2b02      	cmp	r3, #2
 80001b6:	d11d      	bne.n	80001f4 <initGPIO+0x18c>
 80001b8:	4b23      	ldr	r3, [pc, #140]	; (8000248 <initGPIO+0x1e0>)
 80001ba:	685b      	ldr	r3, [r3, #4]
 80001bc:	79ba      	ldrb	r2, [r7, #6]
 80001be:	0092      	lsls	r2, r2, #2
 80001c0:	210f      	movs	r1, #15
 80001c2:	fa01 f202 	lsl.w	r2, r1, r2
 80001c6:	43d2      	mvns	r2, r2
 80001c8:	4611      	mov	r1, r2
 80001ca:	4a1f      	ldr	r2, [pc, #124]	; (8000248 <initGPIO+0x1e0>)
 80001cc:	400b      	ands	r3, r1
 80001ce:	6053      	str	r3, [r2, #4]
 80001d0:	4b1d      	ldr	r3, [pc, #116]	; (8000248 <initGPIO+0x1e0>)
 80001d2:	685b      	ldr	r3, [r3, #4]
 80001d4:	7979      	ldrb	r1, [r7, #5]
 80001d6:	79ba      	ldrb	r2, [r7, #6]
 80001d8:	0092      	lsls	r2, r2, #2
 80001da:	4091      	lsls	r1, r2
 80001dc:	7938      	ldrb	r0, [r7, #4]
 80001de:	79ba      	ldrb	r2, [r7, #6]
 80001e0:	0092      	lsls	r2, r2, #2
 80001e2:	3202      	adds	r2, #2
 80001e4:	fa00 f202 	lsl.w	r2, r0, r2
 80001e8:	430a      	orrs	r2, r1
 80001ea:	4611      	mov	r1, r2
 80001ec:	4a16      	ldr	r2, [pc, #88]	; (8000248 <initGPIO+0x1e0>)
 80001ee:	430b      	orrs	r3, r1
 80001f0:	6053      	str	r3, [r2, #4]
 80001f2:	e01f      	b.n	8000234 <initGPIO+0x1cc>
 80001f4:	79fb      	ldrb	r3, [r7, #7]
 80001f6:	2b03      	cmp	r3, #3
 80001f8:	d11c      	bne.n	8000234 <initGPIO+0x1cc>
 80001fa:	4b14      	ldr	r3, [pc, #80]	; (800024c <initGPIO+0x1e4>)
 80001fc:	685b      	ldr	r3, [r3, #4]
 80001fe:	79ba      	ldrb	r2, [r7, #6]
 8000200:	0092      	lsls	r2, r2, #2
 8000202:	210f      	movs	r1, #15
 8000204:	fa01 f202 	lsl.w	r2, r1, r2
 8000208:	43d2      	mvns	r2, r2
 800020a:	4611      	mov	r1, r2
 800020c:	4a0f      	ldr	r2, [pc, #60]	; (800024c <initGPIO+0x1e4>)
 800020e:	400b      	ands	r3, r1
 8000210:	6053      	str	r3, [r2, #4]
 8000212:	4b0e      	ldr	r3, [pc, #56]	; (800024c <initGPIO+0x1e4>)
 8000214:	685b      	ldr	r3, [r3, #4]
 8000216:	7979      	ldrb	r1, [r7, #5]
 8000218:	79ba      	ldrb	r2, [r7, #6]
 800021a:	0092      	lsls	r2, r2, #2
 800021c:	4091      	lsls	r1, r2
 800021e:	7938      	ldrb	r0, [r7, #4]
 8000220:	79ba      	ldrb	r2, [r7, #6]
 8000222:	0092      	lsls	r2, r2, #2
 8000224:	3202      	adds	r2, #2
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	430a      	orrs	r2, r1
 800022c:	4611      	mov	r1, r2
 800022e:	4a07      	ldr	r2, [pc, #28]	; (800024c <initGPIO+0x1e4>)
 8000230:	430b      	orrs	r3, r1
 8000232:	6053      	str	r3, [r2, #4]
 8000234:	bf00      	nop
 8000236:	3708      	adds	r7, #8
 8000238:	46bd      	mov	sp, r7
 800023a:	bc90      	pop	{r4, r7}
 800023c:	4770      	bx	lr
 800023e:	bf00      	nop
 8000240:	40021000 	andmi	r1, r2, r0
 8000244:	40010800 	andmi	r0, r1, r0, lsl #16
 8000248:	40010c00 	andmi	r0, r1, r0, lsl #24
 800024c:	40011000 	andmi	r1, r1, r0

08000250 <writeGPIO>:
 8000250:	b480      	push	{r7}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	4603      	mov	r3, r0
 8000258:	71fb      	strb	r3, [r7, #7]
 800025a:	460b      	mov	r3, r1
 800025c:	71bb      	strb	r3, [r7, #6]
 800025e:	4613      	mov	r3, r2
 8000260:	717b      	strb	r3, [r7, #5]
 8000262:	79fb      	ldrb	r3, [r7, #7]
 8000264:	2b01      	cmp	r3, #1
 8000266:	d119      	bne.n	800029c <writeGPIO+0x4c>
 8000268:	797b      	ldrb	r3, [r7, #5]
 800026a:	2b00      	cmp	r3, #0
 800026c:	d00a      	beq.n	8000284 <writeGPIO+0x34>
 800026e:	4b2a      	ldr	r3, [pc, #168]	; (8000318 <writeGPIO+0xc8>)
 8000270:	68db      	ldr	r3, [r3, #12]
 8000272:	7979      	ldrb	r1, [r7, #5]
 8000274:	79ba      	ldrb	r2, [r7, #6]
 8000276:	fa01 f202 	lsl.w	r2, r1, r2
 800027a:	4611      	mov	r1, r2
 800027c:	4a26      	ldr	r2, [pc, #152]	; (8000318 <writeGPIO+0xc8>)
 800027e:	430b      	orrs	r3, r1
 8000280:	60d3      	str	r3, [r2, #12]
 8000282:	e044      	b.n	800030e <writeGPIO+0xbe>
 8000284:	4b24      	ldr	r3, [pc, #144]	; (8000318 <writeGPIO+0xc8>)
 8000286:	68db      	ldr	r3, [r3, #12]
 8000288:	79ba      	ldrb	r2, [r7, #6]
 800028a:	2101      	movs	r1, #1
 800028c:	fa01 f202 	lsl.w	r2, r1, r2
 8000290:	43d2      	mvns	r2, r2
 8000292:	4611      	mov	r1, r2
 8000294:	4a20      	ldr	r2, [pc, #128]	; (8000318 <writeGPIO+0xc8>)
 8000296:	400b      	ands	r3, r1
 8000298:	60d3      	str	r3, [r2, #12]
 800029a:	e038      	b.n	800030e <writeGPIO+0xbe>
 800029c:	79fb      	ldrb	r3, [r7, #7]
 800029e:	2b02      	cmp	r3, #2
 80002a0:	d119      	bne.n	80002d6 <writeGPIO+0x86>
 80002a2:	797b      	ldrb	r3, [r7, #5]
 80002a4:	2b00      	cmp	r3, #0
 80002a6:	d00a      	beq.n	80002be <writeGPIO+0x6e>
 80002a8:	4b1c      	ldr	r3, [pc, #112]	; (800031c <writeGPIO+0xcc>)
 80002aa:	68db      	ldr	r3, [r3, #12]
 80002ac:	7979      	ldrb	r1, [r7, #5]
 80002ae:	79ba      	ldrb	r2, [r7, #6]
 80002b0:	fa01 f202 	lsl.w	r2, r1, r2
 80002b4:	4611      	mov	r1, r2
 80002b6:	4a19      	ldr	r2, [pc, #100]	; (800031c <writeGPIO+0xcc>)
 80002b8:	430b      	orrs	r3, r1
 80002ba:	60d3      	str	r3, [r2, #12]
 80002bc:	e027      	b.n	800030e <writeGPIO+0xbe>
 80002be:	4b17      	ldr	r3, [pc, #92]	; (800031c <writeGPIO+0xcc>)
 80002c0:	68db      	ldr	r3, [r3, #12]
 80002c2:	79ba      	ldrb	r2, [r7, #6]
 80002c4:	2101      	movs	r1, #1
 80002c6:	fa01 f202 	lsl.w	r2, r1, r2
 80002ca:	43d2      	mvns	r2, r2
 80002cc:	4611      	mov	r1, r2
 80002ce:	4a13      	ldr	r2, [pc, #76]	; (800031c <writeGPIO+0xcc>)
 80002d0:	400b      	ands	r3, r1
 80002d2:	60d3      	str	r3, [r2, #12]
 80002d4:	e01b      	b.n	800030e <writeGPIO+0xbe>
 80002d6:	79fb      	ldrb	r3, [r7, #7]
 80002d8:	2b03      	cmp	r3, #3
 80002da:	d118      	bne.n	800030e <writeGPIO+0xbe>
 80002dc:	797b      	ldrb	r3, [r7, #5]
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d00a      	beq.n	80002f8 <writeGPIO+0xa8>
 80002e2:	4b0f      	ldr	r3, [pc, #60]	; (8000320 <writeGPIO+0xd0>)
 80002e4:	68db      	ldr	r3, [r3, #12]
 80002e6:	7979      	ldrb	r1, [r7, #5]
 80002e8:	79ba      	ldrb	r2, [r7, #6]
 80002ea:	fa01 f202 	lsl.w	r2, r1, r2
 80002ee:	4611      	mov	r1, r2
 80002f0:	4a0b      	ldr	r2, [pc, #44]	; (8000320 <writeGPIO+0xd0>)
 80002f2:	430b      	orrs	r3, r1
 80002f4:	60d3      	str	r3, [r2, #12]
 80002f6:	e00a      	b.n	800030e <writeGPIO+0xbe>
 80002f8:	4b09      	ldr	r3, [pc, #36]	; (8000320 <writeGPIO+0xd0>)
 80002fa:	68db      	ldr	r3, [r3, #12]
 80002fc:	79ba      	ldrb	r2, [r7, #6]
 80002fe:	2101      	movs	r1, #1
 8000300:	fa01 f202 	lsl.w	r2, r1, r2
 8000304:	43d2      	mvns	r2, r2
 8000306:	4611      	mov	r1, r2
 8000308:	4a05      	ldr	r2, [pc, #20]	; (8000320 <writeGPIO+0xd0>)
 800030a:	400b      	ands	r3, r1
 800030c:	60d3      	str	r3, [r2, #12]
 800030e:	bf00      	nop
 8000310:	370c      	adds	r7, #12
 8000312:	46bd      	mov	sp, r7
 8000314:	bc80      	pop	{r7}
 8000316:	4770      	bx	lr
 8000318:	40010800 	andmi	r0, r1, r0, lsl #16
 800031c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000320:	40011000 	andmi	r1, r1, r0

08000324 <readGPIO>:
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
 800032a:	4603      	mov	r3, r0
 800032c:	460a      	mov	r2, r1
 800032e:	71fb      	strb	r3, [r7, #7]
 8000330:	4613      	mov	r3, r2
 8000332:	71bb      	strb	r3, [r7, #6]
 8000334:	79fb      	ldrb	r3, [r7, #7]
 8000336:	2b01      	cmp	r3, #1
 8000338:	d10a      	bne.n	8000350 <readGPIO+0x2c>
 800033a:	4b16      	ldr	r3, [pc, #88]	; (8000394 <readGPIO+0x70>)
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	79ba      	ldrb	r2, [r7, #6]
 8000340:	2101      	movs	r1, #1
 8000342:	fa01 f202 	lsl.w	r2, r1, r2
 8000346:	401a      	ands	r2, r3
 8000348:	79bb      	ldrb	r3, [r7, #6]
 800034a:	fa22 f303 	lsr.w	r3, r2, r3
 800034e:	e01b      	b.n	8000388 <readGPIO+0x64>
 8000350:	79fb      	ldrb	r3, [r7, #7]
 8000352:	2b02      	cmp	r3, #2
 8000354:	d10a      	bne.n	800036c <readGPIO+0x48>
 8000356:	4b10      	ldr	r3, [pc, #64]	; (8000398 <readGPIO+0x74>)
 8000358:	689b      	ldr	r3, [r3, #8]
 800035a:	79ba      	ldrb	r2, [r7, #6]
 800035c:	2101      	movs	r1, #1
 800035e:	fa01 f202 	lsl.w	r2, r1, r2
 8000362:	401a      	ands	r2, r3
 8000364:	79bb      	ldrb	r3, [r7, #6]
 8000366:	fa22 f303 	lsr.w	r3, r2, r3
 800036a:	e00d      	b.n	8000388 <readGPIO+0x64>
 800036c:	79fb      	ldrb	r3, [r7, #7]
 800036e:	2b03      	cmp	r3, #3
 8000370:	d10a      	bne.n	8000388 <readGPIO+0x64>
 8000372:	4b0a      	ldr	r3, [pc, #40]	; (800039c <readGPIO+0x78>)
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	79ba      	ldrb	r2, [r7, #6]
 8000378:	2101      	movs	r1, #1
 800037a:	fa01 f202 	lsl.w	r2, r1, r2
 800037e:	401a      	ands	r2, r3
 8000380:	79bb      	ldrb	r3, [r7, #6]
 8000382:	fa22 f303 	lsr.w	r3, r2, r3
 8000386:	e7ff      	b.n	8000388 <readGPIO+0x64>
 8000388:	4618      	mov	r0, r3
 800038a:	370c      	adds	r7, #12
 800038c:	46bd      	mov	sp, r7
 800038e:	bc80      	pop	{r7}
 8000390:	4770      	bx	lr
 8000392:	bf00      	nop
 8000394:	40010800 	andmi	r0, r1, r0, lsl #16
 8000398:	40010c00 	andmi	r0, r1, r0, lsl #24
 800039c:	40011000 	andmi	r1, r1, r0

080003a0 <toggleGPIO>:
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	460a      	mov	r2, r1
 80003aa:	71fb      	strb	r3, [r7, #7]
 80003ac:	4613      	mov	r3, r2
 80003ae:	71bb      	strb	r3, [r7, #6]
 80003b0:	79ba      	ldrb	r2, [r7, #6]
 80003b2:	79fb      	ldrb	r3, [r7, #7]
 80003b4:	4611      	mov	r1, r2
 80003b6:	4618      	mov	r0, r3
 80003b8:	f7ff ffb4 	bl	8000324 <readGPIO>
 80003bc:	4603      	mov	r3, r0
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d006      	beq.n	80003d0 <toggleGPIO+0x30>
 80003c2:	79b9      	ldrb	r1, [r7, #6]
 80003c4:	79fb      	ldrb	r3, [r7, #7]
 80003c6:	2200      	movs	r2, #0
 80003c8:	4618      	mov	r0, r3
 80003ca:	f7ff ff41 	bl	8000250 <writeGPIO>
 80003ce:	e005      	b.n	80003dc <toggleGPIO+0x3c>
 80003d0:	79b9      	ldrb	r1, [r7, #6]
 80003d2:	79fb      	ldrb	r3, [r7, #7]
 80003d4:	2201      	movs	r2, #1
 80003d6:	4618      	mov	r0, r3
 80003d8:	f7ff ff3a 	bl	8000250 <writeGPIO>
 80003dc:	bf00      	nop
 80003de:	3708      	adds	r7, #8
 80003e0:	46bd      	mov	sp, r7
 80003e2:	bd80      	pop	{r7, pc}

080003e4 <i2c_init>:
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	4603      	mov	r3, r0
 80003ec:	460a      	mov	r2, r1
 80003ee:	71fb      	strb	r3, [r7, #7]
 80003f0:	4613      	mov	r3, r2
 80003f2:	80bb      	strh	r3, [r7, #4]
 80003f4:	4b33      	ldr	r3, [pc, #204]	; (80004c4 <i2c_init+0xe0>)
 80003f6:	699b      	ldr	r3, [r3, #24]
 80003f8:	4a32      	ldr	r2, [pc, #200]	; (80004c4 <i2c_init+0xe0>)
 80003fa:	f043 0301 	orr.w	r3, r3, #1
 80003fe:	6193      	str	r3, [r2, #24]
 8000400:	79fb      	ldrb	r3, [r7, #7]
 8000402:	2b01      	cmp	r3, #1
 8000404:	d12d      	bne.n	8000462 <i2c_init+0x7e>
 8000406:	4b2f      	ldr	r3, [pc, #188]	; (80004c4 <i2c_init+0xe0>)
 8000408:	69db      	ldr	r3, [r3, #28]
 800040a:	4a2e      	ldr	r2, [pc, #184]	; (80004c4 <i2c_init+0xe0>)
 800040c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000410:	61d3      	str	r3, [r2, #28]
 8000412:	2303      	movs	r3, #3
 8000414:	2203      	movs	r2, #3
 8000416:	2106      	movs	r1, #6
 8000418:	2002      	movs	r0, #2
 800041a:	f7ff fe25 	bl	8000068 <initGPIO>
 800041e:	2303      	movs	r3, #3
 8000420:	2203      	movs	r2, #3
 8000422:	2107      	movs	r1, #7
 8000424:	2002      	movs	r0, #2
 8000426:	f7ff fe1f 	bl	8000068 <initGPIO>
 800042a:	4b27      	ldr	r3, [pc, #156]	; (80004c8 <i2c_init+0xe4>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	4a26      	ldr	r2, [pc, #152]	; (80004c8 <i2c_init+0xe4>)
 8000430:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000434:	6013      	str	r3, [r2, #0]
 8000436:	4b24      	ldr	r3, [pc, #144]	; (80004c8 <i2c_init+0xe4>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	4a23      	ldr	r2, [pc, #140]	; (80004c8 <i2c_init+0xe4>)
 800043c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000440:	6013      	str	r3, [r2, #0]
 8000442:	4b21      	ldr	r3, [pc, #132]	; (80004c8 <i2c_init+0xe4>)
 8000444:	2208      	movs	r2, #8
 8000446:	605a      	str	r2, [r3, #4]
 8000448:	4a1f      	ldr	r2, [pc, #124]	; (80004c8 <i2c_init+0xe4>)
 800044a:	88bb      	ldrh	r3, [r7, #4]
 800044c:	61d3      	str	r3, [r2, #28]
 800044e:	4b1e      	ldr	r3, [pc, #120]	; (80004c8 <i2c_init+0xe4>)
 8000450:	2209      	movs	r2, #9
 8000452:	621a      	str	r2, [r3, #32]
 8000454:	4b1c      	ldr	r3, [pc, #112]	; (80004c8 <i2c_init+0xe4>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	4a1b      	ldr	r2, [pc, #108]	; (80004c8 <i2c_init+0xe4>)
 800045a:	f043 0301 	orr.w	r3, r3, #1
 800045e:	6013      	str	r3, [r2, #0]
 8000460:	e02c      	b.n	80004bc <i2c_init+0xd8>
 8000462:	4b18      	ldr	r3, [pc, #96]	; (80004c4 <i2c_init+0xe0>)
 8000464:	69db      	ldr	r3, [r3, #28]
 8000466:	4a17      	ldr	r2, [pc, #92]	; (80004c4 <i2c_init+0xe0>)
 8000468:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800046c:	61d3      	str	r3, [r2, #28]
 800046e:	2303      	movs	r3, #3
 8000470:	2203      	movs	r2, #3
 8000472:	210a      	movs	r1, #10
 8000474:	2002      	movs	r0, #2
 8000476:	f7ff fdf7 	bl	8000068 <initGPIO>
 800047a:	2303      	movs	r3, #3
 800047c:	2203      	movs	r2, #3
 800047e:	210b      	movs	r1, #11
 8000480:	2002      	movs	r0, #2
 8000482:	f7ff fdf1 	bl	8000068 <initGPIO>
 8000486:	4b11      	ldr	r3, [pc, #68]	; (80004cc <i2c_init+0xe8>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a10      	ldr	r2, [pc, #64]	; (80004cc <i2c_init+0xe8>)
 800048c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000490:	6013      	str	r3, [r2, #0]
 8000492:	4b0e      	ldr	r3, [pc, #56]	; (80004cc <i2c_init+0xe8>)
 8000494:	681b      	ldr	r3, [r3, #0]
 8000496:	4a0d      	ldr	r2, [pc, #52]	; (80004cc <i2c_init+0xe8>)
 8000498:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800049c:	6013      	str	r3, [r2, #0]
 800049e:	4b0b      	ldr	r3, [pc, #44]	; (80004cc <i2c_init+0xe8>)
 80004a0:	2208      	movs	r2, #8
 80004a2:	605a      	str	r2, [r3, #4]
 80004a4:	4a09      	ldr	r2, [pc, #36]	; (80004cc <i2c_init+0xe8>)
 80004a6:	88bb      	ldrh	r3, [r7, #4]
 80004a8:	61d3      	str	r3, [r2, #28]
 80004aa:	4b08      	ldr	r3, [pc, #32]	; (80004cc <i2c_init+0xe8>)
 80004ac:	2209      	movs	r2, #9
 80004ae:	621a      	str	r2, [r3, #32]
 80004b0:	4b06      	ldr	r3, [pc, #24]	; (80004cc <i2c_init+0xe8>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	4a05      	ldr	r2, [pc, #20]	; (80004cc <i2c_init+0xe8>)
 80004b6:	f043 0301 	orr.w	r3, r3, #1
 80004ba:	6013      	str	r3, [r2, #0]
 80004bc:	bf00      	nop
 80004be:	3708      	adds	r7, #8
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bd80      	pop	{r7, pc}
 80004c4:	40021000 	andmi	r1, r2, r0
 80004c8:	40005400 	andmi	r5, r0, r0, lsl #8
 80004cc:	40005800 	andmi	r5, r0, r0, lsl #16

080004d0 <i2c_add>:
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	4603      	mov	r3, r0
 80004d8:	71fb      	strb	r3, [r7, #7]
 80004da:	460b      	mov	r3, r1
 80004dc:	71bb      	strb	r3, [r7, #6]
 80004de:	4613      	mov	r3, r2
 80004e0:	717b      	strb	r3, [r7, #5]
 80004e2:	79fb      	ldrb	r3, [r7, #7]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d11e      	bne.n	8000526 <i2c_add+0x56>
 80004e8:	79ba      	ldrb	r2, [r7, #6]
 80004ea:	797b      	ldrb	r3, [r7, #5]
 80004ec:	4313      	orrs	r3, r2
 80004ee:	b2da      	uxtb	r2, r3
 80004f0:	4b22      	ldr	r3, [pc, #136]	; (800057c <i2c_add+0xac>)
 80004f2:	611a      	str	r2, [r3, #16]
 80004f4:	bf00      	nop
 80004f6:	4b21      	ldr	r3, [pc, #132]	; (800057c <i2c_add+0xac>)
 80004f8:	695b      	ldr	r3, [r3, #20]
 80004fa:	f003 0302 	and.w	r3, r3, #2
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0f9      	beq.n	80004f6 <i2c_add+0x26>
 8000502:	e009      	b.n	8000518 <i2c_add+0x48>
 8000504:	4b1d      	ldr	r3, [pc, #116]	; (800057c <i2c_add+0xac>)
 8000506:	695b      	ldr	r3, [r3, #20]
 8000508:	60fb      	str	r3, [r7, #12]
 800050a:	4b1c      	ldr	r3, [pc, #112]	; (800057c <i2c_add+0xac>)
 800050c:	699b      	ldr	r3, [r3, #24]
 800050e:	60fb      	str	r3, [r7, #12]
 8000510:	4b1a      	ldr	r3, [pc, #104]	; (800057c <i2c_add+0xac>)
 8000512:	695b      	ldr	r3, [r3, #20]
 8000514:	2b00      	cmp	r3, #0
 8000516:	d028      	beq.n	800056a <i2c_add+0x9a>
 8000518:	4b18      	ldr	r3, [pc, #96]	; (800057c <i2c_add+0xac>)
 800051a:	695b      	ldr	r3, [r3, #20]
 800051c:	f003 0302 	and.w	r3, r3, #2
 8000520:	2b00      	cmp	r3, #0
 8000522:	d1ef      	bne.n	8000504 <i2c_add+0x34>
 8000524:	e024      	b.n	8000570 <i2c_add+0xa0>
 8000526:	79fb      	ldrb	r3, [r7, #7]
 8000528:	2b02      	cmp	r3, #2
 800052a:	d121      	bne.n	8000570 <i2c_add+0xa0>
 800052c:	79ba      	ldrb	r2, [r7, #6]
 800052e:	797b      	ldrb	r3, [r7, #5]
 8000530:	4313      	orrs	r3, r2
 8000532:	b2da      	uxtb	r2, r3
 8000534:	4b12      	ldr	r3, [pc, #72]	; (8000580 <i2c_add+0xb0>)
 8000536:	611a      	str	r2, [r3, #16]
 8000538:	bf00      	nop
 800053a:	4b11      	ldr	r3, [pc, #68]	; (8000580 <i2c_add+0xb0>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f003 0302 	and.w	r3, r3, #2
 8000542:	2b00      	cmp	r3, #0
 8000544:	d0f9      	beq.n	800053a <i2c_add+0x6a>
 8000546:	e009      	b.n	800055c <i2c_add+0x8c>
 8000548:	4b0d      	ldr	r3, [pc, #52]	; (8000580 <i2c_add+0xb0>)
 800054a:	695b      	ldr	r3, [r3, #20]
 800054c:	60fb      	str	r3, [r7, #12]
 800054e:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <i2c_add+0xb0>)
 8000550:	699b      	ldr	r3, [r3, #24]
 8000552:	60fb      	str	r3, [r7, #12]
 8000554:	4b0a      	ldr	r3, [pc, #40]	; (8000580 <i2c_add+0xb0>)
 8000556:	695b      	ldr	r3, [r3, #20]
 8000558:	2b00      	cmp	r3, #0
 800055a:	d008      	beq.n	800056e <i2c_add+0x9e>
 800055c:	4b08      	ldr	r3, [pc, #32]	; (8000580 <i2c_add+0xb0>)
 800055e:	695b      	ldr	r3, [r3, #20]
 8000560:	f003 0302 	and.w	r3, r3, #2
 8000564:	2b00      	cmp	r3, #0
 8000566:	d1ef      	bne.n	8000548 <i2c_add+0x78>
 8000568:	e002      	b.n	8000570 <i2c_add+0xa0>
 800056a:	bf00      	nop
 800056c:	e000      	b.n	8000570 <i2c_add+0xa0>
 800056e:	bf00      	nop
 8000570:	bf00      	nop
 8000572:	3714      	adds	r7, #20
 8000574:	46bd      	mov	sp, r7
 8000576:	bc80      	pop	{r7}
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	40005400 	andmi	r5, r0, r0, lsl #8
 8000580:	40005800 	andmi	r5, r0, r0, lsl #16

08000584 <i2c_start>:
 8000584:	b480      	push	{r7}
 8000586:	b083      	sub	sp, #12
 8000588:	af00      	add	r7, sp, #0
 800058a:	4603      	mov	r3, r0
 800058c:	71fb      	strb	r3, [r7, #7]
 800058e:	79fb      	ldrb	r3, [r7, #7]
 8000590:	2b01      	cmp	r3, #1
 8000592:	d10d      	bne.n	80005b0 <i2c_start+0x2c>
 8000594:	4b11      	ldr	r3, [pc, #68]	; (80005dc <i2c_start+0x58>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a10      	ldr	r2, [pc, #64]	; (80005dc <i2c_start+0x58>)
 800059a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800059e:	6013      	str	r3, [r2, #0]
 80005a0:	bf00      	nop
 80005a2:	4b0e      	ldr	r3, [pc, #56]	; (80005dc <i2c_start+0x58>)
 80005a4:	695b      	ldr	r3, [r3, #20]
 80005a6:	f003 0301 	and.w	r3, r3, #1
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d0f9      	beq.n	80005a2 <i2c_start+0x1e>
 80005ae:	e00f      	b.n	80005d0 <i2c_start+0x4c>
 80005b0:	79fb      	ldrb	r3, [r7, #7]
 80005b2:	2b02      	cmp	r3, #2
 80005b4:	d10c      	bne.n	80005d0 <i2c_start+0x4c>
 80005b6:	4b0a      	ldr	r3, [pc, #40]	; (80005e0 <i2c_start+0x5c>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	4a09      	ldr	r2, [pc, #36]	; (80005e0 <i2c_start+0x5c>)
 80005bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005c0:	6013      	str	r3, [r2, #0]
 80005c2:	bf00      	nop
 80005c4:	4b06      	ldr	r3, [pc, #24]	; (80005e0 <i2c_start+0x5c>)
 80005c6:	695b      	ldr	r3, [r3, #20]
 80005c8:	f003 0301 	and.w	r3, r3, #1
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d0f9      	beq.n	80005c4 <i2c_start+0x40>
 80005d0:	bf00      	nop
 80005d2:	370c      	adds	r7, #12
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bc80      	pop	{r7}
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	40005400 	andmi	r5, r0, r0, lsl #8
 80005e0:	40005800 	andmi	r5, r0, r0, lsl #16

080005e4 <i2c_data>:
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	460a      	mov	r2, r1
 80005ee:	71fb      	strb	r3, [r7, #7]
 80005f0:	4613      	mov	r3, r2
 80005f2:	71bb      	strb	r3, [r7, #6]
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	2b01      	cmp	r3, #1
 80005f8:	d111      	bne.n	800061e <i2c_data+0x3a>
 80005fa:	bf00      	nop
 80005fc:	4b14      	ldr	r3, [pc, #80]	; (8000650 <i2c_data+0x6c>)
 80005fe:	695b      	ldr	r3, [r3, #20]
 8000600:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000604:	2b00      	cmp	r3, #0
 8000606:	d0f9      	beq.n	80005fc <i2c_data+0x18>
 8000608:	4a11      	ldr	r2, [pc, #68]	; (8000650 <i2c_data+0x6c>)
 800060a:	79bb      	ldrb	r3, [r7, #6]
 800060c:	6113      	str	r3, [r2, #16]
 800060e:	bf00      	nop
 8000610:	4b0f      	ldr	r3, [pc, #60]	; (8000650 <i2c_data+0x6c>)
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000618:	2b00      	cmp	r3, #0
 800061a:	d0f9      	beq.n	8000610 <i2c_data+0x2c>
 800061c:	e013      	b.n	8000646 <i2c_data+0x62>
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	2b02      	cmp	r3, #2
 8000622:	d110      	bne.n	8000646 <i2c_data+0x62>
 8000624:	bf00      	nop
 8000626:	4b0b      	ldr	r3, [pc, #44]	; (8000654 <i2c_data+0x70>)
 8000628:	695b      	ldr	r3, [r3, #20]
 800062a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800062e:	2b00      	cmp	r3, #0
 8000630:	d0f9      	beq.n	8000626 <i2c_data+0x42>
 8000632:	4a08      	ldr	r2, [pc, #32]	; (8000654 <i2c_data+0x70>)
 8000634:	79bb      	ldrb	r3, [r7, #6]
 8000636:	6113      	str	r3, [r2, #16]
 8000638:	bf00      	nop
 800063a:	4b06      	ldr	r3, [pc, #24]	; (8000654 <i2c_data+0x70>)
 800063c:	695b      	ldr	r3, [r3, #20]
 800063e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000642:	2b00      	cmp	r3, #0
 8000644:	d0f9      	beq.n	800063a <i2c_data+0x56>
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	bc80      	pop	{r7}
 800064e:	4770      	bx	lr
 8000650:	40005400 	andmi	r5, r0, r0, lsl #8
 8000654:	40005800 	andmi	r5, r0, r0, lsl #16

08000658 <i2c_stop>:
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
 800065e:	4603      	mov	r3, r0
 8000660:	71fb      	strb	r3, [r7, #7]
 8000662:	79fb      	ldrb	r3, [r7, #7]
 8000664:	2b01      	cmp	r3, #1
 8000666:	d10c      	bne.n	8000682 <i2c_stop+0x2a>
 8000668:	4b10      	ldr	r3, [pc, #64]	; (80006ac <i2c_stop+0x54>)
 800066a:	695b      	ldr	r3, [r3, #20]
 800066c:	60fb      	str	r3, [r7, #12]
 800066e:	4b0f      	ldr	r3, [pc, #60]	; (80006ac <i2c_stop+0x54>)
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	60fb      	str	r3, [r7, #12]
 8000674:	4b0d      	ldr	r3, [pc, #52]	; (80006ac <i2c_stop+0x54>)
 8000676:	681b      	ldr	r3, [r3, #0]
 8000678:	4a0c      	ldr	r2, [pc, #48]	; (80006ac <i2c_stop+0x54>)
 800067a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	e00e      	b.n	80006a0 <i2c_stop+0x48>
 8000682:	79fb      	ldrb	r3, [r7, #7]
 8000684:	2b02      	cmp	r3, #2
 8000686:	d10b      	bne.n	80006a0 <i2c_stop+0x48>
 8000688:	4b09      	ldr	r3, [pc, #36]	; (80006b0 <i2c_stop+0x58>)
 800068a:	695b      	ldr	r3, [r3, #20]
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	4b08      	ldr	r3, [pc, #32]	; (80006b0 <i2c_stop+0x58>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	60fb      	str	r3, [r7, #12]
 8000694:	4b06      	ldr	r3, [pc, #24]	; (80006b0 <i2c_stop+0x58>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a05      	ldr	r2, [pc, #20]	; (80006b0 <i2c_stop+0x58>)
 800069a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800069e:	6013      	str	r3, [r2, #0]
 80006a0:	bf00      	nop
 80006a2:	3714      	adds	r7, #20
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bc80      	pop	{r7}
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	40005400 	andmi	r5, r0, r0, lsl #8
 80006b0:	40005800 	andmi	r5, r0, r0, lsl #16

080006b4 <i2c_write>:
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	603a      	str	r2, [r7, #0]
 80006be:	71fb      	strb	r3, [r7, #7]
 80006c0:	460b      	mov	r3, r1
 80006c2:	71bb      	strb	r3, [r7, #6]
 80006c4:	2300      	movs	r3, #0
 80006c6:	60fb      	str	r3, [r7, #12]
 80006c8:	79fb      	ldrb	r3, [r7, #7]
 80006ca:	4618      	mov	r0, r3
 80006cc:	f7ff ff5a 	bl	8000584 <i2c_start>
 80006d0:	79b9      	ldrb	r1, [r7, #6]
 80006d2:	79fb      	ldrb	r3, [r7, #7]
 80006d4:	2200      	movs	r2, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f7ff fefa 	bl	80004d0 <i2c_add>
 80006dc:	e00b      	b.n	80006f6 <i2c_write+0x42>
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	683a      	ldr	r2, [r7, #0]
 80006e2:	4413      	add	r3, r2
 80006e4:	781a      	ldrb	r2, [r3, #0]
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	4611      	mov	r1, r2
 80006ea:	4618      	mov	r0, r3
 80006ec:	f7ff ff7a 	bl	80005e4 <i2c_data>
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	3301      	adds	r3, #1
 80006f4:	60fb      	str	r3, [r7, #12]
 80006f6:	68fb      	ldr	r3, [r7, #12]
 80006f8:	683a      	ldr	r2, [r7, #0]
 80006fa:	4413      	add	r3, r2
 80006fc:	781b      	ldrb	r3, [r3, #0]
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d1ed      	bne.n	80006de <i2c_write+0x2a>
 8000702:	79fb      	ldrb	r3, [r7, #7]
 8000704:	4618      	mov	r0, r3
 8000706:	f7ff ffa7 	bl	8000658 <i2c_stop>
 800070a:	bf00      	nop
 800070c:	3710      	adds	r7, #16
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop

08000714 <oled_cmd_1byte>:
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
 800071a:	4603      	mov	r3, r0
 800071c:	460a      	mov	r2, r1
 800071e:	71fb      	strb	r3, [r7, #7]
 8000720:	4613      	mov	r3, r2
 8000722:	71bb      	strb	r3, [r7, #6]
 8000724:	79fb      	ldrb	r3, [r7, #7]
 8000726:	4618      	mov	r0, r3
 8000728:	f7ff ff2c 	bl	8000584 <i2c_start>
 800072c:	79fb      	ldrb	r3, [r7, #7]
 800072e:	2200      	movs	r2, #0
 8000730:	2178      	movs	r1, #120	; 0x78
 8000732:	4618      	mov	r0, r3
 8000734:	f7ff fecc 	bl	80004d0 <i2c_add>
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	2100      	movs	r1, #0
 800073c:	4618      	mov	r0, r3
 800073e:	f7ff ff51 	bl	80005e4 <i2c_data>
 8000742:	79ba      	ldrb	r2, [r7, #6]
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	4611      	mov	r1, r2
 8000748:	4618      	mov	r0, r3
 800074a:	f7ff ff4b 	bl	80005e4 <i2c_data>
 800074e:	79fb      	ldrb	r3, [r7, #7]
 8000750:	4618      	mov	r0, r3
 8000752:	f7ff ff81 	bl	8000658 <i2c_stop>
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}

0800075e <oled_cmd_2byte>:
 800075e:	b580      	push	{r7, lr}
 8000760:	b084      	sub	sp, #16
 8000762:	af00      	add	r7, sp, #0
 8000764:	4603      	mov	r3, r0
 8000766:	6039      	str	r1, [r7, #0]
 8000768:	71fb      	strb	r3, [r7, #7]
 800076a:	2300      	movs	r3, #0
 800076c:	60fb      	str	r3, [r7, #12]
 800076e:	79fb      	ldrb	r3, [r7, #7]
 8000770:	4618      	mov	r0, r3
 8000772:	f7ff ff07 	bl	8000584 <i2c_start>
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2200      	movs	r2, #0
 800077a:	2178      	movs	r1, #120	; 0x78
 800077c:	4618      	mov	r0, r3
 800077e:	f7ff fea7 	bl	80004d0 <i2c_add>
 8000782:	79fb      	ldrb	r3, [r7, #7]
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f7ff ff2c 	bl	80005e4 <i2c_data>
 800078c:	2300      	movs	r3, #0
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	e00b      	b.n	80007aa <oled_cmd_2byte+0x4c>
 8000792:	68fb      	ldr	r3, [r7, #12]
 8000794:	683a      	ldr	r2, [r7, #0]
 8000796:	4413      	add	r3, r2
 8000798:	781a      	ldrb	r2, [r3, #0]
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	4611      	mov	r1, r2
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff ff20 	bl	80005e4 <i2c_data>
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	3301      	adds	r3, #1
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	ddf0      	ble.n	8000792 <oled_cmd_2byte+0x34>
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	4618      	mov	r0, r3
 80007b4:	f7ff ff50 	bl	8000658 <i2c_stop>
 80007b8:	bf00      	nop
 80007ba:	3710      	adds	r7, #16
 80007bc:	46bd      	mov	sp, r7
 80007be:	bd80      	pop	{r7, pc}

080007c0 <oled_init>:
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b08a      	sub	sp, #40	; 0x28
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	71fb      	strb	r3, [r7, #7]
 80007ca:	79fb      	ldrb	r3, [r7, #7]
 80007cc:	212d      	movs	r1, #45	; 0x2d
 80007ce:	4618      	mov	r0, r3
 80007d0:	f7ff fe08 	bl	80003e4 <i2c_init>
 80007d4:	f643 73a8 	movw	r3, #16296	; 0x3fa8
 80007d8:	84bb      	strh	r3, [r7, #36]	; 0x24
 80007da:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80007de:	79fb      	ldrb	r3, [r7, #7]
 80007e0:	4611      	mov	r1, r2
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff ffbb 	bl	800075e <oled_cmd_2byte>
 80007e8:	23d3      	movs	r3, #211	; 0xd3
 80007ea:	843b      	strh	r3, [r7, #32]
 80007ec:	f107 0220 	add.w	r2, r7, #32
 80007f0:	79fb      	ldrb	r3, [r7, #7]
 80007f2:	4611      	mov	r1, r2
 80007f4:	4618      	mov	r0, r3
 80007f6:	f7ff ffb2 	bl	800075e <oled_cmd_2byte>
 80007fa:	79fb      	ldrb	r3, [r7, #7]
 80007fc:	2140      	movs	r1, #64	; 0x40
 80007fe:	4618      	mov	r0, r3
 8000800:	f7ff ff88 	bl	8000714 <oled_cmd_1byte>
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	21a1      	movs	r1, #161	; 0xa1
 8000808:	4618      	mov	r0, r3
 800080a:	f7ff ff83 	bl	8000714 <oled_cmd_1byte>
 800080e:	79fb      	ldrb	r3, [r7, #7]
 8000810:	21c8      	movs	r1, #200	; 0xc8
 8000812:	4618      	mov	r0, r3
 8000814:	f7ff ff7e 	bl	8000714 <oled_cmd_1byte>
 8000818:	f241 23da 	movw	r3, #4826	; 0x12da
 800081c:	83bb      	strh	r3, [r7, #28]
 800081e:	f107 021c 	add.w	r2, r7, #28
 8000822:	79fb      	ldrb	r3, [r7, #7]
 8000824:	4611      	mov	r1, r2
 8000826:	4618      	mov	r0, r3
 8000828:	f7ff ff99 	bl	800075e <oled_cmd_2byte>
 800082c:	f647 7381 	movw	r3, #32641	; 0x7f81
 8000830:	833b      	strh	r3, [r7, #24]
 8000832:	f107 0218 	add.w	r2, r7, #24
 8000836:	79fb      	ldrb	r3, [r7, #7]
 8000838:	4611      	mov	r1, r2
 800083a:	4618      	mov	r0, r3
 800083c:	f7ff ff8f 	bl	800075e <oled_cmd_2byte>
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	21a4      	movs	r1, #164	; 0xa4
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff ff65 	bl	8000714 <oled_cmd_1byte>
 800084a:	79fb      	ldrb	r3, [r7, #7]
 800084c:	21a6      	movs	r1, #166	; 0xa6
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff ff60 	bl	8000714 <oled_cmd_1byte>
 8000854:	f248 03d5 	movw	r3, #32981	; 0x80d5
 8000858:	82bb      	strh	r3, [r7, #20]
 800085a:	f107 0214 	add.w	r2, r7, #20
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	4611      	mov	r1, r2
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff7b 	bl	800075e <oled_cmd_2byte>
 8000868:	f241 438d 	movw	r3, #5261	; 0x148d
 800086c:	823b      	strh	r3, [r7, #16]
 800086e:	f107 0210 	add.w	r2, r7, #16
 8000872:	79fb      	ldrb	r3, [r7, #7]
 8000874:	4611      	mov	r1, r2
 8000876:	4618      	mov	r0, r3
 8000878:	f7ff ff71 	bl	800075e <oled_cmd_2byte>
 800087c:	79fb      	ldrb	r3, [r7, #7]
 800087e:	21af      	movs	r1, #175	; 0xaf
 8000880:	4618      	mov	r0, r3
 8000882:	f7ff ff47 	bl	8000714 <oled_cmd_1byte>
 8000886:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 800088a:	81bb      	strh	r3, [r7, #12]
 800088c:	f107 020c 	add.w	r2, r7, #12
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	4611      	mov	r1, r2
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff62 	bl	800075e <oled_cmd_2byte>
 800089a:	bf00      	nop
 800089c:	3728      	adds	r7, #40	; 0x28
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}

080008a2 <oled_data>:
 80008a2:	b580      	push	{r7, lr}
 80008a4:	b082      	sub	sp, #8
 80008a6:	af00      	add	r7, sp, #0
 80008a8:	4603      	mov	r3, r0
 80008aa:	460a      	mov	r2, r1
 80008ac:	71fb      	strb	r3, [r7, #7]
 80008ae:	4613      	mov	r3, r2
 80008b0:	71bb      	strb	r3, [r7, #6]
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	4618      	mov	r0, r3
 80008b6:	f7ff fe65 	bl	8000584 <i2c_start>
 80008ba:	79fb      	ldrb	r3, [r7, #7]
 80008bc:	2200      	movs	r2, #0
 80008be:	2178      	movs	r1, #120	; 0x78
 80008c0:	4618      	mov	r0, r3
 80008c2:	f7ff fe05 	bl	80004d0 <i2c_add>
 80008c6:	79fb      	ldrb	r3, [r7, #7]
 80008c8:	2140      	movs	r1, #64	; 0x40
 80008ca:	4618      	mov	r0, r3
 80008cc:	f7ff fe8a 	bl	80005e4 <i2c_data>
 80008d0:	79ba      	ldrb	r2, [r7, #6]
 80008d2:	79fb      	ldrb	r3, [r7, #7]
 80008d4:	4611      	mov	r1, r2
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff fe84 	bl	80005e4 <i2c_data>
 80008dc:	79fb      	ldrb	r3, [r7, #7]
 80008de:	4618      	mov	r0, r3
 80008e0:	f7ff feba 	bl	8000658 <i2c_stop>
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <oled_pos>:
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	71fb      	strb	r3, [r7, #7]
 80008f6:	460b      	mov	r3, r1
 80008f8:	71bb      	strb	r3, [r7, #6]
 80008fa:	4613      	mov	r3, r2
 80008fc:	717b      	strb	r3, [r7, #5]
 80008fe:	797b      	ldrb	r3, [r7, #5]
 8000900:	f003 030f 	and.w	r3, r3, #15
 8000904:	b2da      	uxtb	r2, r3
 8000906:	79fb      	ldrb	r3, [r7, #7]
 8000908:	4611      	mov	r1, r2
 800090a:	4618      	mov	r0, r3
 800090c:	f7ff ff02 	bl	8000714 <oled_cmd_1byte>
 8000910:	797b      	ldrb	r3, [r7, #5]
 8000912:	091b      	lsrs	r3, r3, #4
 8000914:	b2db      	uxtb	r3, r3
 8000916:	3310      	adds	r3, #16
 8000918:	b2da      	uxtb	r2, r3
 800091a:	79fb      	ldrb	r3, [r7, #7]
 800091c:	4611      	mov	r1, r2
 800091e:	4618      	mov	r0, r3
 8000920:	f7ff fef8 	bl	8000714 <oled_cmd_1byte>
 8000924:	79bb      	ldrb	r3, [r7, #6]
 8000926:	3b50      	subs	r3, #80	; 0x50
 8000928:	b2da      	uxtb	r2, r3
 800092a:	79fb      	ldrb	r3, [r7, #7]
 800092c:	4611      	mov	r1, r2
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff fef0 	bl	8000714 <oled_cmd_1byte>
 8000934:	bf00      	nop
 8000936:	3708      	adds	r7, #8
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}

0800093c <oled_blank>:
 800093c:	b580      	push	{r7, lr}
 800093e:	b084      	sub	sp, #16
 8000940:	af00      	add	r7, sp, #0
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	2200      	movs	r2, #0
 800094a:	2100      	movs	r1, #0
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ffcd 	bl	80008ec <oled_pos>
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	e010      	b.n	800097a <oled_blank+0x3e>
 8000958:	2300      	movs	r3, #0
 800095a:	60bb      	str	r3, [r7, #8]
 800095c:	e007      	b.n	800096e <oled_blank+0x32>
 800095e:	79fb      	ldrb	r3, [r7, #7]
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f7ff ff9d 	bl	80008a2 <oled_data>
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	3301      	adds	r3, #1
 800096c:	60bb      	str	r3, [r7, #8]
 800096e:	68bb      	ldr	r3, [r7, #8]
 8000970:	2b7f      	cmp	r3, #127	; 0x7f
 8000972:	ddf4      	ble.n	800095e <oled_blank+0x22>
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	3301      	adds	r3, #1
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	68fb      	ldr	r3, [r7, #12]
 800097c:	2b07      	cmp	r3, #7
 800097e:	ddeb      	ble.n	8000958 <oled_blank+0x1c>
 8000980:	79fb      	ldrb	r3, [r7, #7]
 8000982:	2200      	movs	r2, #0
 8000984:	2100      	movs	r1, #0
 8000986:	4618      	mov	r0, r3
 8000988:	f7ff ffb0 	bl	80008ec <oled_pos>
 800098c:	bf00      	nop
 800098e:	3710      	adds	r7, #16
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}

08000994 <oled_print>:
 8000994:	b580      	push	{r7, lr}
 8000996:	b084      	sub	sp, #16
 8000998:	af00      	add	r7, sp, #0
 800099a:	4603      	mov	r3, r0
 800099c:	6039      	str	r1, [r7, #0]
 800099e:	71fb      	strb	r3, [r7, #7]
 80009a0:	2300      	movs	r3, #0
 80009a2:	60fb      	str	r3, [r7, #12]
 80009a4:	e01e      	b.n	80009e4 <oled_print+0x50>
 80009a6:	2300      	movs	r3, #0
 80009a8:	60bb      	str	r3, [r7, #8]
 80009aa:	e015      	b.n	80009d8 <oled_print+0x44>
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	683a      	ldr	r2, [r7, #0]
 80009b0:	4413      	add	r3, r2
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	f1a3 0220 	sub.w	r2, r3, #32
 80009b8:	4910      	ldr	r1, [pc, #64]	; (80009fc <oled_print+0x68>)
 80009ba:	4613      	mov	r3, r2
 80009bc:	009b      	lsls	r3, r3, #2
 80009be:	4413      	add	r3, r2
 80009c0:	18ca      	adds	r2, r1, r3
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	4413      	add	r3, r2
 80009c6:	781a      	ldrb	r2, [r3, #0]
 80009c8:	79fb      	ldrb	r3, [r7, #7]
 80009ca:	4611      	mov	r1, r2
 80009cc:	4618      	mov	r0, r3
 80009ce:	f7ff ff68 	bl	80008a2 <oled_data>
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	3301      	adds	r3, #1
 80009d6:	60bb      	str	r3, [r7, #8]
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2b04      	cmp	r3, #4
 80009dc:	dde6      	ble.n	80009ac <oled_print+0x18>
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	3301      	adds	r3, #1
 80009e2:	60fb      	str	r3, [r7, #12]
 80009e4:	68fb      	ldr	r3, [r7, #12]
 80009e6:	683a      	ldr	r2, [r7, #0]
 80009e8:	4413      	add	r3, r2
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b00      	cmp	r3, #0
 80009ee:	d1da      	bne.n	80009a6 <oled_print+0x12>
 80009f0:	bf00      	nop
 80009f2:	bf00      	nop
 80009f4:	3710      	adds	r7, #16
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}

08000a00 <oled_msg>:
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	603b      	str	r3, [r7, #0]
 8000a08:	4603      	mov	r3, r0
 8000a0a:	71fb      	strb	r3, [r7, #7]
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	71bb      	strb	r3, [r7, #6]
 8000a10:	4613      	mov	r3, r2
 8000a12:	717b      	strb	r3, [r7, #5]
 8000a14:	797a      	ldrb	r2, [r7, #5]
 8000a16:	79b9      	ldrb	r1, [r7, #6]
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f7ff ff66 	bl	80008ec <oled_pos>
 8000a20:	79fb      	ldrb	r3, [r7, #7]
 8000a22:	6839      	ldr	r1, [r7, #0]
 8000a24:	4618      	mov	r0, r3
 8000a26:	f7ff ffb5 	bl	8000994 <oled_print>
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}

08000a32 <oled_Aprint>:
 8000a32:	b580      	push	{r7, lr}
 8000a34:	b084      	sub	sp, #16
 8000a36:	af00      	add	r7, sp, #0
 8000a38:	4603      	mov	r3, r0
 8000a3a:	6039      	str	r1, [r7, #0]
 8000a3c:	71fb      	strb	r3, [r7, #7]
 8000a3e:	2300      	movs	r3, #0
 8000a40:	60fb      	str	r3, [r7, #12]
 8000a42:	e010      	b.n	8000a66 <oled_Aprint+0x34>
 8000a44:	490c      	ldr	r1, [pc, #48]	; (8000a78 <oled_Aprint+0x46>)
 8000a46:	683a      	ldr	r2, [r7, #0]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	009b      	lsls	r3, r3, #2
 8000a4c:	4413      	add	r3, r2
 8000a4e:	18ca      	adds	r2, r1, r3
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	4413      	add	r3, r2
 8000a54:	781a      	ldrb	r2, [r3, #0]
 8000a56:	79fb      	ldrb	r3, [r7, #7]
 8000a58:	4611      	mov	r1, r2
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	f7ff ff21 	bl	80008a2 <oled_data>
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	3301      	adds	r3, #1
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	2b04      	cmp	r3, #4
 8000a6a:	ddeb      	ble.n	8000a44 <oled_Aprint+0x12>
 8000a6c:	bf00      	nop
 8000a6e:	bf00      	nop
 8000a70:	3710      	adds	r7, #16
 8000a72:	46bd      	mov	sp, r7
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	bf00      	nop
 8000a78:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}

08000a7c <oled_clock>:
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b082      	sub	sp, #8
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	4603      	mov	r3, r0
 8000a84:	6039      	str	r1, [r7, #0]
 8000a86:	71fb      	strb	r3, [r7, #7]
 8000a88:	683b      	ldr	r3, [r7, #0]
 8000a8a:	4a16      	ldr	r2, [pc, #88]	; (8000ae4 <oled_clock+0x68>)
 8000a8c:	fb82 1203 	smull	r1, r2, r2, r3
 8000a90:	1092      	asrs	r2, r2, #2
 8000a92:	17db      	asrs	r3, r3, #31
 8000a94:	1ad1      	subs	r1, r2, r3
 8000a96:	4b13      	ldr	r3, [pc, #76]	; (8000ae4 <oled_clock+0x68>)
 8000a98:	fb83 2301 	smull	r2, r3, r3, r1
 8000a9c:	109a      	asrs	r2, r3, #2
 8000a9e:	17cb      	asrs	r3, r1, #31
 8000aa0:	1ad2      	subs	r2, r2, r3
 8000aa2:	4613      	mov	r3, r2
 8000aa4:	009b      	lsls	r3, r3, #2
 8000aa6:	4413      	add	r3, r2
 8000aa8:	005b      	lsls	r3, r3, #1
 8000aaa:	1aca      	subs	r2, r1, r3
 8000aac:	3210      	adds	r2, #16
 8000aae:	79fb      	ldrb	r3, [r7, #7]
 8000ab0:	4611      	mov	r1, r2
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff ffbd 	bl	8000a32 <oled_Aprint>
 8000ab8:	6839      	ldr	r1, [r7, #0]
 8000aba:	4b0a      	ldr	r3, [pc, #40]	; (8000ae4 <oled_clock+0x68>)
 8000abc:	fb83 2301 	smull	r2, r3, r3, r1
 8000ac0:	109a      	asrs	r2, r3, #2
 8000ac2:	17cb      	asrs	r3, r1, #31
 8000ac4:	1ad2      	subs	r2, r2, r3
 8000ac6:	4613      	mov	r3, r2
 8000ac8:	009b      	lsls	r3, r3, #2
 8000aca:	4413      	add	r3, r2
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	1aca      	subs	r2, r1, r3
 8000ad0:	3210      	adds	r2, #16
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	4611      	mov	r1, r2
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f7ff ffab 	bl	8000a32 <oled_Aprint>
 8000adc:	bf00      	nop
 8000ade:	3708      	adds	r7, #8
 8000ae0:	46bd      	mov	sp, r7
 8000ae2:	bd80      	pop	{r7, pc}
 8000ae4:	66666667 	strbtvs	r6, [r6], -r7, ror #12

08000ae8 <oled_clear_buffer>:
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	2300      	movs	r3, #0
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	e013      	b.n	8000b1e <oled_clear_buffer+0x36>
 8000af6:	2300      	movs	r3, #0
 8000af8:	60bb      	str	r3, [r7, #8]
 8000afa:	e00a      	b.n	8000b12 <oled_clear_buffer+0x2a>
 8000afc:	68fb      	ldr	r3, [r7, #12]
 8000afe:	01db      	lsls	r3, r3, #7
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	441a      	add	r2, r3
 8000b04:	68bb      	ldr	r3, [r7, #8]
 8000b06:	4413      	add	r3, r2
 8000b08:	2200      	movs	r2, #0
 8000b0a:	701a      	strb	r2, [r3, #0]
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	3301      	adds	r3, #1
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	68bb      	ldr	r3, [r7, #8]
 8000b14:	2b7f      	cmp	r3, #127	; 0x7f
 8000b16:	ddf1      	ble.n	8000afc <oled_clear_buffer+0x14>
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	3301      	adds	r3, #1
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	68fb      	ldr	r3, [r7, #12]
 8000b20:	2b07      	cmp	r3, #7
 8000b22:	dde8      	ble.n	8000af6 <oled_clear_buffer+0xe>
 8000b24:	bf00      	nop
 8000b26:	bf00      	nop
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr

08000b30 <oled_update_buffer>:
 8000b30:	b480      	push	{r7}
 8000b32:	b087      	sub	sp, #28
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
 8000b38:	6039      	str	r1, [r7, #0]
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	60fb      	str	r3, [r7, #12]
 8000b3e:	2300      	movs	r3, #0
 8000b40:	617b      	str	r3, [r7, #20]
 8000b42:	e01a      	b.n	8000b7a <oled_update_buffer+0x4a>
 8000b44:	2300      	movs	r3, #0
 8000b46:	613b      	str	r3, [r7, #16]
 8000b48:	e011      	b.n	8000b6e <oled_update_buffer+0x3e>
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	3301      	adds	r3, #1
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	68fb      	ldr	r3, [r7, #12]
 8000b52:	687a      	ldr	r2, [r7, #4]
 8000b54:	4413      	add	r3, r2
 8000b56:	697a      	ldr	r2, [r7, #20]
 8000b58:	01d2      	lsls	r2, r2, #7
 8000b5a:	6839      	ldr	r1, [r7, #0]
 8000b5c:	440a      	add	r2, r1
 8000b5e:	7819      	ldrb	r1, [r3, #0]
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	4413      	add	r3, r2
 8000b64:	460a      	mov	r2, r1
 8000b66:	701a      	strb	r2, [r3, #0]
 8000b68:	693b      	ldr	r3, [r7, #16]
 8000b6a:	3301      	adds	r3, #1
 8000b6c:	613b      	str	r3, [r7, #16]
 8000b6e:	693b      	ldr	r3, [r7, #16]
 8000b70:	2b6d      	cmp	r3, #109	; 0x6d
 8000b72:	ddea      	ble.n	8000b4a <oled_update_buffer+0x1a>
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	3301      	adds	r3, #1
 8000b78:	617b      	str	r3, [r7, #20]
 8000b7a:	697b      	ldr	r3, [r7, #20]
 8000b7c:	2b07      	cmp	r3, #7
 8000b7e:	dde1      	ble.n	8000b44 <oled_update_buffer+0x14>
 8000b80:	bf00      	nop
 8000b82:	bf00      	nop
 8000b84:	371c      	adds	r7, #28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bc80      	pop	{r7}
 8000b8a:	4770      	bx	lr

08000b8c <update_str_buffer>:
 8000b8c:	b480      	push	{r7}
 8000b8e:	b089      	sub	sp, #36	; 0x24
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60ba      	str	r2, [r7, #8]
 8000b94:	607b      	str	r3, [r7, #4]
 8000b96:	4603      	mov	r3, r0
 8000b98:	81fb      	strh	r3, [r7, #14]
 8000b9a:	460b      	mov	r3, r1
 8000b9c:	81bb      	strh	r3, [r7, #12]
 8000b9e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ba2:	617b      	str	r3, [r7, #20]
 8000ba4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000ba8:	613b      	str	r3, [r7, #16]
 8000baa:	2300      	movs	r3, #0
 8000bac:	61fb      	str	r3, [r7, #28]
 8000bae:	e035      	b.n	8000c1c <update_str_buffer+0x90>
 8000bb0:	693b      	ldr	r3, [r7, #16]
 8000bb2:	2b08      	cmp	r3, #8
 8000bb4:	dc39      	bgt.n	8000c2a <update_str_buffer+0x9e>
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	61bb      	str	r3, [r7, #24]
 8000bba:	e027      	b.n	8000c0c <update_str_buffer+0x80>
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	68ba      	ldr	r2, [r7, #8]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	f1a3 0220 	sub.w	r2, r3, #32
 8000bc8:	693b      	ldr	r3, [r7, #16]
 8000bca:	01db      	lsls	r3, r3, #7
 8000bcc:	6879      	ldr	r1, [r7, #4]
 8000bce:	4419      	add	r1, r3
 8000bd0:	4819      	ldr	r0, [pc, #100]	; (8000c38 <update_str_buffer+0xac>)
 8000bd2:	4613      	mov	r3, r2
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	4413      	add	r3, r2
 8000bd8:	18c2      	adds	r2, r0, r3
 8000bda:	69bb      	ldr	r3, [r7, #24]
 8000bdc:	4413      	add	r3, r2
 8000bde:	781a      	ldrb	r2, [r3, #0]
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	440b      	add	r3, r1
 8000be4:	701a      	strb	r2, [r3, #0]
 8000be6:	697b      	ldr	r3, [r7, #20]
 8000be8:	2b7e      	cmp	r3, #126	; 0x7e
 8000bea:	dd09      	ble.n	8000c00 <update_str_buffer+0x74>
 8000bec:	693b      	ldr	r3, [r7, #16]
 8000bee:	2b07      	cmp	r3, #7
 8000bf0:	dc10      	bgt.n	8000c14 <update_str_buffer+0x88>
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	613b      	str	r3, [r7, #16]
 8000bf8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000bfc:	617b      	str	r3, [r7, #20]
 8000bfe:	e002      	b.n	8000c06 <update_str_buffer+0x7a>
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	3301      	adds	r3, #1
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	3301      	adds	r3, #1
 8000c0a:	61bb      	str	r3, [r7, #24]
 8000c0c:	69bb      	ldr	r3, [r7, #24]
 8000c0e:	2b04      	cmp	r3, #4
 8000c10:	ddd4      	ble.n	8000bbc <update_str_buffer+0x30>
 8000c12:	e000      	b.n	8000c16 <update_str_buffer+0x8a>
 8000c14:	bf00      	nop
 8000c16:	69fb      	ldr	r3, [r7, #28]
 8000c18:	3301      	adds	r3, #1
 8000c1a:	61fb      	str	r3, [r7, #28]
 8000c1c:	69fb      	ldr	r3, [r7, #28]
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	4413      	add	r3, r2
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d1c3      	bne.n	8000bb0 <update_str_buffer+0x24>
 8000c28:	e000      	b.n	8000c2c <update_str_buffer+0xa0>
 8000c2a:	bf00      	nop
 8000c2c:	bf00      	nop
 8000c2e:	3724      	adds	r7, #36	; 0x24
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	080011f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip}

08000c3c <print_buffer>:
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b084      	sub	sp, #16
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	6039      	str	r1, [r7, #0]
 8000c46:	71fb      	strb	r3, [r7, #7]
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2101      	movs	r1, #1
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fe4c 	bl	80008ec <oled_pos>
 8000c54:	2300      	movs	r3, #0
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	e017      	b.n	8000c8a <print_buffer+0x4e>
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	e00e      	b.n	8000c7e <print_buffer+0x42>
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	01db      	lsls	r3, r3, #7
 8000c64:	683a      	ldr	r2, [r7, #0]
 8000c66:	441a      	add	r2, r3
 8000c68:	68bb      	ldr	r3, [r7, #8]
 8000c6a:	4413      	add	r3, r2
 8000c6c:	781a      	ldrb	r2, [r3, #0]
 8000c6e:	79fb      	ldrb	r3, [r7, #7]
 8000c70:	4611      	mov	r1, r2
 8000c72:	4618      	mov	r0, r3
 8000c74:	f7ff fe15 	bl	80008a2 <oled_data>
 8000c78:	68bb      	ldr	r3, [r7, #8]
 8000c7a:	3301      	adds	r3, #1
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	2b7f      	cmp	r3, #127	; 0x7f
 8000c82:	dded      	ble.n	8000c60 <print_buffer+0x24>
 8000c84:	68fb      	ldr	r3, [r7, #12]
 8000c86:	3301      	adds	r3, #1
 8000c88:	60fb      	str	r3, [r7, #12]
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	2b07      	cmp	r3, #7
 8000c8e:	dde4      	ble.n	8000c5a <print_buffer+0x1e>
 8000c90:	bf00      	nop
 8000c92:	bf00      	nop
 8000c94:	3710      	adds	r7, #16
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop

08000c9c <__disable_irq>:
 8000c9c:	b480      	push	{r7}
 8000c9e:	af00      	add	r7, sp, #0
 8000ca0:	4b05      	ldr	r3, [pc, #20]	; (8000cb8 <__disable_irq+0x1c>)
 8000ca2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8000ca6:	4b04      	ldr	r3, [pc, #16]	; (8000cb8 <__disable_irq+0x1c>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
 8000cae:	bf00      	nop
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bc80      	pop	{r7}
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop
 8000cb8:	e000e100 	and	lr, r0, r0, lsl #2

08000cbc <__enable_irq>:
 8000cbc:	b480      	push	{r7}
 8000cbe:	af00      	add	r7, sp, #0
 8000cc0:	4b04      	ldr	r3, [pc, #16]	; (8000cd4 <__enable_irq+0x18>)
 8000cc2:	6a1b      	ldr	r3, [r3, #32]
 8000cc4:	4b03      	ldr	r3, [pc, #12]	; (8000cd4 <__enable_irq+0x18>)
 8000cc6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000cca:	621a      	str	r2, [r3, #32]
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr
 8000cd4:	e000e100 	and	lr, r0, r0, lsl #2

08000cd8 <systickInit>:
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <systickInit+0x28>)
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	4b07      	ldr	r3, [pc, #28]	; (8000d00 <systickInit+0x28>)
 8000ce4:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8000ce8:	605a      	str	r2, [r3, #4]
 8000cea:	4b05      	ldr	r3, [pc, #20]	; (8000d00 <systickInit+0x28>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	609a      	str	r2, [r3, #8]
 8000cf0:	4b03      	ldr	r3, [pc, #12]	; (8000d00 <systickInit+0x28>)
 8000cf2:	2205      	movs	r2, #5
 8000cf4:	601a      	str	r2, [r3, #0]
 8000cf6:	bf00      	nop
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bc80      	pop	{r7}
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop
 8000d00:	e000e010 	and	lr, r0, r0, lsl r0

08000d04 <Delaymicro>:
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
 8000d08:	4b08      	ldr	r3, [pc, #32]	; (8000d2c <Delaymicro+0x28>)
 8000d0a:	2248      	movs	r2, #72	; 0x48
 8000d0c:	605a      	str	r2, [r3, #4]
 8000d0e:	4b07      	ldr	r3, [pc, #28]	; (8000d2c <Delaymicro+0x28>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	bf00      	nop
 8000d16:	4b05      	ldr	r3, [pc, #20]	; (8000d2c <Delaymicro+0x28>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d0f9      	beq.n	8000d16 <Delaymicro+0x12>
 8000d22:	bf00      	nop
 8000d24:	bf00      	nop
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bc80      	pop	{r7}
 8000d2a:	4770      	bx	lr
 8000d2c:	e000e010 	and	lr, r0, r0, lsl r0

08000d30 <DelayUs>:
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b082      	sub	sp, #8
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
 8000d38:	e004      	b.n	8000d44 <DelayUs+0x14>
 8000d3a:	f7ff ffe3 	bl	8000d04 <Delaymicro>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	3b01      	subs	r3, #1
 8000d42:	607b      	str	r3, [r7, #4]
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d1f7      	bne.n	8000d3a <DelayUs+0xa>
 8000d4a:	bf00      	nop
 8000d4c:	bf00      	nop
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <DelayMillis>:
 8000d54:	b480      	push	{r7}
 8000d56:	af00      	add	r7, sp, #0
 8000d58:	4b08      	ldr	r3, [pc, #32]	; (8000d7c <DelayMillis+0x28>)
 8000d5a:	4a09      	ldr	r2, [pc, #36]	; (8000d80 <DelayMillis+0x2c>)
 8000d5c:	605a      	str	r2, [r3, #4]
 8000d5e:	4b07      	ldr	r3, [pc, #28]	; (8000d7c <DelayMillis+0x28>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	bf00      	nop
 8000d66:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <DelayMillis+0x28>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f9      	beq.n	8000d66 <DelayMillis+0x12>
 8000d72:	bf00      	nop
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	e000e010 	and	lr, r0, r0, lsl r0
 8000d80:	00011940 	andeq	r1, r1, r0, asr #18

08000d84 <DelayMs>:
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	e004      	b.n	8000d98 <DelayMs+0x14>
 8000d8e:	f7ff ffe1 	bl	8000d54 <DelayMillis>
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	3b01      	subs	r3, #1
 8000d96:	607b      	str	r3, [r7, #4]
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d1f7      	bne.n	8000d8e <DelayMs+0xa>
 8000d9e:	bf00      	nop
 8000da0:	bf00      	nop
 8000da2:	3708      	adds	r7, #8
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}

08000da8 <systickIntStart>:
 8000da8:	b580      	push	{r7, lr}
 8000daa:	af00      	add	r7, sp, #0
 8000dac:	f7ff ff76 	bl	8000c9c <__disable_irq>
 8000db0:	4b09      	ldr	r3, [pc, #36]	; (8000dd8 <systickIntStart+0x30>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	4b08      	ldr	r3, [pc, #32]	; (8000dd8 <systickIntStart+0x30>)
 8000db8:	4a08      	ldr	r2, [pc, #32]	; (8000ddc <systickIntStart+0x34>)
 8000dba:	605a      	str	r2, [r3, #4]
 8000dbc:	4b06      	ldr	r3, [pc, #24]	; (8000dd8 <systickIntStart+0x30>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	609a      	str	r2, [r3, #8]
 8000dc2:	4b05      	ldr	r3, [pc, #20]	; (8000dd8 <systickIntStart+0x30>)
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	4a04      	ldr	r2, [pc, #16]	; (8000dd8 <systickIntStart+0x30>)
 8000dc8:	f043 0307 	orr.w	r3, r3, #7
 8000dcc:	6013      	str	r3, [r2, #0]
 8000dce:	f7ff ff75 	bl	8000cbc <__enable_irq>
 8000dd2:	bf00      	nop
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	e000e010 	and	lr, r0, r0, lsl r0
 8000ddc:	006ddcff 	strdeq	sp, [sp], #-207	; 0xffffff31	; <UNPREDICTABLE>

08000de0 <systickInt>:
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	60f8      	str	r0, [r7, #12]
 8000de8:	60b9      	str	r1, [r7, #8]
 8000dea:	607a      	str	r2, [r7, #4]
 8000dec:	68fb      	ldr	r3, [r7, #12]
 8000dee:	881b      	ldrh	r3, [r3, #0]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d019      	beq.n	8000e28 <systickInt+0x48>
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	330c      	adds	r3, #12
 8000df8:	881b      	ldrh	r3, [r3, #0]
 8000dfa:	2b00      	cmp	r3, #0
 8000dfc:	d10d      	bne.n	8000e1a <systickInt+0x3a>
 8000dfe:	68fb      	ldr	r3, [r7, #12]
 8000e00:	2200      	movs	r2, #0
 8000e02:	801a      	strh	r2, [r3, #0]
 8000e04:	68fb      	ldr	r3, [r7, #12]
 8000e06:	3302      	adds	r3, #2
 8000e08:	2201      	movs	r2, #1
 8000e0a:	801a      	strh	r2, [r3, #0]
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	330a      	adds	r3, #10
 8000e10:	2200      	movs	r2, #0
 8000e12:	801a      	strh	r2, [r3, #0]
 8000e14:	f7ff ff60 	bl	8000cd8 <systickInit>
 8000e18:	e041      	b.n	8000e9e <systickInt+0xbe>
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	330c      	adds	r3, #12
 8000e1e:	881a      	ldrh	r2, [r3, #0]
 8000e20:	3a01      	subs	r2, #1
 8000e22:	b292      	uxth	r2, r2
 8000e24:	801a      	strh	r2, [r3, #0]
 8000e26:	e03a      	b.n	8000e9e <systickInt+0xbe>
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	881b      	ldrh	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d019      	beq.n	8000e64 <systickInt+0x84>
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	330c      	adds	r3, #12
 8000e34:	881b      	ldrh	r3, [r3, #0]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d10d      	bne.n	8000e56 <systickInt+0x76>
 8000e3a:	68bb      	ldr	r3, [r7, #8]
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	801a      	strh	r2, [r3, #0]
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	3302      	adds	r3, #2
 8000e44:	2201      	movs	r2, #1
 8000e46:	801a      	strh	r2, [r3, #0]
 8000e48:	68bb      	ldr	r3, [r7, #8]
 8000e4a:	330a      	adds	r3, #10
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	801a      	strh	r2, [r3, #0]
 8000e50:	f7ff ff42 	bl	8000cd8 <systickInit>
 8000e54:	e023      	b.n	8000e9e <systickInt+0xbe>
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	330c      	adds	r3, #12
 8000e5a:	881a      	ldrh	r2, [r3, #0]
 8000e5c:	3a01      	subs	r2, #1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	801a      	strh	r2, [r3, #0]
 8000e62:	e01c      	b.n	8000e9e <systickInt+0xbe>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	881b      	ldrh	r3, [r3, #0]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d018      	beq.n	8000e9e <systickInt+0xbe>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	330c      	adds	r3, #12
 8000e70:	881b      	ldrh	r3, [r3, #0]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10d      	bne.n	8000e92 <systickInt+0xb2>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	2200      	movs	r2, #0
 8000e7a:	801a      	strh	r2, [r3, #0]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3302      	adds	r3, #2
 8000e80:	2201      	movs	r2, #1
 8000e82:	801a      	strh	r2, [r3, #0]
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	330a      	adds	r3, #10
 8000e88:	2200      	movs	r2, #0
 8000e8a:	801a      	strh	r2, [r3, #0]
 8000e8c:	f7ff ff24 	bl	8000cd8 <systickInit>
 8000e90:	e005      	b.n	8000e9e <systickInt+0xbe>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	330c      	adds	r3, #12
 8000e96:	881a      	ldrh	r2, [r3, #0]
 8000e98:	3a01      	subs	r2, #1
 8000e9a:	b292      	uxth	r2, r2
 8000e9c:	801a      	strh	r2, [r3, #0]
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop

08000ea8 <Reset_Handler>:
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	4b11      	ldr	r3, [pc, #68]	; (8000ef4 <Reset_Handler+0x4c>)
 8000eb0:	607b      	str	r3, [r7, #4]
 8000eb2:	4b11      	ldr	r3, [pc, #68]	; (8000ef8 <Reset_Handler+0x50>)
 8000eb4:	603b      	str	r3, [r7, #0]
 8000eb6:	e007      	b.n	8000ec8 <Reset_Handler+0x20>
 8000eb8:	687a      	ldr	r2, [r7, #4]
 8000eba:	1d13      	adds	r3, r2, #4
 8000ebc:	607b      	str	r3, [r7, #4]
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	1d19      	adds	r1, r3, #4
 8000ec2:	6039      	str	r1, [r7, #0]
 8000ec4:	6812      	ldr	r2, [r2, #0]
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	4a0c      	ldr	r2, [pc, #48]	; (8000efc <Reset_Handler+0x54>)
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d3f3      	bcc.n	8000eb8 <Reset_Handler+0x10>
 8000ed0:	4b0b      	ldr	r3, [pc, #44]	; (8000f00 <Reset_Handler+0x58>)
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	e004      	b.n	8000ee0 <Reset_Handler+0x38>
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	1d1a      	adds	r2, r3, #4
 8000eda:	603a      	str	r2, [r7, #0]
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	4a08      	ldr	r2, [pc, #32]	; (8000f04 <Reset_Handler+0x5c>)
 8000ee4:	4293      	cmp	r3, r2
 8000ee6:	d3f6      	bcc.n	8000ed6 <Reset_Handler+0x2e>
 8000ee8:	f7ff f8b2 	bl	8000050 <main>
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	080015b4 	stmdaeq	r0, {r2, r4, r5, r7, r8, sl, ip}
 8000ef8:	20000000 	andcs	r0, r0, r0
 8000efc:	2000242e 	andcs	r2, r0, lr, lsr #8
 8000f00:	20002430 	andcs	r2, r0, r0, lsr r4
 8000f04:	20002830 	andcs	r2, r0, r0, lsr r8

08000f08 <SysTick_Handler>:
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	210d      	movs	r1, #13
 8000f0e:	2003      	movs	r0, #3
 8000f10:	f7ff fa46 	bl	80003a0 <toggleGPIO>
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}

08000f18 <RTC_Handler>:
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <RTC_Handler+0x20>)
 8000f1e:	889b      	ldrh	r3, [r3, #4]
 8000f20:	b29b      	uxth	r3, r3
 8000f22:	4a05      	ldr	r2, [pc, #20]	; (8000f38 <RTC_Handler+0x20>)
 8000f24:	f023 0301 	bic.w	r3, r3, #1
 8000f28:	b29b      	uxth	r3, r3
 8000f2a:	8093      	strh	r3, [r2, #4]
 8000f2c:	210d      	movs	r1, #13
 8000f2e:	2003      	movs	r0, #3
 8000f30:	f7ff fa36 	bl	80003a0 <toggleGPIO>
 8000f34:	bf00      	nop
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40002800 	andmi	r2, r0, r0, lsl #16

08000f3c <initRTC>:
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	4b31      	ldr	r3, [pc, #196]	; (8001008 <initRTC+0xcc>)
 8000f42:	69db      	ldr	r3, [r3, #28]
 8000f44:	4a30      	ldr	r2, [pc, #192]	; (8001008 <initRTC+0xcc>)
 8000f46:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 8000f4a:	61d3      	str	r3, [r2, #28]
 8000f4c:	4b2f      	ldr	r3, [pc, #188]	; (800100c <initRTC+0xd0>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4a2e      	ldr	r2, [pc, #184]	; (800100c <initRTC+0xd0>)
 8000f52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	4b2b      	ldr	r3, [pc, #172]	; (8001008 <initRTC+0xcc>)
 8000f5a:	6a1b      	ldr	r3, [r3, #32]
 8000f5c:	4a2a      	ldr	r2, [pc, #168]	; (8001008 <initRTC+0xcc>)
 8000f5e:	f043 0301 	orr.w	r3, r3, #1
 8000f62:	6213      	str	r3, [r2, #32]
 8000f64:	bf00      	nop
 8000f66:	4b28      	ldr	r3, [pc, #160]	; (8001008 <initRTC+0xcc>)
 8000f68:	6a1b      	ldr	r3, [r3, #32]
 8000f6a:	f003 0302 	and.w	r3, r3, #2
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d0f9      	beq.n	8000f66 <initRTC+0x2a>
 8000f72:	4b25      	ldr	r3, [pc, #148]	; (8001008 <initRTC+0xcc>)
 8000f74:	6a1b      	ldr	r3, [r3, #32]
 8000f76:	4a24      	ldr	r2, [pc, #144]	; (8001008 <initRTC+0xcc>)
 8000f78:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8000f7c:	6213      	str	r3, [r2, #32]
 8000f7e:	bf00      	nop
 8000f80:	4b23      	ldr	r3, [pc, #140]	; (8001010 <initRTC+0xd4>)
 8000f82:	889b      	ldrh	r3, [r3, #4]
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	f003 0320 	and.w	r3, r3, #32
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d0f8      	beq.n	8000f80 <initRTC+0x44>
 8000f8e:	4b20      	ldr	r3, [pc, #128]	; (8001010 <initRTC+0xd4>)
 8000f90:	889b      	ldrh	r3, [r3, #4]
 8000f92:	b29b      	uxth	r3, r3
 8000f94:	4a1e      	ldr	r2, [pc, #120]	; (8001010 <initRTC+0xd4>)
 8000f96:	f043 0310 	orr.w	r3, r3, #16
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	8093      	strh	r3, [r2, #4]
 8000f9e:	4b1c      	ldr	r3, [pc, #112]	; (8001010 <initRTC+0xd4>)
 8000fa0:	889b      	ldrh	r3, [r3, #4]
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	4a1a      	ldr	r2, [pc, #104]	; (8001010 <initRTC+0xd4>)
 8000fa6:	f023 0304 	bic.w	r3, r3, #4
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	8093      	strh	r3, [r2, #4]
 8000fae:	4a18      	ldr	r2, [pc, #96]	; (8001010 <initRTC+0xd4>)
 8000fb0:	4b17      	ldr	r3, [pc, #92]	; (8001010 <initRTC+0xd4>)
 8000fb2:	8912      	ldrh	r2, [r2, #8]
 8000fb4:	b292      	uxth	r2, r2
 8000fb6:	811a      	strh	r2, [r3, #8]
 8000fb8:	4b15      	ldr	r3, [pc, #84]	; (8001010 <initRTC+0xd4>)
 8000fba:	899b      	ldrh	r3, [r3, #12]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	4a14      	ldr	r2, [pc, #80]	; (8001010 <initRTC+0xd4>)
 8000fc0:	ea6f 33d3 	mvn.w	r3, r3, lsr #15
 8000fc4:	ea6f 33c3 	mvn.w	r3, r3, lsl #15
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	8193      	strh	r3, [r2, #12]
 8000fcc:	4b10      	ldr	r3, [pc, #64]	; (8001010 <initRTC+0xd4>)
 8000fce:	881b      	ldrh	r3, [r3, #0]
 8000fd0:	b29b      	uxth	r3, r3
 8000fd2:	4a0f      	ldr	r2, [pc, #60]	; (8001010 <initRTC+0xd4>)
 8000fd4:	f043 0301 	orr.w	r3, r3, #1
 8000fd8:	b29b      	uxth	r3, r3
 8000fda:	8013      	strh	r3, [r2, #0]
 8000fdc:	4b0c      	ldr	r3, [pc, #48]	; (8001010 <initRTC+0xd4>)
 8000fde:	889b      	ldrh	r3, [r3, #4]
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	4a0b      	ldr	r2, [pc, #44]	; (8001010 <initRTC+0xd4>)
 8000fe4:	f023 0310 	bic.w	r3, r3, #16
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	8093      	strh	r3, [r2, #4]
 8000fec:	bf00      	nop
 8000fee:	4b08      	ldr	r3, [pc, #32]	; (8001010 <initRTC+0xd4>)
 8000ff0:	889b      	ldrh	r3, [r3, #4]
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	f003 0320 	and.w	r3, r3, #32
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d0f8      	beq.n	8000fee <initRTC+0xb2>
 8000ffc:	bf00      	nop
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	bc80      	pop	{r7}
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	40021000 	andmi	r1, r2, r0
 800100c:	40007000 	andmi	r7, r0, r0
 8001010:	40002800 	andmi	r2, r0, r0, lsl #16

08001014 <ASCII>:
 8001014:	00000000 	andeq	r0, r0, r0
 8001018:	5f000000 	svcpl	0x00000000
 800101c:	07000000 	streq	r0, [r0, -r0]
 8001020:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001024:	147f147f 	ldrbtne	r1, [pc], #-1151	; 800102c <ASCII+0x18>
 8001028:	2a7f2a24 	bcs	9fcb8c0 <_etext+0x1fca30c>
 800102c:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001030:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001034:	00502255 	subseq	r2, r0, r5, asr r2
 8001038:	00000305 	andeq	r0, r0, r5, lsl #6
 800103c:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001040:	22410000 	subcs	r0, r1, #0
 8001044:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8001048:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 800104c:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001050:	00305000 	eorseq	r5, r0, r0
 8001054:	08080800 	stmdaeq	r8, {fp}
 8001058:	60000808 	andvs	r0, r0, r8, lsl #16
 800105c:	20000060 	andcs	r0, r0, r0, rrx
 8001060:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001064:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8001068:	7f42003e 	svcvc	0x0042003e
 800106c:	61420040 	cmpvs	r2, r0, asr #32
 8001070:	21464951 	cmpcs	r6, r1, asr r9
 8001074:	314b4541 	cmpcc	fp, r1, asr #10
 8001078:	7f121418 	svcvc	0x00121418
 800107c:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001080:	4a3c3945 	bmi	8f0f59c <_etext+0xf0dfe8>
 8001084:	01304949 	teqeq	r0, r9, asr #18
 8001088:	03050971 	movweq	r0, #22897	; 0x5971
 800108c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001090:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001094:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001098:	00000036 	andeq	r0, r0, r6, lsr r0
 800109c:	00003656 	andeq	r3, r0, r6, asr r6
 80010a0:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80010a4:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 80010a8:	41001414 	tstmi	r0, r4, lsl r4
 80010ac:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 80010b0:	06095101 	streq	r5, [r9], -r1, lsl #2
 80010b4:	41794932 	cmnmi	r9, r2, lsr r9
 80010b8:	11117e3e 	tstne	r1, lr, lsr lr
 80010bc:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 80010c0:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 80010c4:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 80010c8:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 80010cc:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 80010d0:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 80010d4:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 80010d8:	7a494941 	bvc	92535e4 <_etext+0x1252030>
 80010dc:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 80010e0:	7f41007f 	svcvc	0x0041007f
 80010e4:	40200041 	eormi	r0, r0, r1, asr #32
 80010e8:	7f013f41 	svcvc	0x00013f41
 80010ec:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80010f0:	4040407f 	submi	r4, r0, pc, ror r0
 80010f4:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 80010f8:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 8001100 <ASCII+0xec>
 80010fc:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 8001100:	3e414141 	dvfccsm	f4, f1, f1
 8001104:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 8001108:	51413e06 	cmppl	r1, r6, lsl #28
 800110c:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 8001110:	46462919 			; <UNDEFINED> instruction: 0x46462919
 8001114:	31494949 	cmpcc	r9, r9, asr #18
 8001118:	017f0101 	cmneq	pc, r1, lsl #2
 800111c:	40403f01 	submi	r3, r0, r1, lsl #30
 8001120:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001124:	3f1f2040 	svccc	0x001f2040
 8001128:	3f403840 	svccc	0x00403840
 800112c:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001130:	70080763 	andvc	r0, r8, r3, ror #14
 8001134:	51610708 	cmnpl	r1, r8, lsl #14
 8001138:	00434549 	subeq	r4, r3, r9, asr #10
 800113c:	0041417f 	subeq	r4, r1, pc, ror r1
 8001140:	10080402 	andne	r0, r8, r2, lsl #8
 8001144:	41410020 	cmpmi	r1, r0, lsr #32
 8001148:	0204007f 	andeq	r0, r4, #127	; 0x7f
 800114c:	40040201 	andmi	r0, r4, r1, lsl #4
 8001150:	40404040 	submi	r4, r0, r0, asr #32
 8001154:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001158:	54542000 	ldrbpl	r2, [r4], #-0
 800115c:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001160:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001164:	20444444 	subcs	r4, r4, r4, asr #8
 8001168:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 800116c:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001170:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001174:	0c020109 	stfeqs	f0, [r2], {9}
 8001178:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 800117c:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001180:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001184:	40200040 	eormi	r0, r0, r0, asr #32
 8001188:	7f003d44 	svcvc	0x00003d44
 800118c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001190:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001194:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001198:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 800119c:	38780404 	ldmdacc	r8!, {r2, sl}^
 80011a0:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 80011a4:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 80011a8:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 80011ac:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 80011b0:	48080404 	stmdami	r8, {r2, sl}
 80011b4:	20545454 	subscs	r5, r4, r4, asr r4
 80011b8:	40443f04 	submi	r3, r4, r4, lsl #30
 80011bc:	40403c20 	submi	r3, r0, r0, lsr #24
 80011c0:	201c7c20 	andscs	r7, ip, r0, lsr #24
 80011c4:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 80011c8:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 80011cc:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 80011d0:	50500c44 	subspl	r0, r0, r4, asr #24
 80011d4:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 80011d8:	00444c54 	subeq	r4, r4, r4, asr ip
 80011dc:	00413608 	subeq	r3, r1, r8, lsl #12
 80011e0:	007f0000 	rsbseq	r0, pc, r0
 80011e4:	36410000 	strbcc	r0, [r1], -r0
 80011e8:	08100008 	ldmdaeq	r0, {r3}
 80011ec:	78081008 	stmdavc	r8, {r3, ip}
 80011f0:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

080011f4 <ASCII>:
 80011f4:	00000000 	andeq	r0, r0, r0
 80011f8:	5f000000 	svcpl	0x00000000
 80011fc:	07000000 	streq	r0, [r0, -r0]
 8001200:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 8001204:	147f147f 	ldrbtne	r1, [pc], #-1151	; 800120c <ASCII+0x18>
 8001208:	2a7f2a24 	bcs	9fcbaa0 <_etext+0x1fca4ec>
 800120c:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 8001210:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 8001214:	00502255 	subseq	r2, r0, r5, asr r2
 8001218:	00000305 	andeq	r0, r0, r5, lsl #6
 800121c:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001220:	22410000 	subcs	r0, r1, #0
 8001224:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8001228:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 800122c:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001230:	00305000 	eorseq	r5, r0, r0
 8001234:	08080800 	stmdaeq	r8, {fp}
 8001238:	60000808 	andvs	r0, r0, r8, lsl #16
 800123c:	20000060 	andcs	r0, r0, r0, rrx
 8001240:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001244:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8001248:	7f42003e 	svcvc	0x0042003e
 800124c:	61420040 	cmpvs	r2, r0, asr #32
 8001250:	21464951 	cmpcs	r6, r1, asr r9
 8001254:	314b4541 	cmpcc	fp, r1, asr #10
 8001258:	7f121418 	svcvc	0x00121418
 800125c:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001260:	4a3c3945 	bmi	8f0f77c <_etext+0xf0e1c8>
 8001264:	01304949 	teqeq	r0, r9, asr #18
 8001268:	03050971 	movweq	r0, #22897	; 0x5971
 800126c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001270:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001274:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001278:	00000036 	andeq	r0, r0, r6, lsr r0
 800127c:	00003656 	andeq	r3, r0, r6, asr r6
 8001280:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001284:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001288:	41001414 	tstmi	r0, r4, lsl r4
 800128c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8001290:	06095101 	streq	r5, [r9], -r1, lsl #2
 8001294:	41794932 	cmnmi	r9, r2, lsr r9
 8001298:	11117e3e 	tstne	r1, lr, lsr lr
 800129c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 80012a0:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 80012a4:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 80012a8:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 80012ac:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 80012b0:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 80012b4:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 80012b8:	7a494941 	bvc	92537c4 <_etext+0x1252210>
 80012bc:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 80012c0:	7f41007f 	svcvc	0x0041007f
 80012c4:	40200041 	eormi	r0, r0, r1, asr #32
 80012c8:	7f013f41 	svcvc	0x00013f41
 80012cc:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80012d0:	4040407f 	submi	r4, r0, pc, ror r0
 80012d4:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 80012d8:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 80012e0 <ASCII+0xec>
 80012dc:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 80012e0:	3e414141 	dvfccsm	f4, f1, f1
 80012e4:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 80012e8:	51413e06 	cmppl	r1, r6, lsl #28
 80012ec:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 80012f0:	46462919 			; <UNDEFINED> instruction: 0x46462919
 80012f4:	31494949 	cmpcc	r9, r9, asr #18
 80012f8:	017f0101 	cmneq	pc, r1, lsl #2
 80012fc:	40403f01 	submi	r3, r0, r1, lsl #30
 8001300:	201f3f40 	andscs	r3, pc, r0, asr #30
 8001304:	3f1f2040 	svccc	0x001f2040
 8001308:	3f403840 	svccc	0x00403840
 800130c:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 8001310:	70080763 	andvc	r0, r8, r3, ror #14
 8001314:	51610708 	cmnpl	r1, r8, lsl #14
 8001318:	00434549 	subeq	r4, r3, r9, asr #10
 800131c:	0041417f 	subeq	r4, r1, pc, ror r1
 8001320:	10080402 	andne	r0, r8, r2, lsl #8
 8001324:	41410020 	cmpmi	r1, r0, lsr #32
 8001328:	0204007f 	andeq	r0, r4, #127	; 0x7f
 800132c:	40040201 	andmi	r0, r4, r1, lsl #4
 8001330:	40404040 	submi	r4, r0, r0, asr #32
 8001334:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001338:	54542000 	ldrbpl	r2, [r4], #-0
 800133c:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001340:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001344:	20444444 	subcs	r4, r4, r4, asr #8
 8001348:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 800134c:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001350:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001354:	0c020109 	stfeqs	f0, [r2], {9}
 8001358:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 800135c:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001360:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001364:	40200040 	eormi	r0, r0, r0, asr #32
 8001368:	7f003d44 	svcvc	0x00003d44
 800136c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001370:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001374:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001378:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 800137c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001380:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001384:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001388:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 800138c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001390:	48080404 	stmdami	r8, {r2, sl}
 8001394:	20545454 	subscs	r5, r4, r4, asr r4
 8001398:	40443f04 	submi	r3, r4, r4, lsl #30
 800139c:	40403c20 	submi	r3, r0, r0, lsr #24
 80013a0:	201c7c20 	andscs	r7, ip, r0, lsr #24
 80013a4:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 80013a8:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 80013ac:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 80013b0:	50500c44 	subspl	r0, r0, r4, asr #24
 80013b4:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 80013b8:	00444c54 	subeq	r4, r4, r4, asr ip
 80013bc:	00413608 	subeq	r3, r1, r8, lsl #12
 80013c0:	007f0000 	rsbseq	r0, pc, r0
 80013c4:	36410000 	strbcc	r0, [r1], -r0
 80013c8:	08100008 	ldmdaeq	r0, {r3}
 80013cc:	78081008 	stmdavc	r8, {r3, ip}
 80013d0:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

080013d4 <ASCII>:
 80013d4:	00000000 	andeq	r0, r0, r0
 80013d8:	5f000000 	svcpl	0x00000000
 80013dc:	07000000 	streq	r0, [r0, -r0]
 80013e0:	14000700 	strne	r0, [r0], #-1792	; 0xfffff900
 80013e4:	147f147f 	ldrbtne	r1, [pc], #-1151	; 80013ec <ASCII+0x18>
 80013e8:	2a7f2a24 	bcs	9fcbc80 <_etext+0x1fca6cc>
 80013ec:	08132312 	ldmdaeq	r3, {r1, r4, r8, r9, sp}
 80013f0:	49366264 	ldmdbmi	r6!, {r2, r5, r6, r9, sp, lr}
 80013f4:	00502255 	subseq	r2, r0, r5, asr r2
 80013f8:	00000305 	andeq	r0, r0, r5, lsl #6
 80013fc:	41221c00 			; <UNDEFINED> instruction: 0x41221c00
 8001400:	22410000 	subcs	r0, r1, #0
 8001404:	0814001c 	ldmdaeq	r4, {r2, r3, r4}
 8001408:	0814083e 	ldmdaeq	r4, {r1, r2, r3, r4, r5, fp}
 800140c:	08083e08 	stmdaeq	r8, {r3, r9, sl, fp, ip, sp}
 8001410:	00305000 	eorseq	r5, r0, r0
 8001414:	08080800 	stmdaeq	r8, {fp}
 8001418:	60000808 	andvs	r0, r0, r8, lsl #16
 800141c:	20000060 	andcs	r0, r0, r0, rrx
 8001420:	02040810 	andeq	r0, r4, #16, 16	; 0x100000
 8001424:	4549513e 	strbmi	r5, [r9, #-318]	; 0xfffffec2
 8001428:	7f42003e 	svcvc	0x0042003e
 800142c:	61420040 	cmpvs	r2, r0, asr #32
 8001430:	21464951 	cmpcs	r6, r1, asr r9
 8001434:	314b4541 	cmpcc	fp, r1, asr #10
 8001438:	7f121418 	svcvc	0x00121418
 800143c:	45452710 	strbmi	r2, [r5, #-1808]	; 0xfffff8f0
 8001440:	4a3c3945 	bmi	8f0f95c <_etext+0xf0e3a8>
 8001444:	01304949 	teqeq	r0, r9, asr #18
 8001448:	03050971 	movweq	r0, #22897	; 0x5971
 800144c:	49494936 	stmdbmi	r9, {r1, r2, r4, r5, r8, fp, lr}^
 8001450:	49490636 	stmdbmi	r9, {r1, r2, r4, r5, r9, sl}^
 8001454:	36001e29 	strcc	r1, [r0], -r9, lsr #28
 8001458:	00000036 	andeq	r0, r0, r6, lsr r0
 800145c:	00003656 	andeq	r3, r0, r6, asr r6
 8001460:	41221408 			; <UNDEFINED> instruction: 0x41221408
 8001464:	14141400 	ldrne	r1, [r4], #-1024	; 0xfffffc00
 8001468:	41001414 	tstmi	r0, r4, lsl r4
 800146c:	02081422 	andeq	r1, r8, #570425344	; 0x22000000
 8001470:	06095101 	streq	r5, [r9], -r1, lsl #2
 8001474:	41794932 	cmnmi	r9, r2, lsr r9
 8001478:	11117e3e 	tstne	r1, lr, lsr lr
 800147c:	497f7e11 	ldmdbmi	pc!, {r0, r4, r9, sl, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001480:	3e364949 	vsubcc.f16	s8, s12, s18	; <UNPREDICTABLE>
 8001484:	22414141 	subcs	r4, r1, #1073741840	; 0x40000010
 8001488:	2241417f 	subcs	r4, r1, #-1073741793	; 0xc000001f
 800148c:	49497f1c 	stmdbmi	r9, {r2, r3, r4, r8, r9, sl, fp, ip, sp, lr}^
 8001490:	097f4149 	ldmdbeq	pc!, {r0, r3, r6, r8, lr}^	; <UNPREDICTABLE>
 8001494:	3e010909 	vmlacc.f16	s0, s2, s18	; <UNPREDICTABLE>
 8001498:	7a494941 	bvc	92539a4 <_etext+0x12523f0>
 800149c:	0808087f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, fp}
 80014a0:	7f41007f 	svcvc	0x0041007f
 80014a4:	40200041 	eormi	r0, r0, r1, asr #32
 80014a8:	7f013f41 	svcvc	0x00013f41
 80014ac:	41221408 			; <UNDEFINED> instruction: 0x41221408
 80014b0:	4040407f 	submi	r4, r0, pc, ror r0
 80014b4:	0c027f40 	stceq	15, cr7, [r2], {64}	; 0x40
 80014b8:	047f7f02 	ldrbteq	r7, [pc], #-3842	; 80014c0 <ASCII+0xec>
 80014bc:	3e7f1008 	cdpcc	0, 7, cr1, cr15, cr8, {0}
 80014c0:	3e414141 	dvfccsm	f4, f1, f1
 80014c4:	0909097f 	stmdbeq	r9, {r0, r1, r2, r3, r4, r5, r6, r8, fp}
 80014c8:	51413e06 	cmppl	r1, r6, lsl #28
 80014cc:	097f5e21 	ldmdbeq	pc!, {r0, r5, r9, sl, fp, ip, lr}^	; <UNPREDICTABLE>
 80014d0:	46462919 			; <UNDEFINED> instruction: 0x46462919
 80014d4:	31494949 	cmpcc	r9, r9, asr #18
 80014d8:	017f0101 	cmneq	pc, r1, lsl #2
 80014dc:	40403f01 	submi	r3, r0, r1, lsl #30
 80014e0:	201f3f40 	andscs	r3, pc, r0, asr #30
 80014e4:	3f1f2040 	svccc	0x001f2040
 80014e8:	3f403840 	svccc	0x00403840
 80014ec:	14081463 	strne	r1, [r8], #-1123	; 0xfffffb9d
 80014f0:	70080763 	andvc	r0, r8, r3, ror #14
 80014f4:	51610708 	cmnpl	r1, r8, lsl #14
 80014f8:	00434549 	subeq	r4, r3, r9, asr #10
 80014fc:	0041417f 	subeq	r4, r1, pc, ror r1
 8001500:	10080402 	andne	r0, r8, r2, lsl #8
 8001504:	41410020 	cmpmi	r1, r0, lsr #32
 8001508:	0204007f 	andeq	r0, r4, #127	; 0x7f
 800150c:	40040201 	andmi	r0, r4, r1, lsl #4
 8001510:	40404040 	submi	r4, r0, r0, asr #32
 8001514:	04020100 	streq	r0, [r2], #-256	; 0xffffff00
 8001518:	54542000 	ldrbpl	r2, [r4], #-0
 800151c:	487f7854 	ldmdami	pc!, {r2, r4, r6, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8001520:	38384444 	ldmdacc	r8!, {r2, r6, sl, lr}
 8001524:	20444444 	subcs	r4, r4, r4, asr #8
 8001528:	48444438 	stmdami	r4, {r3, r4, r5, sl, lr}^
 800152c:	5454387f 	ldrbpl	r3, [r4], #-2175	; 0xfffff781
 8001530:	7e081854 	mcrvc	8, 0, r1, cr8, cr4, {2}
 8001534:	0c020109 	stfeqs	f0, [r2], {9}
 8001538:	3e525252 	mrccc	2, 2, r5, cr2, cr2, {2}
 800153c:	0404087f 	streq	r0, [r4], #-2175	; 0xfffff781
 8001540:	7d440078 	stclvc	0, cr0, [r4, #-480]	; 0xfffffe20
 8001544:	40200040 	eormi	r0, r0, r0, asr #32
 8001548:	7f003d44 	svcvc	0x00003d44
 800154c:	00442810 	subeq	r2, r4, r0, lsl r8
 8001550:	407f4100 	rsbsmi	r4, pc, r0, lsl #2
 8001554:	18047c00 	stmdane	r4, {sl, fp, ip, sp, lr}
 8001558:	087c7804 	ldmdaeq	ip!, {r2, fp, ip, sp, lr}^
 800155c:	38780404 	ldmdacc	r8!, {r2, sl}^
 8001560:	38444444 	stmdacc	r4, {r2, r6, sl, lr}^
 8001564:	1414147c 	ldrne	r1, [r4], #-1148	; 0xfffffb84
 8001568:	14140808 	ldrne	r0, [r4], #-2056	; 0xfffff7f8
 800156c:	087c7c18 	ldmdaeq	ip!, {r3, r4, sl, fp, ip, sp, lr}^
 8001570:	48080404 	stmdami	r8, {r2, sl}
 8001574:	20545454 	subscs	r5, r4, r4, asr r4
 8001578:	40443f04 	submi	r3, r4, r4, lsl #30
 800157c:	40403c20 	submi	r3, r0, r0, lsr #24
 8001580:	201c7c20 	andscs	r7, ip, r0, lsr #24
 8001584:	3c1c2040 	ldccc	0, cr2, [ip], {64}	; 0x40
 8001588:	3c403040 	mcrrcc	0, 4, r3, r0, cr0
 800158c:	28102844 	ldmdacs	r0, {r2, r6, fp, sp}
 8001590:	50500c44 	subspl	r0, r0, r4, asr #24
 8001594:	64443c50 	strbvs	r3, [r4], #-3152	; 0xfffff3b0
 8001598:	00444c54 	subeq	r4, r4, r4, asr ip
 800159c:	00413608 	subeq	r3, r1, r8, lsl #12
 80015a0:	007f0000 	rsbseq	r0, pc, r0
 80015a4:	36410000 	strbcc	r0, [r1], -r0
 80015a8:	08100008 	ldmdaeq	r0, {r3}
 80015ac:	78081008 	stmdavc	r8, {r3, ip}
 80015b0:	78464146 	stmdavc	r6, {r1, r2, r6, r8, lr}^

Disassembly of section .data:

20000000 <jake0>:
	...
20000090:	80800000 	addhi	r0, r0, r0
20000094:	80808080 	addhi	r8, r0, r0, lsl #1
20000098:	80808080 	addhi	r8, r0, r0, lsl #1
2000009c:	c0808080 	addgt	r8, r0, r0, lsl #1
200000a0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200000a4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200000a8:	f0f0e0e0 			; <UNDEFINED> instruction: 0xf0f0e0e0
200000ac:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000b0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000b4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000b8:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200000bc:	e0e0f0f0 	strd	pc, [r0], #0	; <UNPREDICTABLE>
200000c0:	e060e0e0 	rsb	lr, r0, r0, ror #1
200000c4:	0080c0c0 	addeq	ip, r0, r0, asr #1
	...
200000f0:	e0e08000 	rsc	r8, r0, r0
200000f4:	fcf8f8f0 	ldc2l	8, cr15, [r8], #960	; 0x3c0
200000f8:	fffefefe 			; <UNDEFINED> instruction: 0xfffefefe
200000fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000010c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000110:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000114:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000118:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000011c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000120:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000124:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000128:	c3c6cfff 	bicgt	ip, r6, #1020	; 0x3fc
2000012c:	038383c3 	orreq	r8, r3, #201326595	; 0xc000003
20000130:	87830303 	strhi	r0, [r3, r3, lsl #6]
20000134:	ccfeffcf 	ldclgt	15, cr15, [lr], #828	; 0x33c
20000138:	0000e0f8 	strdeq	lr, [r0], -r8
	...
2000015c:	fff0c080 			; <UNDEFINED> instruction: 0xfff0c080
20000160:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000164:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000174:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000178:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000017c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000180:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000184:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000188:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000018c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000190:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000194:	ffffefdf 			; <UNDEFINED> instruction: 0xffffefdf
20000198:	ffbfffbf 			; <UNDEFINED> instruction: 0xffbfffbf
2000019c:	1f3f6fff 	svcne	0x003f6fff
200001a0:	1f1f1f1f 	svcne	0x001f1f1f
200001a4:	01f7ff1f 	mvnseq	pc, pc, lsl pc	; <UNPREDICTABLE>
	...
200001c8:	fffffef0 			; <UNDEFINED> instruction: 0xfffffef0
200001cc:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
200001d0:	07070301 	streq	r0, [r7, -r1, lsl #6]
200001d4:	1f1f0f0f 	svcne	0x001f0f0f
200001d8:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
200001dc:	7f7fffff 	svcvc	0x007fffff
200001e0:	7f7f7f7f 	svcvc	0x007f7f7f
200001e4:	7f7f7f7f 	svcvc	0x007f7f7f
200001e8:	7f7f7f7f 	svcvc	0x007f7f7f
200001ec:	ffff3f3f 			; <UNDEFINED> instruction: 0xffff3f3f
200001f0:	1fffffff 	svcne	0x00ffffff
200001f4:	0f0f0f1f 	svceq	0x000f0f1f
200001f8:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
200001fc:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000200:	ffff0f07 			; <UNDEFINED> instruction: 0xffff0f07
20000204:	03e3ffff 	mvneq	pc, #1020	; 0x3fc
20000208:	02030707 	andeq	r0, r3, #1835008	; 0x1c0000
2000020c:	02000202 	andeq	r0, r0, #536870912	; 0x20000000
20000210:	01010202 	tsteq	r1, r2, lsl #4
	...
20000234:	87800000 	strhi	r0, [r0, r0]
20000238:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
2000023c:	00c0e0fc 	strdeq	lr, [r0], #12
20000240:	00000000 	andeq	r0, r0, r0
20000244:	ffff3e00 			; <UNDEFINED> instruction: 0xffff3e00
20000248:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
20000258:	07030302 	streq	r0, [r3, -r2, lsl #6]
2000025c:	03030707 	movweq	r0, #14087	; 0x3707
20000260:	00000003 	andeq	r0, r0, r3
	...
20000270:	ff7f0700 			; <UNDEFINED> instruction: 0xff7f0700
20000274:	80e0feff 	strdhi	pc, [r0], #239	; 0xef	; <UNPREDICTABLE>
	...
200002a0:	01000000 	mrseq	r0, (UNDEF: 0)
200002a4:	01010101 	tsteq	r1, r1, lsl #2
200002a8:	01010101 	tsteq	r1, r1, lsl #2
200002ac:	00010101 	andeq	r0, r1, r1, lsl #2
200002b0:	c0800000 	addgt	r0, r0, r0
200002b4:	ffffe7c1 			; <UNDEFINED> instruction: 0xffffe7c1
200002b8:	78fcffff 	ldmvc	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
200002bc:	40606070 	rsbmi	r6, r0, r0, ror r0
	...
200002dc:	06060202 	streq	r0, [r6], -r2, lsl #4
200002e0:	07070706 	streq	r0, [r7, -r6, lsl #14]
200002e4:	07070707 	streq	r0, [r7, -r7, lsl #14]
200002e8:	00020707 	andeq	r0, r2, r7, lsl #14
	...

20000304 <jake2>:
	...
200003a8:	80800000 	addhi	r0, r0, r0
200003ac:	c0808080 	addgt	r8, r0, r0, lsl #1
200003b0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200003b4:	e0c0c0c0 	sbc	ip, r0, r0, asr #1
200003b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200003bc:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
200003c0:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
200003c4:	00008080 	andeq	r8, r0, r0, lsl #1
	...
200003f8:	c0808000 	addgt	r8, r0, r0
200003fc:	e0e0c0c0 	rsc	ip, r0, r0, asr #1
20000400:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20000404:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20000408:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
2000040c:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20000410:	fefefcfc 	mrc2	12, 7, pc, cr14, cr12, {7}
20000414:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000418:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000041c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000420:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000424:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000428:	83878fdf 	orrhi	r8, r7, #892	; 0x37c
2000042c:	83838383 	orrhi	r8, r3, #201326594	; 0xc000002
20000430:	87030303 	strhi	r0, [r3, -r3, lsl #6]
20000434:	fefaff8d 	cdp2	15, 15, cr15, cr10, cr13, {4}
20000438:	f0f8f8fc 			; <UNDEFINED> instruction: 0xf0f8f8fc
2000043c:	000000c0 	andeq	r0, r0, r0, asr #1
	...
20000464:	fffffcf8 			; <UNDEFINED> instruction: 0xfffffcf8
20000468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000046c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000474:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000478:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000047c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000480:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000484:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000488:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000048c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000490:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000494:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000498:	dfdfbfff 	svcle	0x00dfbfff
2000049c:	ff7fbfbf 			; <UNDEFINED> instruction: 0xff7fbfbf
200004a0:	7fffffff 	svcvc	0x00ffffff
200004a4:	0f0f0f0f 	svceq	0x000f0f0f
200004a8:	180f0f0f 	stmdane	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
200004ac:	00000070 	andeq	r0, r0, r0, ror r0
	...
200004cc:	fffefcf0 			; <UNDEFINED> instruction: 0xfffefcf0
200004d0:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
200004d4:	7f3f1f1f 	svcvc	0x003f1f1f
200004d8:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
200004dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200004fc:	7f7f7f7f 	svcvc	0x007f7f7f
20000500:	3f3f3f3f 	svccc	0x003f3f3f
20000504:	3f1f1f1f 	svccc	0x001f1f1f
20000508:	efffffff 	svc	0x00ffffff
2000050c:	03030707 	movweq	r0, #14087	; 0x3707
20000510:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
20000514:	00000100 	andeq	r0, r0, r0, lsl #2
	...
20000538:	87830000 	strhi	r0, [r3, r0]
2000053c:	f8feffdf 			; <UNDEFINED> instruction: 0xf8feffdf
20000540:	00c0e0f0 	strdeq	lr, [r0], #0
20000544:	00000000 	andeq	r0, r0, r0
20000548:	fffffd78 			; <UNDEFINED> instruction: 0xfffffd78
2000054c:	03078fff 	movweq	r8, #32767	; 0x7fff
20000550:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000554:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000558:	03070707 	movweq	r0, #30471	; 0x7707
2000055c:	07030303 	streq	r0, [r3, -r3, lsl #6]
20000560:	03030707 	movweq	r0, #14087	; 0x3707
20000564:	00000103 	andeq	r0, r0, r3, lsl #2
	...
20000574:	ff1f0000 			; <UNDEFINED> instruction: 0xff1f0000
20000578:	00f8ffff 	ldrshteq	pc, [r8], #255	; 0xff	; <UNPREDICTABLE>
	...
200005a8:	01010101 	tsteq	r1, r1, lsl #2
200005ac:	01010101 	tsteq	r1, r1, lsl #2
200005b0:	00000001 	andeq	r0, r0, r1
200005b4:	c1800000 	orrgt	r0, r0, r0
200005b8:	ffefe7c3 			; <UNDEFINED> instruction: 0xffefe7c3
200005bc:	78f8fcff 	ldmvc	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
200005c0:	00606070 	rsbeq	r6, r0, r0, ror r0
	...
200005dc:	02020000 	andeq	r0, r2, #0
200005e0:	06020202 	streq	r0, [r2], -r2, lsl #4
200005e4:	07070706 	streq	r0, [r7, -r6, lsl #14]
200005e8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200005ec:	00000707 	andeq	r0, r0, r7, lsl #14
	...

20000608 <jake3>:
	...
20000710:	e0c08000 	sbc	r8, r0, r0
20000714:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20000718:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
2000071c:	7c7c7cfc 	ldclvc	12, cr7, [ip], #-1008	; 0xfffffc10
20000720:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
20000724:	fcfc7c7c 	ldc2l	12, cr7, [ip], #496	; 0x1f0
20000728:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
2000072c:	f8f8f8fc 			; <UNDEFINED> instruction: 0xf8f8f8fc
20000730:	f0f0f0f8 			; <UNDEFINED> instruction: 0xf0f0f0f8
20000734:	80c0e0e0 	sbchi	lr, r0, r0, ror #1
20000738:	00008080 	andeq	r8, r0, r0, lsl #1
	...
20000774:	80808000 	addhi	r8, r0, r0
20000778:	f0c0c080 			; <UNDEFINED> instruction: 0xf0c0c080
2000077c:	fffffef8 			; <UNDEFINED> instruction: 0xfffffef8
20000780:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000784:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000788:	f0f0f8ff 			; <UNDEFINED> instruction: 0xf0f0f8ff
2000078c:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
20000790:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20000794:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
20000798:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000079c:	f1ffffff 			; <UNDEFINED> instruction: 0xf1ffffff
200007a0:	c0e0e0f1 	strdgt	lr, [r0], #1	; <UNPREDICTABLE>
200007a4:	61e1e0c0 	mvnvs	lr, r0, asr #1
200007a8:	00040331 	andeq	r0, r4, r1, lsr r3
	...
200007cc:	e0e0c080 	rsc	ip, r0, r0, lsl #1
200007d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200007d4:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
200007d8:	fcf8f0e0 	ldc2l	0, cr15, [r8], #896	; 0x380
200007dc:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
200007e0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007e4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200007fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000800:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; 20000c04 <jake4+0x2f8>
20000804:	fefffefe 	mrc2	14, 7, pc, cr15, cr14, {7}
20000808:	fffcfeff 			; <UNDEFINED> instruction: 0xfffcfeff
2000080c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000810:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000814:	00000003 	andeq	r0, r0, r3
	...
20000838:	07010000 	streq	r0, [r1, -r0]
2000083c:	bf9f1f0f 	svclt	0x009f1f0f
20000840:	f1f8fcfe 			; <UNDEFINED> instruction: 0xf1f8fcfe
20000844:	9fc7e3e1 	svcls	0x00c7e3e1
20000848:	ffff3f1f 			; <UNDEFINED> instruction: 0xffff3f1f
2000084c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000850:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000854:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000858:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000085c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000860:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000864:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000868:	7fffffff 	svcvc	0x00ffffff
2000086c:	7f7f7f7f 	svcvc	0x007f7f7f
20000870:	7f7f7f7f 	svcvc	0x007f7f7f
20000874:	1f3f3f7f 	svcne	0x003f3f7f
20000878:	f3070f1f 	vmaxnm.f32	d0, d7, d15
2000087c:	3fffffff 	svccc	0x00ffffff
20000880:	00000007 	andeq	r0, r0, r7
	...
200008a8:	01000000 	mrseq	r0, (UNDEF: 0)
200008ac:	01010101 	tsteq	r1, r1, lsl #2
200008b0:	01010101 	tsteq	r1, r1, lsl #2
200008b4:	00000101 	andeq	r0, r0, r1, lsl #2
200008b8:	cf878301 	svcgt	0x00878301
200008bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200008c0:	7ff7ffff 	svcvc	0x00f7ffff
200008c4:	67676777 			; <UNDEFINED> instruction: 0x67676777
200008c8:	03030307 	movweq	r0, #13063	; 0x3307
200008cc:	03030303 	movweq	r0, #13059	; 0x3303
200008d0:	01010303 	tsteq	r1, r3, lsl #6
	...
200008e4:	06020000 	streq	r0, [r2], -r0
200008e8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200008ec:	07070707 	streq	r0, [r7, -r7, lsl #14]
200008f0:	00020307 	andeq	r0, r2, r7, lsl #6
	...

2000090c <jake4>:
	...
200009ac:	80000000 	andhi	r0, r0, r0
200009b0:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
200009b4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009b8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009bc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009c0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200009c4:	c0c0c0e0 	sbcgt	ip, r0, r0, ror #1
200009c8:	00808080 	addeq	r8, r0, r0, lsl #1
	...
20000a10:	c0800000 	addgt	r0, r0, r0
20000a14:	f8f0e0c0 			; <UNDEFINED> instruction: 0xf8f0e0c0
20000a18:	fffefef8 			; <UNDEFINED> instruction: 0xfffefef8
20000a1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a24:	018787ff 	strdeq	r8, [r7, pc]
20000a28:	81810101 	orrhi	r0, r1, r1, lsl #2
20000a2c:	87c18181 	strbhi	r8, [r1, r1, lsl #3]
20000a30:	ffffffc7 			; <UNDEFINED> instruction: 0xffffffc7
20000a34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a38:	7e7f7fff 	mrcvc	15, 3, r7, cr15, cr15, {7}
20000a3c:	7070787e 	rsbsvc	r7, r0, lr, ror r8
20000a40:	80c04060 	sbchi	r4, r0, r0, rrx
	...
20000a6c:	e0c08000 	sbc	r8, r0, r0
20000a70:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20000a74:	fef8f8f8 	mrc2	8, 7, pc, cr8, cr8, {7}
20000a78:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
20000a7c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20000a80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000a98:	cfffffff 	svcgt	0x00ffffff
20000a9c:	f7ffe7ff 			; <UNDEFINED> instruction: 0xf7ffe7ff
20000aa0:	ffff9f87 			; <UNDEFINED> instruction: 0xffff9f87
20000aa4:	f8feffff 			; <UNDEFINED> instruction: 0xf8feffff
20000aa8:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
20000aac:	10306060 	eorsne	r6, r0, r0, rrx
20000ab0:	00000708 	andeq	r0, r0, r8, lsl #14
	...
20000ad0:	e0e00000 	rsc	r0, r0, r0
20000ad4:	70f0f0f0 	ldrshtvc	pc, [r0], #0	; <UNPREDICTABLE>
20000ad8:	ff7f7070 			; <UNDEFINED> instruction: 0xff7f7070
20000adc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000ae8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000aec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000af0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000af4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000af8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000afc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b10:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20000b14:	0707ffff 			; <UNDEFINED> instruction: 0x0707ffff
20000b18:	00000001 	andeq	r0, r0, r1
	...
20000b40:	7f3f0f07 	svcvc	0x003f0f07
20000b44:	f0f8fcff 			; <UNDEFINED> instruction: 0xf0f8fcff
20000b48:	0783c0e0 	streq	ip, [r3, r0, ror #1]
20000b4c:	ff1f0f0f 			; <UNDEFINED> instruction: 0xff1f0f0f
20000b50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b54:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b58:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b60:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b64:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b68:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000b6c:	7fffffff 	svcvc	0x00ffffff
20000b70:	3f3f7f7f 	svccc	0x003f7f7f
20000b74:	0f0f1f1f 	svceq	0x000f1f1f
20000b78:	0303070f 	movweq	r0, #14095	; 0x370f
20000b7c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
20000b80:	7fffffff 	svcvc	0x00ffffff
	...
20000bac:	04000000 	streq	r0, [r0], #-0
20000bb0:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000bb4:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000bb8:	00000707 	andeq	r0, r0, r7, lsl #14
20000bbc:	1f0f0700 	svcne	0x000f0700
20000bc0:	f8ffffbf 			; <UNDEFINED> instruction: 0xf8ffffbf
20000bc4:	c7e7e3f8 			; <UNDEFINED> instruction: 0xc7e7e3f8
20000bc8:	878787c7 	strhi	r8, [r7, r7, asr #15]
20000bcc:	0f0f0f07 	svceq	0x000f0f07
20000bd0:	0707070f 	streq	r0, [r7, -pc, lsl #14]
20000bd4:	03030303 	movweq	r0, #13059	; 0x3303
20000bd8:	01010303 	tsteq	r1, r3, lsl #6
	...
20000be8:	18080808 	stmdane	r8, {r3, fp}
20000bec:	1f1f1f18 	svcne	0x001f1f18
20000bf0:	1c1c1c1f 	ldcne	12, cr1, [ip], {31}
20000bf4:	00081c1c 	andeq	r1, r8, ip, lsl ip
	...

20000c10 <jake0>:
	...
20000ca0:	80800000 	addhi	r0, r0, r0
20000ca4:	80808080 	addhi	r8, r0, r0, lsl #1
20000ca8:	80808080 	addhi	r8, r0, r0, lsl #1
20000cac:	c0808080 	addgt	r8, r0, r0, lsl #1
20000cb0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000cb4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20000cb8:	f0f0e0e0 			; <UNDEFINED> instruction: 0xf0f0e0e0
20000cbc:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20000cc0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20000cc4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20000cc8:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20000ccc:	e0e0f0f0 	strd	pc, [r0], #0	; <UNPREDICTABLE>
20000cd0:	e060e0e0 	rsb	lr, r0, r0, ror #1
20000cd4:	0080c0c0 	addeq	ip, r0, r0, asr #1
	...
20000d00:	e0e08000 	rsc	r8, r0, r0
20000d04:	fcf8f8f0 	ldc2l	8, cr15, [r8], #960	; 0x3c0
20000d08:	fffefefe 			; <UNDEFINED> instruction: 0xfffefefe
20000d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d20:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d28:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d2c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d34:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d38:	c3c6cfff 	bicgt	ip, r6, #1020	; 0x3fc
20000d3c:	038383c3 	orreq	r8, r3, #201326595	; 0xc000003
20000d40:	87830303 	strhi	r0, [r3, r3, lsl #6]
20000d44:	ccfeffcf 	ldclgt	15, cr15, [lr], #828	; 0x33c
20000d48:	0000e0f8 	strdeq	lr, [r0], -r8
	...
20000d6c:	fff0c080 			; <UNDEFINED> instruction: 0xfff0c080
20000d70:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d78:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d7c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d84:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000d9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000da0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000da4:	ffffefdf 			; <UNDEFINED> instruction: 0xffffefdf
20000da8:	ffbfffbf 			; <UNDEFINED> instruction: 0xffbfffbf
20000dac:	1f3f6fff 	svcne	0x003f6fff
20000db0:	1f1f1f1f 	svcne	0x001f1f1f
20000db4:	01f7ff1f 	mvnseq	pc, pc, lsl pc	; <UNPREDICTABLE>
	...
20000dd8:	fffffef0 			; <UNDEFINED> instruction: 0xfffffef0
20000ddc:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
20000de0:	07070301 	streq	r0, [r7, -r1, lsl #6]
20000de4:	1f1f0f0f 	svcne	0x001f0f0f
20000de8:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
20000dec:	7f7fffff 	svcvc	0x007fffff
20000df0:	7f7f7f7f 	svcvc	0x007f7f7f
20000df4:	7f7f7f7f 	svcvc	0x007f7f7f
20000df8:	7f7f7f7f 	svcvc	0x007f7f7f
20000dfc:	ffff3f3f 			; <UNDEFINED> instruction: 0xffff3f3f
20000e00:	1fffffff 	svcne	0x00ffffff
20000e04:	0f0f0f1f 	svceq	0x000f0f1f
20000e08:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
20000e0c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000e10:	ffff0f07 			; <UNDEFINED> instruction: 0xffff0f07
20000e14:	03e3ffff 	mvneq	pc, #1020	; 0x3fc
20000e18:	02030707 	andeq	r0, r3, #1835008	; 0x1c0000
20000e1c:	02000202 	andeq	r0, r0, #536870912	; 0x20000000
20000e20:	01010202 	tsteq	r1, r2, lsl #4
	...
20000e44:	87800000 	strhi	r0, [r0, r0]
20000e48:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
20000e4c:	00c0e0fc 	strdeq	lr, [r0], #12
20000e50:	00000000 	andeq	r0, r0, r0
20000e54:	ffff3e00 			; <UNDEFINED> instruction: 0xffff3e00
20000e58:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
20000e68:	07030302 	streq	r0, [r3, -r2, lsl #6]
20000e6c:	03030707 	movweq	r0, #14087	; 0x3707
20000e70:	00000003 	andeq	r0, r0, r3
	...
20000e80:	ff7f0700 			; <UNDEFINED> instruction: 0xff7f0700
20000e84:	80e0feff 	strdhi	pc, [r0], #239	; 0xef	; <UNPREDICTABLE>
	...
20000eb0:	01000000 	mrseq	r0, (UNDEF: 0)
20000eb4:	01010101 	tsteq	r1, r1, lsl #2
20000eb8:	01010101 	tsteq	r1, r1, lsl #2
20000ebc:	00010101 	andeq	r0, r1, r1, lsl #2
20000ec0:	c0800000 	addgt	r0, r0, r0
20000ec4:	ffffe7c1 			; <UNDEFINED> instruction: 0xffffe7c1
20000ec8:	78fcffff 	ldmvc	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
20000ecc:	40606070 	rsbmi	r6, r0, r0, ror r0
	...
20000eec:	06060202 	streq	r0, [r6], -r2, lsl #4
20000ef0:	07070706 	streq	r0, [r7, -r6, lsl #14]
20000ef4:	07070707 	streq	r0, [r7, -r7, lsl #14]
20000ef8:	00020707 	andeq	r0, r2, r7, lsl #14
	...

20000f14 <jake2>:
	...
20000fb8:	80800000 	addhi	r0, r0, r0
20000fbc:	c0808080 	addgt	r8, r0, r0, lsl #1
20000fc0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20000fc4:	e0c0c0c0 	sbc	ip, r0, r0, asr #1
20000fc8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20000fcc:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
20000fd0:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20000fd4:	00008080 	andeq	r8, r0, r0, lsl #1
	...
20001008:	c0808000 	addgt	r8, r0, r0
2000100c:	e0e0c0c0 	rsc	ip, r0, r0, asr #1
20001010:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001014:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20001018:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
2000101c:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20001020:	fefefcfc 	mrc2	12, 7, pc, cr14, cr12, {7}
20001024:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001028:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000102c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001034:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001038:	83878fdf 	orrhi	r8, r7, #892	; 0x37c
2000103c:	83838383 	orrhi	r8, r3, #201326594	; 0xc000002
20001040:	87030303 	strhi	r0, [r3, -r3, lsl #6]
20001044:	fefaff8d 	cdp2	15, 15, cr15, cr10, cr13, {4}
20001048:	f0f8f8fc 			; <UNDEFINED> instruction: 0xf0f8f8fc
2000104c:	000000c0 	andeq	r0, r0, r0, asr #1
	...
20001074:	fffffcf8 			; <UNDEFINED> instruction: 0xfffffcf8
20001078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000107c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001088:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000108c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001090:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001094:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001098:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000109c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010a8:	dfdfbfff 	svcle	0x00dfbfff
200010ac:	ff7fbfbf 			; <UNDEFINED> instruction: 0xff7fbfbf
200010b0:	7fffffff 	svcvc	0x00ffffff
200010b4:	0f0f0f0f 	svceq	0x000f0f0f
200010b8:	180f0f0f 	stmdane	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
200010bc:	00000070 	andeq	r0, r0, r0, ror r0
	...
200010dc:	fffefcf0 			; <UNDEFINED> instruction: 0xfffefcf0
200010e0:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
200010e4:	7f3f1f1f 	svcvc	0x003f1f1f
200010e8:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
200010ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200010fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001100:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001104:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001108:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000110c:	7f7f7f7f 	svcvc	0x007f7f7f
20001110:	3f3f3f3f 	svccc	0x003f3f3f
20001114:	3f1f1f1f 	svccc	0x001f1f1f
20001118:	efffffff 	svc	0x00ffffff
2000111c:	03030707 	movweq	r0, #14087	; 0x3707
20001120:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
20001124:	00000100 	andeq	r0, r0, r0, lsl #2
	...
20001148:	87830000 	strhi	r0, [r3, r0]
2000114c:	f8feffdf 			; <UNDEFINED> instruction: 0xf8feffdf
20001150:	00c0e0f0 	strdeq	lr, [r0], #0
20001154:	00000000 	andeq	r0, r0, r0
20001158:	fffffd78 			; <UNDEFINED> instruction: 0xfffffd78
2000115c:	03078fff 	movweq	r8, #32767	; 0x7fff
20001160:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001164:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001168:	03070707 	movweq	r0, #30471	; 0x7707
2000116c:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001170:	03030707 	movweq	r0, #14087	; 0x3707
20001174:	00000103 	andeq	r0, r0, r3, lsl #2
	...
20001184:	ff1f0000 			; <UNDEFINED> instruction: 0xff1f0000
20001188:	00f8ffff 	ldrshteq	pc, [r8], #255	; 0xff	; <UNPREDICTABLE>
	...
200011b8:	01010101 	tsteq	r1, r1, lsl #2
200011bc:	01010101 	tsteq	r1, r1, lsl #2
200011c0:	00000001 	andeq	r0, r0, r1
200011c4:	c1800000 	orrgt	r0, r0, r0
200011c8:	ffefe7c3 			; <UNDEFINED> instruction: 0xffefe7c3
200011cc:	78f8fcff 	ldmvc	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
200011d0:	00606070 	rsbeq	r6, r0, r0, ror r0
	...
200011ec:	02020000 	andeq	r0, r2, #0
200011f0:	06020202 	streq	r0, [r2], -r2, lsl #4
200011f4:	07070706 	streq	r0, [r7, -r6, lsl #14]
200011f8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200011fc:	00000707 	andeq	r0, r0, r7, lsl #14
	...

20001218 <jake3>:
	...
20001320:	e0c08000 	sbc	r8, r0, r0
20001324:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20001328:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
2000132c:	7c7c7cfc 	ldclvc	12, cr7, [ip], #-1008	; 0xfffffc10
20001330:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
20001334:	fcfc7c7c 	ldc2l	12, cr7, [ip], #496	; 0x1f0
20001338:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
2000133c:	f8f8f8fc 			; <UNDEFINED> instruction: 0xf8f8f8fc
20001340:	f0f0f0f8 			; <UNDEFINED> instruction: 0xf0f0f0f8
20001344:	80c0e0e0 	sbchi	lr, r0, r0, ror #1
20001348:	00008080 	andeq	r8, r0, r0, lsl #1
	...
20001384:	80808000 	addhi	r8, r0, r0
20001388:	f0c0c080 			; <UNDEFINED> instruction: 0xf0c0c080
2000138c:	fffffef8 			; <UNDEFINED> instruction: 0xfffffef8
20001390:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001394:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001398:	f0f0f8ff 			; <UNDEFINED> instruction: 0xf0f0f8ff
2000139c:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
200013a0:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
200013a4:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
200013a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013ac:	f1ffffff 			; <UNDEFINED> instruction: 0xf1ffffff
200013b0:	c0e0e0f1 	strdgt	lr, [r0], #1	; <UNPREDICTABLE>
200013b4:	61e1e0c0 	mvnvs	lr, r0, asr #1
200013b8:	00040331 	andeq	r0, r4, r1, lsr r3
	...
200013dc:	e0e0c080 	rsc	ip, r0, r0, lsl #1
200013e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200013e4:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
200013e8:	fcf8f0e0 	ldc2l	0, cr15, [r8], #896	; 0x380
200013ec:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
200013f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200013fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001400:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001404:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001408:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000140c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001410:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; 20001814 <jake4+0x2f8>
20001414:	fefffefe 	mrc2	14, 7, pc, cr15, cr14, {7}
20001418:	fffcfeff 			; <UNDEFINED> instruction: 0xfffcfeff
2000141c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001420:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001424:	00000003 	andeq	r0, r0, r3
	...
20001448:	07010000 	streq	r0, [r1, -r0]
2000144c:	bf9f1f0f 	svclt	0x009f1f0f
20001450:	f1f8fcfe 			; <UNDEFINED> instruction: 0xf1f8fcfe
20001454:	9fc7e3e1 	svcls	0x00c7e3e1
20001458:	ffff3f1f 			; <UNDEFINED> instruction: 0xffff3f1f
2000145c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001460:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001464:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001468:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000146c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001470:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001474:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001478:	7fffffff 	svcvc	0x00ffffff
2000147c:	7f7f7f7f 	svcvc	0x007f7f7f
20001480:	7f7f7f7f 	svcvc	0x007f7f7f
20001484:	1f3f3f7f 	svcne	0x003f3f7f
20001488:	f3070f1f 	vmaxnm.f32	d0, d7, d15
2000148c:	3fffffff 	svccc	0x00ffffff
20001490:	00000007 	andeq	r0, r0, r7
	...
200014b8:	01000000 	mrseq	r0, (UNDEF: 0)
200014bc:	01010101 	tsteq	r1, r1, lsl #2
200014c0:	01010101 	tsteq	r1, r1, lsl #2
200014c4:	00000101 	andeq	r0, r0, r1, lsl #2
200014c8:	cf878301 	svcgt	0x00878301
200014cc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200014d0:	7ff7ffff 	svcvc	0x00f7ffff
200014d4:	67676777 			; <UNDEFINED> instruction: 0x67676777
200014d8:	03030307 	movweq	r0, #13063	; 0x3307
200014dc:	03030303 	movweq	r0, #13059	; 0x3303
200014e0:	01010303 	tsteq	r1, r3, lsl #6
	...
200014f4:	06020000 	streq	r0, [r2], -r0
200014f8:	07070707 	streq	r0, [r7, -r7, lsl #14]
200014fc:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001500:	00020307 	andeq	r0, r2, r7, lsl #6
	...

2000151c <jake4>:
	...
200015bc:	80000000 	andhi	r0, r0, r0
200015c0:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
200015c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200015c8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200015cc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200015d0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200015d4:	c0c0c0e0 	sbcgt	ip, r0, r0, ror #1
200015d8:	00808080 	addeq	r8, r0, r0, lsl #1
	...
20001620:	c0800000 	addgt	r0, r0, r0
20001624:	f8f0e0c0 			; <UNDEFINED> instruction: 0xf8f0e0c0
20001628:	fffefef8 			; <UNDEFINED> instruction: 0xfffefef8
2000162c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001630:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001634:	018787ff 	strdeq	r8, [r7, pc]
20001638:	81810101 	orrhi	r0, r1, r1, lsl #2
2000163c:	87c18181 	strbhi	r8, [r1, r1, lsl #3]
20001640:	ffffffc7 			; <UNDEFINED> instruction: 0xffffffc7
20001644:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001648:	7e7f7fff 	mrcvc	15, 3, r7, cr15, cr15, {7}
2000164c:	7070787e 	rsbsvc	r7, r0, lr, ror r8
20001650:	80c04060 	sbchi	r4, r0, r0, rrx
	...
2000167c:	e0c08000 	sbc	r8, r0, r0
20001680:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20001684:	fef8f8f8 	mrc2	8, 7, pc, cr8, cr8, {7}
20001688:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000168c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001690:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001694:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001698:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000169c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016a8:	cfffffff 	svcgt	0x00ffffff
200016ac:	f7ffe7ff 			; <UNDEFINED> instruction: 0xf7ffe7ff
200016b0:	ffff9f87 			; <UNDEFINED> instruction: 0xffff9f87
200016b4:	f8feffff 			; <UNDEFINED> instruction: 0xf8feffff
200016b8:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
200016bc:	10306060 	eorsne	r6, r0, r0, rrx
200016c0:	00000708 	andeq	r0, r0, r8, lsl #14
	...
200016e0:	e0e00000 	rsc	r0, r0, r0
200016e4:	70f0f0f0 	ldrshtvc	pc, [r0], #0	; <UNPREDICTABLE>
200016e8:	ff7f7070 			; <UNDEFINED> instruction: 0xff7f7070
200016ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016f0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016f4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016f8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200016fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001700:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001704:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001708:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000170c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001710:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001714:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001718:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000171c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001720:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001724:	0707ffff 			; <UNDEFINED> instruction: 0x0707ffff
20001728:	00000001 	andeq	r0, r0, r1
	...
20001750:	7f3f0f07 	svcvc	0x003f0f07
20001754:	f0f8fcff 			; <UNDEFINED> instruction: 0xf0f8fcff
20001758:	0783c0e0 	streq	ip, [r3, r0, ror #1]
2000175c:	ff1f0f0f 			; <UNDEFINED> instruction: 0xff1f0f0f
20001760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001768:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000176c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001770:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001774:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001778:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000177c:	7fffffff 	svcvc	0x00ffffff
20001780:	3f3f7f7f 	svccc	0x003f7f7f
20001784:	0f0f1f1f 	svceq	0x000f1f1f
20001788:	0303070f 	movweq	r0, #14095	; 0x370f
2000178c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
20001790:	7fffffff 	svcvc	0x00ffffff
	...
200017bc:	04000000 	streq	r0, [r0], #-0
200017c0:	07070707 	streq	r0, [r7, -r7, lsl #14]
200017c4:	07070707 	streq	r0, [r7, -r7, lsl #14]
200017c8:	00000707 	andeq	r0, r0, r7, lsl #14
200017cc:	1f0f0700 	svcne	0x000f0700
200017d0:	f8ffffbf 			; <UNDEFINED> instruction: 0xf8ffffbf
200017d4:	c7e7e3f8 			; <UNDEFINED> instruction: 0xc7e7e3f8
200017d8:	878787c7 	strhi	r8, [r7, r7, asr #15]
200017dc:	0f0f0f07 	svceq	0x000f0f07
200017e0:	0707070f 	streq	r0, [r7, -pc, lsl #14]
200017e4:	03030303 	movweq	r0, #13059	; 0x3303
200017e8:	01010303 	tsteq	r1, r3, lsl #6
	...
200017f8:	18080808 	stmdane	r8, {r3, fp}
200017fc:	1f1f1f18 	svcne	0x001f1f18
20001800:	1c1c1c1f 	ldcne	12, cr1, [ip], {31}
20001804:	00081c1c 	andeq	r1, r8, ip, lsl ip
	...

20001820 <jake0>:
	...
200018b0:	80800000 	addhi	r0, r0, r0
200018b4:	80808080 	addhi	r8, r0, r0, lsl #1
200018b8:	80808080 	addhi	r8, r0, r0, lsl #1
200018bc:	c0808080 	addgt	r8, r0, r0, lsl #1
200018c0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
200018c4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200018c8:	f0f0e0e0 			; <UNDEFINED> instruction: 0xf0f0e0e0
200018cc:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200018d0:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200018d4:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200018d8:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
200018dc:	e0e0f0f0 	strd	pc, [r0], #0	; <UNPREDICTABLE>
200018e0:	e060e0e0 	rsb	lr, r0, r0, ror #1
200018e4:	0080c0c0 	addeq	ip, r0, r0, asr #1
	...
20001910:	e0e08000 	rsc	r8, r0, r0
20001914:	fcf8f8f0 	ldc2l	8, cr15, [r8], #960	; 0x3c0
20001918:	fffefefe 			; <UNDEFINED> instruction: 0xfffefefe
2000191c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001920:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001924:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001928:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000192c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001930:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001934:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001938:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000193c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001940:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001944:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001948:	c3c6cfff 	bicgt	ip, r6, #1020	; 0x3fc
2000194c:	038383c3 	orreq	r8, r3, #201326595	; 0xc000003
20001950:	87830303 	strhi	r0, [r3, r3, lsl #6]
20001954:	ccfeffcf 	ldclgt	15, cr15, [lr], #828	; 0x33c
20001958:	0000e0f8 	strdeq	lr, [r0], -r8
	...
2000197c:	fff0c080 			; <UNDEFINED> instruction: 0xfff0c080
20001980:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001984:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001988:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000198c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001990:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001994:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001998:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000199c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200019b4:	ffffefdf 			; <UNDEFINED> instruction: 0xffffefdf
200019b8:	ffbfffbf 			; <UNDEFINED> instruction: 0xffbfffbf
200019bc:	1f3f6fff 	svcne	0x003f6fff
200019c0:	1f1f1f1f 	svcne	0x001f1f1f
200019c4:	01f7ff1f 	mvnseq	pc, pc, lsl pc	; <UNPREDICTABLE>
	...
200019e8:	fffffef0 			; <UNDEFINED> instruction: 0xfffffef0
200019ec:	0003ffff 	strdeq	pc, [r3], -pc	; <UNPREDICTABLE>
200019f0:	07070301 	streq	r0, [r7, -r1, lsl #6]
200019f4:	1f1f0f0f 	svcne	0x001f0f0f
200019f8:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
200019fc:	7f7fffff 	svcvc	0x007fffff
20001a00:	7f7f7f7f 	svcvc	0x007f7f7f
20001a04:	7f7f7f7f 	svcvc	0x007f7f7f
20001a08:	7f7f7f7f 	svcvc	0x007f7f7f
20001a0c:	ffff3f3f 			; <UNDEFINED> instruction: 0xffff3f3f
20001a10:	1fffffff 	svcne	0x00ffffff
20001a14:	0f0f0f1f 	svceq	0x000f0f1f
20001a18:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
20001a1c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001a20:	ffff0f07 			; <UNDEFINED> instruction: 0xffff0f07
20001a24:	03e3ffff 	mvneq	pc, #1020	; 0x3fc
20001a28:	02030707 	andeq	r0, r3, #1835008	; 0x1c0000
20001a2c:	02000202 	andeq	r0, r0, #536870912	; 0x20000000
20001a30:	01010202 	tsteq	r1, r2, lsl #4
	...
20001a54:	87800000 	strhi	r0, [r0, r0]
20001a58:	ffffffdf 			; <UNDEFINED> instruction: 0xffffffdf
20001a5c:	00c0e0fc 	strdeq	lr, [r0], #12
20001a60:	00000000 	andeq	r0, r0, r0
20001a64:	ffff3e00 			; <UNDEFINED> instruction: 0xffff3e00
20001a68:	00ffffff 	ldrshteq	pc, [pc], #255	; <UNPREDICTABLE>
	...
20001a78:	07030302 	streq	r0, [r3, -r2, lsl #6]
20001a7c:	03030707 	movweq	r0, #14087	; 0x3707
20001a80:	00000003 	andeq	r0, r0, r3
	...
20001a90:	ff7f0700 			; <UNDEFINED> instruction: 0xff7f0700
20001a94:	80e0feff 	strdhi	pc, [r0], #239	; 0xef	; <UNPREDICTABLE>
	...
20001ac0:	01000000 	mrseq	r0, (UNDEF: 0)
20001ac4:	01010101 	tsteq	r1, r1, lsl #2
20001ac8:	01010101 	tsteq	r1, r1, lsl #2
20001acc:	00010101 	andeq	r0, r1, r1, lsl #2
20001ad0:	c0800000 	addgt	r0, r0, r0
20001ad4:	ffffe7c1 			; <UNDEFINED> instruction: 0xffffe7c1
20001ad8:	78fcffff 	ldmvc	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
20001adc:	40606070 	rsbmi	r6, r0, r0, ror r0
	...
20001afc:	06060202 	streq	r0, [r6], -r2, lsl #4
20001b00:	07070706 	streq	r0, [r7, -r6, lsl #14]
20001b04:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001b08:	00020707 	andeq	r0, r2, r7, lsl #14
	...

20001b24 <jake2>:
	...
20001bc8:	80800000 	addhi	r0, r0, r0
20001bcc:	c0808080 	addgt	r8, r0, r0, lsl #1
20001bd0:	c0c0c0c0 	sbcgt	ip, r0, r0, asr #1
20001bd4:	e0c0c0c0 	sbc	ip, r0, r0, asr #1
20001bd8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001bdc:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
20001be0:	80c0c0c0 	sbchi	ip, r0, r0, asr #1
20001be4:	00008080 	andeq	r8, r0, r0, lsl #1
	...
20001c18:	c0808000 	addgt	r8, r0, r0
20001c1c:	e0e0c0c0 	rsc	ip, r0, r0, asr #1
20001c20:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
20001c24:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20001c28:	f8f8f8f8 			; <UNDEFINED> instruction: 0xf8f8f8f8
20001c2c:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20001c30:	fefefcfc 	mrc2	12, 7, pc, cr14, cr12, {7}
20001c34:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
20001c38:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c3c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c40:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c44:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c48:	83878fdf 	orrhi	r8, r7, #892	; 0x37c
20001c4c:	83838383 	orrhi	r8, r3, #201326594	; 0xc000002
20001c50:	87030303 	strhi	r0, [r3, -r3, lsl #6]
20001c54:	fefaff8d 	cdp2	15, 15, cr15, cr10, cr13, {4}
20001c58:	f0f8f8fc 			; <UNDEFINED> instruction: 0xf0f8f8fc
20001c5c:	000000c0 	andeq	r0, r0, r0, asr #1
	...
20001c84:	fffffcf8 			; <UNDEFINED> instruction: 0xfffffcf8
20001c88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c90:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c94:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c98:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001c9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ca0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ca4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001ca8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001cac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001cb0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001cb4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001cb8:	dfdfbfff 	svcle	0x00dfbfff
20001cbc:	ff7fbfbf 			; <UNDEFINED> instruction: 0xff7fbfbf
20001cc0:	7fffffff 	svcvc	0x00ffffff
20001cc4:	0f0f0f0f 	svceq	0x000f0f0f
20001cc8:	180f0f0f 	stmdane	pc, {r0, r1, r2, r3, r8, r9, sl, fp}	; <UNPREDICTABLE>
20001ccc:	00000070 	andeq	r0, r0, r0, ror r0
	...
20001cec:	fffefcf0 			; <UNDEFINED> instruction: 0xfffefcf0
20001cf0:	07070f0f 	streq	r0, [r7, -pc, lsl #30]
20001cf4:	7f3f1f1f 	svcvc	0x003f1f1f
20001cf8:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20001cfc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d00:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d08:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d0c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d10:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d14:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d18:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001d1c:	7f7f7f7f 	svcvc	0x007f7f7f
20001d20:	3f3f3f3f 	svccc	0x003f3f3f
20001d24:	3f1f1f1f 	svccc	0x001f1f1f
20001d28:	efffffff 	svc	0x00ffffff
20001d2c:	03030707 	movweq	r0, #14087	; 0x3707
20001d30:	02020303 	andeq	r0, r2, #201326592	; 0xc000000
20001d34:	00000100 	andeq	r0, r0, r0, lsl #2
	...
20001d58:	87830000 	strhi	r0, [r3, r0]
20001d5c:	f8feffdf 			; <UNDEFINED> instruction: 0xf8feffdf
20001d60:	00c0e0f0 	strdeq	lr, [r0], #0
20001d64:	00000000 	andeq	r0, r0, r0
20001d68:	fffffd78 			; <UNDEFINED> instruction: 0xfffffd78
20001d6c:	03078fff 	movweq	r8, #32767	; 0x7fff
20001d70:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001d74:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001d78:	03070707 	movweq	r0, #30471	; 0x7707
20001d7c:	07030303 	streq	r0, [r3, -r3, lsl #6]
20001d80:	03030707 	movweq	r0, #14087	; 0x3707
20001d84:	00000103 	andeq	r0, r0, r3, lsl #2
	...
20001d94:	ff1f0000 			; <UNDEFINED> instruction: 0xff1f0000
20001d98:	00f8ffff 	ldrshteq	pc, [r8], #255	; 0xff	; <UNPREDICTABLE>
	...
20001dc8:	01010101 	tsteq	r1, r1, lsl #2
20001dcc:	01010101 	tsteq	r1, r1, lsl #2
20001dd0:	00000001 	andeq	r0, r0, r1
20001dd4:	c1800000 	orrgt	r0, r0, r0
20001dd8:	ffefe7c3 			; <UNDEFINED> instruction: 0xffefe7c3
20001ddc:	78f8fcff 	ldmvc	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
20001de0:	00606070 	rsbeq	r6, r0, r0, ror r0
	...
20001dfc:	02020000 	andeq	r0, r2, #0
20001e00:	06020202 	streq	r0, [r2], -r2, lsl #4
20001e04:	07070706 	streq	r0, [r7, -r6, lsl #14]
20001e08:	07070707 	streq	r0, [r7, -r7, lsl #14]
20001e0c:	00000707 	andeq	r0, r0, r7, lsl #14
	...

20001e28 <jake3>:
	...
20001f30:	e0c08000 	sbc	r8, r0, r0
20001f34:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20001f38:	fcf8f8f8 	ldc2l	8, cr15, [r8], #992	; 0x3e0
20001f3c:	7c7c7cfc 	ldclvc	12, cr7, [ip], #-1008	; 0xfffffc10
20001f40:	7c7c7c7c 	ldclvc	12, cr7, [ip], #-496	; 0xfffffe10
20001f44:	fcfc7c7c 	ldc2l	12, cr7, [ip], #496	; 0x1f0
20001f48:	fcfcfcfc 	ldc2l	12, cr15, [ip], #1008	; 0x3f0
20001f4c:	f8f8f8fc 			; <UNDEFINED> instruction: 0xf8f8f8fc
20001f50:	f0f0f0f8 			; <UNDEFINED> instruction: 0xf0f0f0f8
20001f54:	80c0e0e0 	sbchi	lr, r0, r0, ror #1
20001f58:	00008080 	andeq	r8, r0, r0, lsl #1
	...
20001f94:	80808000 	addhi	r8, r0, r0
20001f98:	f0c0c080 			; <UNDEFINED> instruction: 0xf0c0c080
20001f9c:	fffffef8 			; <UNDEFINED> instruction: 0xfffffef8
20001fa0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001fa4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001fa8:	f0f0f8ff 			; <UNDEFINED> instruction: 0xf0f0f8ff
20001fac:	f0e0e0e0 			; <UNDEFINED> instruction: 0xf0e0e0e0
20001fb0:	f8f8f8f0 			; <UNDEFINED> instruction: 0xf8f8f8f0
20001fb4:	fffffffc 			; <UNDEFINED> instruction: 0xfffffffc
20001fb8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20001fbc:	f1ffffff 			; <UNDEFINED> instruction: 0xf1ffffff
20001fc0:	c0e0e0f1 	strdgt	lr, [r0], #1	; <UNPREDICTABLE>
20001fc4:	61e1e0c0 	mvnvs	lr, r0, asr #1
20001fc8:	00040331 	andeq	r0, r4, r1, lsr r3
	...
20001fec:	e0e0c080 	rsc	ip, r0, r0, lsl #1
20001ff0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
20001ff4:	c0c0e0e0 	sbcgt	lr, r0, r0, ror #1
20001ff8:	fcf8f0e0 	ldc2l	0, cr15, [r8], #896	; 0x380
20001ffc:	fffefefc 			; <UNDEFINED> instruction: 0xfffefefc
20002000:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002004:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002008:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000200c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002010:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002014:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002018:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000201c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002020:	fdffffff 	ldc2l	15, cr15, [pc, #1020]!	; 20002424 <jake4+0x2f8>
20002024:	fefffefe 	mrc2	14, 7, pc, cr15, cr14, {7}
20002028:	fffcfeff 			; <UNDEFINED> instruction: 0xfffcfeff
2000202c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002030:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002034:	00000003 	andeq	r0, r0, r3
	...
20002058:	07010000 	streq	r0, [r1, -r0]
2000205c:	bf9f1f0f 	svclt	0x009f1f0f
20002060:	f1f8fcfe 			; <UNDEFINED> instruction: 0xf1f8fcfe
20002064:	9fc7e3e1 	svcls	0x00c7e3e1
20002068:	ffff3f1f 			; <UNDEFINED> instruction: 0xffff3f1f
2000206c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002070:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002074:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002078:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000207c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002080:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002084:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002088:	7fffffff 	svcvc	0x00ffffff
2000208c:	7f7f7f7f 	svcvc	0x007f7f7f
20002090:	7f7f7f7f 	svcvc	0x007f7f7f
20002094:	1f3f3f7f 	svcne	0x003f3f7f
20002098:	f3070f1f 	vmaxnm.f32	d0, d7, d15
2000209c:	3fffffff 	svccc	0x00ffffff
200020a0:	00000007 	andeq	r0, r0, r7
	...
200020c8:	01000000 	mrseq	r0, (UNDEF: 0)
200020cc:	01010101 	tsteq	r1, r1, lsl #2
200020d0:	01010101 	tsteq	r1, r1, lsl #2
200020d4:	00000101 	andeq	r0, r0, r1, lsl #2
200020d8:	cf878301 	svcgt	0x00878301
200020dc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200020e0:	7ff7ffff 	svcvc	0x00f7ffff
200020e4:	67676777 			; <UNDEFINED> instruction: 0x67676777
200020e8:	03030307 	movweq	r0, #13063	; 0x3307
200020ec:	03030303 	movweq	r0, #13059	; 0x3303
200020f0:	01010303 	tsteq	r1, r3, lsl #6
	...
20002104:	06020000 	streq	r0, [r2], -r0
20002108:	07070707 	streq	r0, [r7, -r7, lsl #14]
2000210c:	07070707 	streq	r0, [r7, -r7, lsl #14]
20002110:	00020307 	andeq	r0, r2, r7, lsl #6
	...

2000212c <jake4>:
	...
200021cc:	80000000 	andhi	r0, r0, r0
200021d0:	c0c0c080 	sbcgt	ip, r0, r0, lsl #1
200021d4:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200021d8:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200021dc:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200021e0:	e0e0e0e0 	rsc	lr, r0, r0, ror #1
200021e4:	c0c0c0e0 	sbcgt	ip, r0, r0, ror #1
200021e8:	00808080 	addeq	r8, r0, r0, lsl #1
	...
20002230:	c0800000 	addgt	r0, r0, r0
20002234:	f8f0e0c0 			; <UNDEFINED> instruction: 0xf8f0e0c0
20002238:	fffefef8 			; <UNDEFINED> instruction: 0xfffefef8
2000223c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002240:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002244:	018787ff 	strdeq	r8, [r7, pc]
20002248:	81810101 	orrhi	r0, r1, r1, lsl #2
2000224c:	87c18181 	strbhi	r8, [r1, r1, lsl #3]
20002250:	ffffffc7 			; <UNDEFINED> instruction: 0xffffffc7
20002254:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002258:	7e7f7fff 	mrcvc	15, 3, r7, cr15, cr15, {7}
2000225c:	7070787e 	rsbsvc	r7, r0, lr, ror r8
20002260:	80c04060 	sbchi	r4, r0, r0, rrx
	...
2000228c:	e0c08000 	sbc	r8, r0, r0
20002290:	f8f0f0e0 			; <UNDEFINED> instruction: 0xf8f0f0e0
20002294:	fef8f8f8 	mrc2	8, 7, pc, cr8, cr8, {7}
20002298:	fefefefe 	mrc2	14, 7, pc, cr14, cr14, {7}
2000229c:	fffffffe 			; <UNDEFINED> instruction: 0xfffffffe
200022a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200022a4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200022a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200022ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200022b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200022b4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
200022b8:	cfffffff 	svcgt	0x00ffffff
200022bc:	f7ffe7ff 			; <UNDEFINED> instruction: 0xf7ffe7ff
200022c0:	ffff9f87 			; <UNDEFINED> instruction: 0xffff9f87
200022c4:	f8feffff 			; <UNDEFINED> instruction: 0xf8feffff
200022c8:	e0e0e0f0 	strd	lr, [r0], #0	; <UNPREDICTABLE>
200022cc:	10306060 	eorsne	r6, r0, r0, rrx
200022d0:	00000708 	andeq	r0, r0, r8, lsl #14
	...
200022f0:	e0e00000 	rsc	r0, r0, r0
200022f4:	70f0f0f0 	ldrshtvc	pc, [r0], #0	; <UNPREDICTABLE>
200022f8:	ff7f7070 			; <UNDEFINED> instruction: 0xff7f7070
200022fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002300:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002304:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002308:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000230c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002310:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002314:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002318:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000231c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002320:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002328:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000232c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002330:	ffffff7f 			; <UNDEFINED> instruction: 0xffffff7f
20002334:	0707ffff 			; <UNDEFINED> instruction: 0x0707ffff
20002338:	00000001 	andeq	r0, r0, r1
	...
20002360:	7f3f0f07 	svcvc	0x003f0f07
20002364:	f0f8fcff 			; <UNDEFINED> instruction: 0xf0f8fcff
20002368:	0783c0e0 	streq	ip, [r3, r0, ror #1]
2000236c:	ff1f0f0f 			; <UNDEFINED> instruction: 0xff1f0f0f
20002370:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002378:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000237c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002380:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002384:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20002388:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000238c:	7fffffff 	svcvc	0x00ffffff
20002390:	3f3f7f7f 	svccc	0x003f7f7f
20002394:	0f0f1f1f 	svceq	0x000f1f1f
20002398:	0303070f 	movweq	r0, #14095	; 0x370f
2000239c:	ff000000 			; <UNDEFINED> instruction: 0xff000000
200023a0:	7fffffff 	svcvc	0x00ffffff
	...
200023cc:	04000000 	streq	r0, [r0], #-0
200023d0:	07070707 	streq	r0, [r7, -r7, lsl #14]
200023d4:	07070707 	streq	r0, [r7, -r7, lsl #14]
200023d8:	00000707 	andeq	r0, r0, r7, lsl #14
200023dc:	1f0f0700 	svcne	0x000f0700
200023e0:	f8ffffbf 			; <UNDEFINED> instruction: 0xf8ffffbf
200023e4:	c7e7e3f8 			; <UNDEFINED> instruction: 0xc7e7e3f8
200023e8:	878787c7 	strhi	r8, [r7, r7, asr #15]
200023ec:	0f0f0f07 	svceq	0x000f0f07
200023f0:	0707070f 	streq	r0, [r7, -pc, lsl #14]
200023f4:	03030303 	movweq	r0, #13059	; 0x3303
200023f8:	01010303 	tsteq	r1, r3, lsl #6
	...
20002408:	18080808 	stmdane	r8, {r3, fp}
2000240c:	1f1f1f18 	svcne	0x001f1f18
20002410:	1c1c1c1f 	ldcne	12, cr1, [ip], {31}
20002414:	00081c1c 	andeq	r1, r8, ip, lsl ip
	...

Disassembly of section .bss:

20002430 <oled_buffer>:
	...

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <vectors-0x6f2f2dc>
   4:	72412820 	subvc	r2, r1, #32, 16	; 0x200000
   8:	4e47206d 	cdpmi	0, 4, cr2, cr7, cr13, {3}
   c:	6f542055 	svcvs	0x00542055
  10:	68636c6f 	stmdavs	r3!, {r0, r1, r2, r3, r5, r6, sl, fp, sp, lr}^
  14:	206e6961 	rsbcs	r6, lr, r1, ror #18
  18:	322e3231 	eorcc	r3, lr, #268435459	; 0x10000003
  1c:	6c65522e 	sfmvs	f5, 2, [r5], #-184	; 0xffffff48
  20:	42282031 	eormi	r2, r8, #49	; 0x31
  24:	646c6975 	strbtvs	r6, [ip], #-2421	; 0xfffff68b
  28:	6d726120 	ldfvse	f6, [r2, #-128]!	; 0xffffff80
  2c:	2e32312d 	rsfcssp	f3, f2, #5.0
  30:	29293432 	stmdbcs	r9!, {r1, r4, r5, sl, ip, sp}
  34:	2e323120 	rsfcssp	f3, f2, f0
  38:	20312e32 	eorscs	r2, r1, r2, lsr lr
  3c:	32323032 	eorscc	r3, r2, #50	; 0x32
  40:	35303231 	ldrcc	r3, [r0, #-561]!	; 0xfffffdcf
	...

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002c41 	andeq	r2, r0, r1, asr #24
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000022 	andeq	r0, r0, r2, lsr #32
  10:	4d2d3705 	stcmi	7, cr3, [sp, #-20]!	; 0xffffffec
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	1202094d 	andne	r0, r2, #1261568	; 0x134000
  1c:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  20:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  24:	1a011901 	bne	46430 <vectors-0x7fb9bd0>
  28:	22061e01 	andcs	r1, r6, #1, 28
  2c:	Address 0x000000000000002c is out of bounds.

