|top
lcd_de <= sync_module:inst1.ready_sig
clk => pll:inst.inclk0
clk => rom_module:inst3.clk
rstn => sync_module:inst1.rstn
rstn => lcd_control_module:inst2.rstn
rstn => rom_module:inst3.rstn
lcd_dclk <= sync_module:inst1.lcd_dclk
lcd_hsync <= sync_module:inst1.hsync_sig
lcd_vsync <= sync_module:inst1.vsync_sig
lcd_b[0] <= lcd_control_module:inst2.blue_sig[0]
lcd_b[1] <= lcd_control_module:inst2.blue_sig[1]
lcd_b[2] <= lcd_control_module:inst2.blue_sig[2]
lcd_b[3] <= lcd_control_module:inst2.blue_sig[3]
lcd_b[4] <= lcd_control_module:inst2.blue_sig[4]
lcd_b[5] <= lcd_control_module:inst2.blue_sig[5]
lcd_b[6] <= lcd_control_module:inst2.blue_sig[6]
lcd_b[7] <= lcd_control_module:inst2.blue_sig[7]
lcd_g[0] <= lcd_control_module:inst2.green_sig[0]
lcd_g[1] <= lcd_control_module:inst2.green_sig[1]
lcd_g[2] <= lcd_control_module:inst2.green_sig[2]
lcd_g[3] <= lcd_control_module:inst2.green_sig[3]
lcd_g[4] <= lcd_control_module:inst2.green_sig[4]
lcd_g[5] <= lcd_control_module:inst2.green_sig[5]
lcd_g[6] <= lcd_control_module:inst2.green_sig[6]
lcd_g[7] <= lcd_control_module:inst2.green_sig[7]
lcd_r[0] <= lcd_control_module:inst2.red_sig[0]
lcd_r[1] <= lcd_control_module:inst2.red_sig[1]
lcd_r[2] <= lcd_control_module:inst2.red_sig[2]
lcd_r[3] <= lcd_control_module:inst2.red_sig[3]
lcd_r[4] <= lcd_control_module:inst2.red_sig[4]
lcd_r[5] <= lcd_control_module:inst2.red_sig[5]
lcd_r[6] <= lcd_control_module:inst2.red_sig[6]
lcd_r[7] <= lcd_control_module:inst2.red_sig[7]


|top|sync_module:inst1
clk => isReady.CLK
clk => count_v[0].CLK
clk => count_v[1].CLK
clk => count_v[2].CLK
clk => count_v[3].CLK
clk => count_v[4].CLK
clk => count_v[5].CLK
clk => count_v[6].CLK
clk => count_v[7].CLK
clk => count_v[8].CLK
clk => count_v[9].CLK
clk => count_v[10].CLK
clk => count_h[0].CLK
clk => count_h[1].CLK
clk => count_h[2].CLK
clk => count_h[3].CLK
clk => count_h[4].CLK
clk => count_h[5].CLK
clk => count_h[6].CLK
clk => count_h[7].CLK
clk => count_h[8].CLK
clk => count_h[9].CLK
clk => count_h[10].CLK
clk => lcd_dclk.DATAIN
rstn => count_h[0].ACLR
rstn => count_h[1].ACLR
rstn => count_h[2].ACLR
rstn => count_h[3].ACLR
rstn => count_h[4].ACLR
rstn => count_h[5].ACLR
rstn => count_h[6].ACLR
rstn => count_h[7].ACLR
rstn => count_h[8].ACLR
rstn => count_h[9].ACLR
rstn => count_h[10].ACLR
rstn => isReady.ACLR
rstn => count_v[0].ACLR
rstn => count_v[1].ACLR
rstn => count_v[2].ACLR
rstn => count_v[3].ACLR
rstn => count_v[4].ACLR
rstn => count_v[5].ACLR
rstn => count_v[6].ACLR
rstn => count_v[7].ACLR
rstn => count_v[8].ACLR
rstn => count_v[9].ACLR
rstn => count_v[10].ACLR
vsync_sig <= LessThan4.DB_MAX_OUTPUT_PORT_TYPE
hsync_sig <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE
ready_sig <= isReady.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[0] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[1] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[2] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[3] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[4] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[5] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[6] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[7] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[8] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[9] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
column_addr_sig[10] <= column_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[0] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[1] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[2] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[3] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[4] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[5] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[6] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[7] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[8] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[9] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
row_addr_sig[10] <= row_addr_sig.DB_MAX_OUTPUT_PORT_TYPE
lcd_dclk <= clk.DB_MAX_OUTPUT_PORT_TYPE


|top|pll:inst
inclk0 => sub_wire4[0].IN1
c0 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|top|pll:inst|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|top|pll:inst|altpll:altpll_component|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|top|lcd_control_module:inst2
clk => n[0].CLK
clk => n[1].CLK
clk => n[2].CLK
clk => n[3].CLK
clk => n[4].CLK
clk => n[5].CLK
clk => m[0].CLK
clk => m[1].CLK
clk => m[2].CLK
clk => m[3].CLK
clk => m[4].CLK
clk => m[5].CLK
rstn => m[0].ACLR
rstn => m[1].ACLR
rstn => m[2].ACLR
rstn => m[3].ACLR
rstn => m[4].ACLR
rstn => m[5].ACLR
rstn => n[0].ACLR
rstn => n[1].ACLR
rstn => n[2].ACLR
rstn => n[3].ACLR
rstn => n[4].ACLR
rstn => n[5].ACLR
ready_sig => always0.IN1
ready_sig => always1.IN1
ready_sig => red_sig.IN1
column_addr_sig[0] => LessThan1.IN22
column_addr_sig[0] => n[0].DATAIN
column_addr_sig[1] => LessThan1.IN21
column_addr_sig[1] => n[1].DATAIN
column_addr_sig[2] => LessThan1.IN20
column_addr_sig[2] => n[2].DATAIN
column_addr_sig[3] => LessThan1.IN19
column_addr_sig[3] => n[3].DATAIN
column_addr_sig[4] => LessThan1.IN18
column_addr_sig[4] => n[4].DATAIN
column_addr_sig[5] => LessThan1.IN17
column_addr_sig[5] => n[5].DATAIN
column_addr_sig[6] => LessThan1.IN16
column_addr_sig[7] => LessThan1.IN15
column_addr_sig[8] => LessThan1.IN14
column_addr_sig[9] => LessThan1.IN13
column_addr_sig[10] => LessThan1.IN12
row_addr_sig[0] => LessThan0.IN22
row_addr_sig[0] => m[0].DATAIN
row_addr_sig[1] => LessThan0.IN21
row_addr_sig[1] => m[1].DATAIN
row_addr_sig[2] => LessThan0.IN20
row_addr_sig[2] => m[2].DATAIN
row_addr_sig[3] => LessThan0.IN19
row_addr_sig[3] => m[3].DATAIN
row_addr_sig[4] => LessThan0.IN18
row_addr_sig[4] => m[4].DATAIN
row_addr_sig[5] => LessThan0.IN17
row_addr_sig[5] => m[5].DATAIN
row_addr_sig[6] => LessThan0.IN16
row_addr_sig[7] => LessThan0.IN15
row_addr_sig[8] => LessThan0.IN14
row_addr_sig[9] => LessThan0.IN13
row_addr_sig[10] => LessThan0.IN12
rom_data[0] => Mux0.IN6
rom_data[1] => Mux0.IN7
rom_data[2] => Mux0.IN8
rom_data[3] => Mux0.IN9
rom_data[4] => Mux0.IN10
rom_data[5] => Mux0.IN11
rom_data[6] => Mux0.IN12
rom_data[7] => Mux0.IN13
rom_data[8] => Mux0.IN14
rom_data[9] => Mux0.IN15
rom_data[10] => Mux0.IN16
rom_data[11] => Mux0.IN17
rom_data[12] => Mux0.IN18
rom_data[13] => Mux0.IN19
rom_data[14] => Mux0.IN20
rom_data[15] => Mux0.IN21
rom_data[16] => Mux0.IN22
rom_data[17] => Mux0.IN23
rom_data[18] => Mux0.IN24
rom_data[19] => Mux0.IN25
rom_data[20] => Mux0.IN26
rom_data[21] => Mux0.IN27
rom_data[22] => Mux0.IN28
rom_data[23] => Mux0.IN29
rom_data[24] => Mux0.IN30
rom_data[25] => Mux0.IN31
rom_data[26] => Mux0.IN32
rom_data[27] => Mux0.IN33
rom_data[28] => Mux0.IN34
rom_data[29] => Mux0.IN35
rom_data[30] => Mux0.IN36
rom_data[31] => Mux0.IN37
rom_data[32] => Mux0.IN38
rom_data[33] => Mux0.IN39
rom_data[34] => Mux0.IN40
rom_data[35] => Mux0.IN41
rom_data[36] => Mux0.IN42
rom_data[37] => Mux0.IN43
rom_data[38] => Mux0.IN44
rom_data[39] => Mux0.IN45
rom_data[40] => Mux0.IN46
rom_data[41] => Mux0.IN47
rom_data[42] => Mux0.IN48
rom_data[43] => Mux0.IN49
rom_data[44] => Mux0.IN50
rom_data[45] => Mux0.IN51
rom_data[46] => Mux0.IN52
rom_data[47] => Mux0.IN53
rom_data[48] => Mux0.IN54
rom_data[49] => Mux0.IN55
rom_data[50] => Mux0.IN56
rom_data[51] => Mux0.IN57
rom_data[52] => Mux0.IN58
rom_data[53] => Mux0.IN59
rom_data[54] => Mux0.IN60
rom_data[55] => Mux0.IN61
rom_data[56] => Mux0.IN62
rom_data[57] => Mux0.IN63
rom_data[58] => Mux0.IN64
rom_data[59] => Mux0.IN65
rom_data[60] => Mux0.IN66
rom_data[61] => Mux0.IN67
rom_data[62] => Mux0.IN68
rom_data[63] => Mux0.IN69
rom_addr[0] <= m[0].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= m[1].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= m[2].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= m[3].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= m[4].DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= m[5].DB_MAX_OUTPUT_PORT_TYPE
red_sig[0] <= <GND>
red_sig[1] <= <GND>
red_sig[2] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[3] <= <GND>
red_sig[4] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
red_sig[5] <= <GND>
red_sig[6] <= <GND>
red_sig[7] <= <GND>
green_sig[0] <= <GND>
green_sig[1] <= <GND>
green_sig[2] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
green_sig[3] <= <GND>
green_sig[4] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
green_sig[5] <= <GND>
green_sig[6] <= <GND>
green_sig[7] <= <GND>
blue_sig[0] <= <GND>
blue_sig[1] <= <GND>
blue_sig[2] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[3] <= <GND>
blue_sig[4] <= red_sig.DB_MAX_OUTPUT_PORT_TYPE
blue_sig[5] <= <GND>
blue_sig[6] <= <GND>
blue_sig[7] <= <GND>


|top|rom_module:inst3
rom_data[0] <= rom_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[1] <= rom_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[2] <= rom_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[3] <= rom_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[4] <= rom_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[5] <= rom_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[6] <= rom_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[7] <= rom_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[8] <= rom_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[9] <= rom_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[10] <= rom_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[11] <= rom_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[12] <= rom_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[13] <= rom_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[14] <= rom_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[15] <= rom_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[16] <= rom_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[17] <= rom_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[18] <= rom_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[19] <= rom_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[20] <= rom_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[21] <= rom_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[22] <= rom_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[23] <= rom_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[24] <= rom_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[25] <= rom_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[26] <= rom_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[27] <= rom_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[28] <= rom_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[29] <= rom_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[30] <= rom_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[31] <= rom_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[32] <= rom_data[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[33] <= rom_data[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[34] <= rom_data[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[35] <= rom_data[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[36] <= rom_data[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[37] <= rom_data[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[38] <= rom_data[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[39] <= rom_data[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[40] <= rom_data[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[41] <= rom_data[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[42] <= rom_data[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[43] <= rom_data[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[44] <= rom_data[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[45] <= rom_data[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[46] <= rom_data[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[47] <= rom_data[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[48] <= rom_data[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[49] <= rom_data[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[50] <= rom_data[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[51] <= rom_data[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[52] <= rom_data[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[53] <= rom_data[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[54] <= rom_data[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[55] <= rom_data[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[56] <= rom_data[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[57] <= rom_data[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[58] <= rom_data[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[59] <= rom_data[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[60] <= rom_data[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[61] <= rom_data[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[62] <= rom_data[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_data[63] <= rom_data[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[0] => Ram0.RADDR
rom_addr[1] => Ram0.RADDR1
rom_addr[2] => Ram0.RADDR2
rom_addr[3] => Ram0.RADDR3
rom_addr[4] => Ram0.RADDR4
rom_addr[5] => Ram0.RADDR5
clk => rom_data[0]~reg0.CLK
clk => rom_data[1]~reg0.CLK
clk => rom_data[2]~reg0.CLK
clk => rom_data[3]~reg0.CLK
clk => rom_data[4]~reg0.CLK
clk => rom_data[5]~reg0.CLK
clk => rom_data[6]~reg0.CLK
clk => rom_data[7]~reg0.CLK
clk => rom_data[8]~reg0.CLK
clk => rom_data[9]~reg0.CLK
clk => rom_data[10]~reg0.CLK
clk => rom_data[11]~reg0.CLK
clk => rom_data[12]~reg0.CLK
clk => rom_data[13]~reg0.CLK
clk => rom_data[14]~reg0.CLK
clk => rom_data[15]~reg0.CLK
clk => rom_data[16]~reg0.CLK
clk => rom_data[17]~reg0.CLK
clk => rom_data[18]~reg0.CLK
clk => rom_data[19]~reg0.CLK
clk => rom_data[20]~reg0.CLK
clk => rom_data[21]~reg0.CLK
clk => rom_data[22]~reg0.CLK
clk => rom_data[23]~reg0.CLK
clk => rom_data[24]~reg0.CLK
clk => rom_data[25]~reg0.CLK
clk => rom_data[26]~reg0.CLK
clk => rom_data[27]~reg0.CLK
clk => rom_data[28]~reg0.CLK
clk => rom_data[29]~reg0.CLK
clk => rom_data[30]~reg0.CLK
clk => rom_data[31]~reg0.CLK
clk => rom_data[32]~reg0.CLK
clk => rom_data[33]~reg0.CLK
clk => rom_data[34]~reg0.CLK
clk => rom_data[35]~reg0.CLK
clk => rom_data[36]~reg0.CLK
clk => rom_data[37]~reg0.CLK
clk => rom_data[38]~reg0.CLK
clk => rom_data[39]~reg0.CLK
clk => rom_data[40]~reg0.CLK
clk => rom_data[41]~reg0.CLK
clk => rom_data[42]~reg0.CLK
clk => rom_data[43]~reg0.CLK
clk => rom_data[44]~reg0.CLK
clk => rom_data[45]~reg0.CLK
clk => rom_data[46]~reg0.CLK
clk => rom_data[47]~reg0.CLK
clk => rom_data[48]~reg0.CLK
clk => rom_data[49]~reg0.CLK
clk => rom_data[50]~reg0.CLK
clk => rom_data[51]~reg0.CLK
clk => rom_data[52]~reg0.CLK
clk => rom_data[53]~reg0.CLK
clk => rom_data[54]~reg0.CLK
clk => rom_data[55]~reg0.CLK
clk => rom_data[56]~reg0.CLK
clk => rom_data[57]~reg0.CLK
clk => rom_data[58]~reg0.CLK
clk => rom_data[59]~reg0.CLK
clk => rom_data[60]~reg0.CLK
clk => rom_data[61]~reg0.CLK
clk => rom_data[62]~reg0.CLK
clk => rom_data[63]~reg0.CLK
rstn => rom_data[0]~reg0.ACLR
rstn => rom_data[1]~reg0.ACLR
rstn => rom_data[2]~reg0.ACLR
rstn => rom_data[3]~reg0.ACLR
rstn => rom_data[4]~reg0.ACLR
rstn => rom_data[5]~reg0.ACLR
rstn => rom_data[6]~reg0.ACLR
rstn => rom_data[7]~reg0.ACLR
rstn => rom_data[8]~reg0.ACLR
rstn => rom_data[9]~reg0.ACLR
rstn => rom_data[10]~reg0.ACLR
rstn => rom_data[11]~reg0.ACLR
rstn => rom_data[12]~reg0.ACLR
rstn => rom_data[13]~reg0.ACLR
rstn => rom_data[14]~reg0.ACLR
rstn => rom_data[15]~reg0.ACLR
rstn => rom_data[16]~reg0.ACLR
rstn => rom_data[17]~reg0.ACLR
rstn => rom_data[18]~reg0.ACLR
rstn => rom_data[19]~reg0.ACLR
rstn => rom_data[20]~reg0.ACLR
rstn => rom_data[21]~reg0.ACLR
rstn => rom_data[22]~reg0.ACLR
rstn => rom_data[23]~reg0.ACLR
rstn => rom_data[24]~reg0.ACLR
rstn => rom_data[25]~reg0.ACLR
rstn => rom_data[26]~reg0.ACLR
rstn => rom_data[27]~reg0.ACLR
rstn => rom_data[28]~reg0.ACLR
rstn => rom_data[29]~reg0.ACLR
rstn => rom_data[30]~reg0.ACLR
rstn => rom_data[31]~reg0.ACLR
rstn => rom_data[32]~reg0.ACLR
rstn => rom_data[33]~reg0.ACLR
rstn => rom_data[34]~reg0.ACLR
rstn => rom_data[35]~reg0.ACLR
rstn => rom_data[36]~reg0.ACLR
rstn => rom_data[37]~reg0.ACLR
rstn => rom_data[38]~reg0.ACLR
rstn => rom_data[39]~reg0.ACLR
rstn => rom_data[40]~reg0.ACLR
rstn => rom_data[41]~reg0.ACLR
rstn => rom_data[42]~reg0.ACLR
rstn => rom_data[43]~reg0.ACLR
rstn => rom_data[44]~reg0.ACLR
rstn => rom_data[45]~reg0.ACLR
rstn => rom_data[46]~reg0.ACLR
rstn => rom_data[47]~reg0.ACLR
rstn => rom_data[48]~reg0.ACLR
rstn => rom_data[49]~reg0.ACLR
rstn => rom_data[50]~reg0.ACLR
rstn => rom_data[51]~reg0.ACLR
rstn => rom_data[52]~reg0.ACLR
rstn => rom_data[53]~reg0.ACLR
rstn => rom_data[54]~reg0.ACLR
rstn => rom_data[55]~reg0.ACLR
rstn => rom_data[56]~reg0.ACLR
rstn => rom_data[57]~reg0.ACLR
rstn => rom_data[58]~reg0.ACLR
rstn => rom_data[59]~reg0.ACLR
rstn => rom_data[60]~reg0.ACLR
rstn => rom_data[61]~reg0.ACLR
rstn => rom_data[62]~reg0.ACLR
rstn => rom_data[63]~reg0.ACLR


