Analysis & Synthesis report for McGumps
Sun Nov 28 21:39:53 2010
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                            ;
+-----------------------------+-------------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun Nov 28 21:39:53 2010     ;
; Quartus II Version          ; 10.0 Build 218 06/27/2010 SJ Full Version ;
; Revision Name               ; McGumps                                   ;
; Top-level Entity Name       ; McGumps                                   ;
; Family                      ; MAX7000AE                                 ;
; Total macrocells            ; 29                                        ;
; Total pins                  ; 62                                        ;
+-----------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                 ;
+----------------------------------------------------------------------------+------------------+---------------+
; Option                                                                     ; Setting          ; Default Value ;
+----------------------------------------------------------------------------+------------------+---------------+
; Device                                                                     ; EPM7128AELC84-10 ;               ;
; Top-level entity name                                                      ; McGumps          ; McGumps       ;
; Family name                                                                ; MAX7000AE        ; Stratix II    ;
; Use smart compilation                                                      ; Off              ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On               ; On            ;
; Enable compact report table                                                ; Off              ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off              ; Off           ;
; Preserve fewer node names                                                  ; On               ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off              ; Off           ;
; Verilog Version                                                            ; Verilog_2001     ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993        ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto             ; Auto          ;
; Safe State Machine                                                         ; Off              ; Off           ;
; Extract Verilog State Machines                                             ; On               ; On            ;
; Extract VHDL State Machines                                                ; On               ; On            ;
; Ignore Verilog initial constructs                                          ; Off              ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000             ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250              ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On               ; On            ;
; Parallel Synthesis                                                         ; On               ; On            ;
; NOT Gate Push-Back                                                         ; On               ; On            ;
; Power-Up Don't Care                                                        ; On               ; On            ;
; Remove Duplicate Registers                                                 ; On               ; On            ;
; Ignore CARRY Buffers                                                       ; Off              ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off              ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off              ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off              ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto             ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off              ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off              ; Off           ;
; Optimization Technique                                                     ; Speed            ; Speed         ;
; Allow XOR Gate Usage                                                       ; On               ; On            ;
; Auto Logic Cell Insertion                                                  ; On               ; On            ;
; Parallel Expander Chain Length                                             ; 4                ; 4             ;
; Auto Parallel Expanders                                                    ; On               ; On            ;
; Auto Open-Drain Pins                                                       ; On               ; On            ;
; Auto Resource Sharing                                                      ; Off              ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100              ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On               ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off              ; Off           ;
; Report Parameter Settings                                                  ; On               ; On            ;
; Report Source Assignments                                                  ; On               ; On            ;
; Report Connectivity Checks                                                 ; On               ; On            ;
; HDL message level                                                          ; Level2           ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off              ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000             ; 5000          ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100              ; 100           ;
; Block Design Naming                                                        ; Auto             ; Auto          ;
; Synthesis Effort                                                           ; Auto             ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On               ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium           ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto             ; Auto          ;
; Synthesis Seed                                                             ; 1                ; 1             ;
+----------------------------------------------------------------------------+------------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                           ;
+----------------------------------+-----------------+-----------------+-------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path              ;
+----------------------------------+-----------------+-----------------+-------------------------------------------+
; McGumps.vhd                      ; yes             ; User VHDL File  ; C:/Altera Temp/McGumps/McGumps.vhd        ;
; SPIPassthrough.vhd               ; yes             ; User VHDL File  ; C:/Altera Temp/McGumps/SPIPassthrough.vhd ;
+----------------------------------+-----------------+-----------------+-------------------------------------------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+----------------------+
; Resource             ; Usage                ;
+----------------------+----------------------+
; Logic cells          ; 29                   ;
; Total registers      ; 0                    ;
; I/O pins             ; 62                   ;
; Maximum fan-out node ; h1Pin30~1            ;
; Maximum fan-out      ; 1                    ;
; Total fan-out        ; 33                   ;
; Average fan-out      ; 0.36                 ;
+----------------------+----------------------+


+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                 ;
+----------------------------+------------+------+---------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+------------+------+---------------------+--------------+
; |McGumps                   ; 29         ; 62   ; |McGumps            ; work         ;
+----------------------------+------------+------+---------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Sun Nov 28 21:39:45 2010
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off McGumps -c McGumps
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 2 design units, including 1 entities, in source file mcgumps.vhd
    Info: Found design unit 1: McGumps-McGumps
    Info: Found entity 1: McGumps
Info: Found 2 design units, including 1 entities, in source file spipassthrough.vhd
    Info: Found design unit 1: SPIPassthrough-SPIPassthrough
    Info: Found entity 1: SPIPassthrough
Info: Found 2 design units, including 1 entities, in source file serialshiftregister.vhd
    Info: Found design unit 1: SerialShiftRegister-SerialShiftRegister
    Info: Found entity 1: SerialShiftRegister
Info: Found 2 design units, including 1 entities, in source file ssddecoder.vhd
    Info: Found design unit 1: SSDDecoder-SSDDecoder
    Info: Found entity 1: SSDDecoder
Info: Found 2 design units, including 1 entities, in source file ssdmultiplexer.vhd
    Info: Found design unit 1: SSDMultiplexer-SSDMultiplexer
    Info: Found entity 1: SSDMultiplexer
Info: Found 2 design units, including 1 entities, in source file ssdswitch.vhd
    Info: Found design unit 1: SSDSwitch-SSDSwitch
    Info: Found entity 1: SSDSwitch
Info: Elaborating entity "McGumps" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(50): used implicit default value for signal "h1Pin4" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(51): used implicit default value for signal "h1Pin5" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(52): used implicit default value for signal "h1Pin6" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(53): used implicit default value for signal "h1Pin7" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(54): used implicit default value for signal "h1Pin8" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(55): used implicit default value for signal "h1Pin9" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(56): used implicit default value for signal "h1Pin10" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(57): used implicit default value for signal "h1Pin12" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(58): used implicit default value for signal "h1Pin14" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(59): used implicit default value for signal "h1Pin16" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(60): used implicit default value for signal "h1Pin18" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(63): used implicit default value for signal "h1Pin28" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(65): used implicit default value for signal "h1Pin32" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(67): used implicit default value for signal "h1Pin36" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(71): used implicit default value for signal "ssdLeftEnable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at McGumps.vhd(72): used implicit default value for signal "ssdRightEnable" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at McGumps.vhd(80): object "reset" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "ssdSegments[6..0]" at McGumps.vhd(70)
Info: Elaborating entity "SPIPassthrough" for hierarchy "SPIPassthrough:spiPT"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "h1Pin4" is stuck at GND
    Warning (13410): Pin "h1Pin5" is stuck at GND
    Warning (13410): Pin "h1Pin6" is stuck at GND
    Warning (13410): Pin "h1Pin7" is stuck at GND
    Warning (13410): Pin "h1Pin8" is stuck at GND
    Warning (13410): Pin "h1Pin9" is stuck at GND
    Warning (13410): Pin "h1Pin10" is stuck at GND
    Warning (13410): Pin "h1Pin12" is stuck at GND
    Warning (13410): Pin "h1Pin14" is stuck at GND
    Warning (13410): Pin "h1Pin16" is stuck at GND
    Warning (13410): Pin "h1Pin18" is stuck at GND
    Warning (13410): Pin "h1Pin28" is stuck at GND
    Warning (13410): Pin "h1Pin32" is stuck at GND
    Warning (13410): Pin "h1Pin36" is stuck at GND
    Warning (13410): Pin "ssdSegments[0]" is stuck at GND
    Warning (13410): Pin "ssdSegments[1]" is stuck at GND
    Warning (13410): Pin "ssdSegments[2]" is stuck at GND
    Warning (13410): Pin "ssdSegments[3]" is stuck at GND
    Warning (13410): Pin "ssdSegments[4]" is stuck at GND
    Warning (13410): Pin "ssdSegments[5]" is stuck at GND
    Warning (13410): Pin "ssdSegments[6]" is stuck at GND
    Warning (13410): Pin "ssdSegments[7]" is stuck at VCC
    Warning (13410): Pin "ssdLeftEnable" is stuck at GND
    Warning (13410): Pin "ssdRightEnable" is stuck at GND
    Warning (13410): Pin "clockEnable" is stuck at VCC
Warning: Design contains 29 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "msp430Port1Pin7"
    Warning (15610): No output dependent on input pin "msp430Port1Pin6"
    Warning (15610): No output dependent on input pin "msp430Port1Pin5"
    Warning (15610): No output dependent on input pin "msp430Port1Pin4"
    Warning (15610): No output dependent on input pin "msp430Port1Pin3"
    Warning (15610): No output dependent on input pin "msp430Port1Pin2"
    Warning (15610): No output dependent on input pin "msp430Port1Pin1"
    Warning (15610): No output dependent on input pin "msp430Port1Pin0"
    Warning (15610): No output dependent on input pin "msp430Port2Pin7"
    Warning (15610): No output dependent on input pin "msp430Port2Pin6"
    Warning (15610): No output dependent on input pin "msp430Port2Pin5"
    Warning (15610): No output dependent on input pin "msp430Port2Pin4"
    Warning (15610): No output dependent on input pin "msp430Port2Pin3"
    Warning (15610): No output dependent on input pin "msp430Port2Pin2"
    Warning (15610): No output dependent on input pin "msp430Port2Pin1"
    Warning (15610): No output dependent on input pin "msp430Port2Pin0"
    Warning (15610): No output dependent on input pin "msp430Port4Pin7"
    Warning (15610): No output dependent on input pin "msp430Port4Pin6"
    Warning (15610): No output dependent on input pin "msp430Port4Pin5"
    Warning (15610): No output dependent on input pin "msp430Port4Pin4"
    Warning (15610): No output dependent on input pin "msp430Port4Pin3"
    Warning (15610): No output dependent on input pin "msp430Port4Pin2"
    Warning (15610): No output dependent on input pin "msp430Port4Pin1"
    Warning (15610): No output dependent on input pin "msp430Port4Pin0"
    Warning (15610): No output dependent on input pin "msp430Port5Pin7"
    Warning (15610): No output dependent on input pin "msp430Port5Pin6"
    Warning (15610): No output dependent on input pin "msp430Port5Pin5"
    Warning (15610): No output dependent on input pin "msp430Port5Pin4"
    Warning (15610): No output dependent on input pin "clk"
Info: Implemented 91 device resources after synthesis - the final resource count might be different
    Info: Implemented 33 input pins
    Info: Implemented 29 output pins
    Info: Implemented 29 macrocells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 239 megabytes
    Info: Processing ended: Sun Nov 28 21:39:53 2010
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:03


