/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 360 240)
	(text "bus_arbitrator" (rect 5 0 95 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 152)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 144 41 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 136)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 128 40 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 0 24)
		(input)
		(text "cpu_req" (rect 0 0 53 15)(font "Arial" ))
		(text "cpu_req" (rect 24 16 77 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24))
	)
	(port
		(pt 0 64)
		(input)
		(text "dma_req" (rect 0 0 59 15)(font "Arial" ))
		(text "dma_req" (rect 24 56 83 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 40)
		(output)
		(text "cpu_grant" (rect 0 0 64 15)(font "Arial" ))
		(text "cpu_grant" (rect 24 32 88 47)(font "Arial" ))
		(line (pt 16 40)(pt 0 40))
	)
	(port
		(pt 0 80)
		(output)
		(text "dma_grant" (rect 0 0 70 15)(font "Arial" ))
		(text "dma_grant" (rect 24 72 94 87)(font "Arial" ))
		(line (pt 16 80)(pt 0 80))
	)
	(port
		(pt 144 176)
		(output)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 136 112 151 160)(font "Arial" )(vertical))
		(line (pt 144 176)(pt 144 160))
	)
	(port
		(pt 160 176)
		(output)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 152 112 167 158)(font "Arial" )(vertical))
		(line (pt 160 176)(pt 160 160))
	)
	(port
		(pt 176 176)
		(output)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 168 112 183 155)(font "Arial" )(vertical))
		(line (pt 176 176)(pt 176 160))
	)
	(port
		(pt 112 176)
		(output)
		(text "addr_bus[(ADDR_BUS_WIDTH-1)..0]" (rect 0 0 239 15)(font "Arial" ))
		(text "addr_bus" (rect 104 96 119 158)(font "Arial" )(vertical))
		(line (pt 112 176)(pt 112 161)(line_width 3))
	)
	(port
		(pt 128 176)
		(output)
		(text "data_bus[(DATA_BUS_WIDTH-1)..0]" (rect 0 0 233 15)(font "Arial" ))
		(text "data_bus" (rect 120 96 135 157)(font "Arial" )(vertical))
		(line (pt 128 176)(pt 128 160)(line_width 3))
	)
	(parameter
		"ADDR_BUS_WIDTH"
		"32"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(parameter
		"DATA_BUS_WIDTH"
		"8"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 280 160))
	)
	(annotation_block (parameter)(rect 312 -48 568 16))
)
