net/mlx5: Fix offset of tisc bits reserved field

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-193.el8
Rebuild_CHGLOG: - [kernel] mlx5: Fix offset of tisc bits reserved field (Alaa Hleihel) [1724336]
Rebuild_FUZZ: 95.65%
commit-author Saeed Mahameed <saeedm@mellanox.com>
commit 7761f9eef3f09f2f4c579313e0c536770b5ecff4
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-193.el8/7761f9ee.failed

First reserved field is off by one instead of reserved_at_1 it should be
reserved_at_2, fix that.

Fixes: a12ff35e0fb7 ("net/mlx5: Introduce TLS TX offload hardware bits and structures")
	Signed-off-by: Saeed Mahameed <saeedm@mellanox.com>
	Reviewed-by: Leon Romanovsky <leonro@mellanox.com>
	Signed-off-by: Saeed Mahameed <saeedm@mellanox.com>
(cherry picked from commit 7761f9eef3f09f2f4c579313e0c536770b5ecff4)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/linux/mlx5/mlx5_ifc.h
diff --cc include/linux/mlx5/mlx5_ifc.h
index 705e876d1842,9265c84ad353..000000000000
--- a/include/linux/mlx5/mlx5_ifc.h
+++ b/include/linux/mlx5/mlx5_ifc.h
@@@ -2727,7 -2781,8 +2727,12 @@@ struct mlx5_ifc_traffic_counter_bits 
  
  struct mlx5_ifc_tisc_bits {
  	u8         strict_lag_tx_port_affinity[0x1];
++<<<<<<< HEAD
 +	u8         reserved_at_1[0x3];
++=======
+ 	u8         tls_en[0x1];
+ 	u8         reserved_at_2[0x2];
++>>>>>>> 7761f9eef3f0 (net/mlx5: Fix offset of tisc bits reserved field)
  	u8         lag_tx_port_affinity[0x04];
  
  	u8         reserved_at_8[0x4];
* Unmerged path include/linux/mlx5/mlx5_ifc.h
