Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Nov 28 16:22:27 2022
| Host         : LAPTOP-4970DKBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file prof_FSM_timing_summary_routed.rpt -pb prof_FSM_timing_summary_routed.pb -rpx prof_FSM_timing_summary_routed.rpx -warn_on_violation
| Design       : prof_FSM
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: second_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.185        0.000                      0                   53        0.245        0.000                      0                   53        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys.clk.pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys.clk.pin         6.185        0.000                      0                   53        0.245        0.000                      0                   53        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys.clk.pin
  To Clock:  sys.clk.pin

Setup :            0  Failing Endpoints,  Worst Slack        6.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.704ns (21.162%)  route 2.623ns (78.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.714     8.418    second_clk
    SLICE_X57Y45         FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    14.603    count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.704ns (21.162%)  route 2.623ns (78.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.714     8.418    second_clk
    SLICE_X57Y45         FDRE                                         r  count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    14.603    count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.704ns (21.162%)  route 2.623ns (78.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.714     8.418    second_clk
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    14.603    count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.185ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.327ns  (logic 0.704ns (21.162%)  route 2.623ns (78.838%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.714     8.418    second_clk
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    14.603    count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.418    
  -------------------------------------------------------------------
                         slack                                  6.185    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.704ns (21.228%)  route 2.612ns (78.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.703     8.408    second_clk
    SLICE_X57Y44         FDRE                                         r  count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y44         FDRE (Setup_fdre_C_R)       -0.429    14.603    count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.704ns (21.228%)  route 2.612ns (78.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.703     8.408    second_clk
    SLICE_X57Y44         FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y44         FDRE (Setup_fdre_C_R)       -0.429    14.603    count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 0.704ns (21.228%)  route 2.612ns (78.772%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.703     8.408    second_clk
    SLICE_X57Y44         FDRE                                         r  count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.453    14.794    clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.273    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X57Y44         FDRE (Setup_fdre_C_R)       -0.429    14.603    count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.704ns (21.270%)  route 2.606ns (78.730%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.697     8.401    second_clk
    SLICE_X57Y42         FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.452    14.793    clk_IBUF_BUFG
    SLICE_X57Y42         FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.273    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X57Y42         FDRE (Setup_fdre_C_R)       -0.429    14.602    count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -8.401    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.704ns (21.699%)  route 2.540ns (78.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.631     8.336    second_clk
    SLICE_X55Y41         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y41         FDRE (Setup_fdre_C_R)       -0.429    14.588    count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.252    

Slack (MET) :             6.252ns  (required time - arrival time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys.clk.pin rise@10.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.704ns (21.699%)  route 2.540ns (78.301%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X57Y41         FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDRE (Prop_fdre_C_Q)         0.456     5.547 f  count_reg[6]/Q
                         net (fo=2, routed)           1.113     6.660    count[6]
    SLICE_X57Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.784 r  count[25]_i_3/O
                         net (fo=1, routed)           0.796     7.580    count[25]_i_3_n_0
    SLICE_X57Y42         LUT6 (Prop_lut6_I0_O)        0.124     7.704 r  count[25]_i_1/O
                         net (fo=27, routed)          0.631     8.336    second_clk
    SLICE_X55Y41         FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.451    14.792    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X55Y41         FDRE (Setup_fdre_C_R)       -0.429    14.588    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                  6.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.761%)  route 0.167ns (47.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[24]/Q
                         net (fo=28, routed)          0.167     1.759    count[24]
    SLICE_X57Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.804 r  count[20]_i_1/O
                         net (fo=1, routed)           0.000     1.804    p_1_in__0[20]
    SLICE_X57Y44         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.092     1.559    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.612%)  route 0.168ns (47.388%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[24]/Q
                         net (fo=28, routed)          0.168     1.760    count[24]
    SLICE_X57Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.805 r  count[19]_i_1/O
                         net (fo=1, routed)           0.000     1.805    p_1_in__0[19]
    SLICE_X57Y44         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.091     1.558    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 second_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            second_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.447    clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  second_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  second_clk_reg/Q
                         net (fo=5, routed)           0.175     1.786    second_clk_reg_n_0
    SLICE_X56Y35         LUT2 (Prop_lut2_I1_O)        0.045     1.831 r  second_clk_i_1/O
                         net (fo=1, routed)           0.000     1.831    second_clk_i_1_n_0
    SLICE_X56Y35         FDRE                                         r  second_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X56Y35         FDRE                                         r  second_clk_reg/C
                         clock pessimism             -0.512     1.447    
    SLICE_X56Y35         FDRE (Hold_fdre_C_D)         0.120     1.567    second_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.356%)  route 0.183ns (49.644%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[25]/Q
                         net (fo=28, routed)          0.183     1.776    count[25]
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.821 r  count[24]_i_1/O
                         net (fo=1, routed)           0.000     1.821    p_1_in__0[24]
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.092     1.543    count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[24]/Q
                         net (fo=28, routed)          0.253     1.845    count[24]
    SLICE_X57Y44         LUT5 (Prop_lut5_I3_O)        0.045     1.890 r  count[22]_i_1/O
                         net (fo=1, routed)           0.000     1.890    p_1_in__0[22]
    SLICE_X57Y44         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y44         FDRE                                         r  count_reg[22]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X57Y44         FDRE (Hold_fdre_C_D)         0.092     1.559    count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.313%)  route 0.243ns (56.687%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.448    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  count_reg[0]/Q
                         net (fo=3, routed)           0.243     1.833    count[0]
    SLICE_X55Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.878 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_1_in__0[0]
    SLICE_X55Y41         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  count_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X55Y41         FDRE (Hold_fdre_C_D)         0.092     1.540    count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.438%)  route 0.252ns (57.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[25]/Q
                         net (fo=28, routed)          0.252     1.844    count[25]
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  count[23]_i_1/O
                         net (fo=1, routed)           0.000     1.889    p_1_in__0[23]
    SLICE_X57Y45         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.092     1.543    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.438%)  route 0.252ns (57.562%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[25]/Q
                         net (fo=28, routed)          0.252     1.844    count[25]
    SLICE_X57Y45         LUT5 (Prop_lut5_I0_O)        0.045     1.889 r  count[21]_i_1/O
                         net (fo=1, routed)           0.000     1.889    p_1_in__0[21]
    SLICE_X57Y45         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[21]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.091     1.542    count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.125%)  route 0.256ns (57.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[24]/Q
                         net (fo=28, routed)          0.256     1.848    count[24]
    SLICE_X57Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.893 r  count[25]_i_2/O
                         net (fo=1, routed)           0.000     1.893    p_1_in__0[25]
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/C
                         clock pessimism             -0.513     1.451    
    SLICE_X57Y45         FDRE (Hold_fdre_C_D)         0.092     1.543    count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys.clk.pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys.clk.pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys.clk.pin rise@0.000ns - sys.clk.pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.252%)  route 0.288ns (60.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.568     1.451    clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y45         FDRE (Prop_fdre_C_Q)         0.141     1.592 f  count_reg[25]/Q
                         net (fo=28, routed)          0.288     1.880    count[25]
    SLICE_X57Y43         LUT5 (Prop_lut5_I0_O)        0.045     1.925 r  count[14]_i_1/O
                         net (fo=1, routed)           0.000     1.925    p_1_in__0[14]
    SLICE_X57Y43         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys.clk.pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     1.964    clk_IBUF_BUFG
    SLICE_X57Y43         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.497     1.467    
    SLICE_X57Y43         FDRE (Hold_fdre_C_D)         0.091     1.558    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.367    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys.clk.pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y41   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y42   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y42   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y42   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y43   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y43   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y43   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y43   count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y44   count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y41   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y41   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y41   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y41   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y42   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y43   count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Hwork
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.039ns (50.592%)  route 3.945ns (49.408%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[1]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=6, routed)           3.945     4.463    Cth_OBUF[5]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.984 r  Hwork_OBUF_inst/O
                         net (fo=0)                   0.000     7.984    Hwork
    L1                                                                r  Hwork (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            grades
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.982ns  (logic 4.023ns (50.400%)  route 3.959ns (49.600%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           3.959     4.477    Cth_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     7.982 r  grades_OBUF_inst/O
                         net (fo=0)                   0.000     7.982    grades
    U16                                                               r  grades (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.173ns (54.205%)  route 3.526ns (45.795%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[0]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           1.466     1.984    PS[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     2.108 r  Cth_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.060     4.168    Cth_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.699 r  Cth_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.699    Cth[6]
    U7                                                                r  Cth[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.398ns  (logic 4.407ns (59.575%)  route 2.990ns (40.425%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           1.317     1.835    Cth_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.152     1.987 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.660    Cth_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.737     7.398 r  Cth_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.398    Cth[2]
    U8                                                                r  Cth[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.520ns  (logic 4.029ns (61.791%)  route 2.491ns (38.209%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           2.491     3.009    Cth_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.520 r  Cth_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.520    Cth[0]
    W7                                                                r  Cth[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.402ns  (logic 4.022ns (62.828%)  route 2.380ns (37.172%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[1]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=6, routed)           2.380     2.898    Cth_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.402 r  Cth_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.402    Cth[5]
    V5                                                                r  Cth[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.397ns  (logic 4.047ns (63.263%)  route 2.350ns (36.737%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           2.350     2.868    Cth_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         3.529     6.397 r  Cth_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.397    Cth[1]
    W6                                                                r  Cth[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.252ns  (logic 4.054ns (64.832%)  route 2.199ns (35.168%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           2.199     2.717    Cth_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         3.536     6.252 r  Cth_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.252    Cth[3]
    V8                                                                r  Cth[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coffee
                            (input port)
  Destination:            FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.093ns  (logic 1.585ns (31.129%)  route 3.507ns (68.871%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  coffee (IN)
                         net (fo=0)                   0.000     0.000    coffee
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  coffee_IBUF_inst/O
                         net (fo=3, routed)           3.507     4.969    coffee_IBUF
    SLICE_X56Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.093 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     5.093    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coffee
                            (input port)
  Destination:            FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.083ns  (logic 1.585ns (31.190%)  route 3.497ns (68.810%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  coffee (IN)
                         net (fo=0)                   0.000     0.000    coffee
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  coffee_IBUF_inst/O
                         net (fo=3, routed)           3.497     4.959    coffee_IBUF
    SLICE_X56Y26         LUT6 (Prop_lut6_I3_O)        0.124     5.083 r  FSM_onehot_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     5.083    FSM_onehot_PS[2]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_PS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.246ns (74.148%)  route 0.086ns (25.852%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  RST_reg/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  RST_reg/Q
                         net (fo=3, routed)           0.086     0.234    RST
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.098     0.332 r  FSM_onehot_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    FSM_onehot_PS[2]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.246ns (73.704%)  route 0.088ns (26.296%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  RST_reg/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  RST_reg/Q
                         net (fo=3, routed)           0.088     0.236    RST
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.098     0.334 r  FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.334    FSM_onehot_PS[1]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.209ns (58.075%)  route 0.151ns (41.925%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[0]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[0]/Q
                         net (fo=4, routed)           0.151     0.315    PS[0]
    SLICE_X56Y26         LUT6 (Prop_lut6_I4_O)        0.045     0.360 r  FSM_onehot_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    FSM_onehot_PS[0]_i_1_n_0
    SLICE_X56Y26         FDRE                                         r  FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.046ns  (logic 1.400ns (68.437%)  route 0.646ns (31.563%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           0.646     0.810    Cth_OBUF[0]
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.046 r  Cth_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.046    Cth[3]
    V8                                                                r  Cth[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.370ns (65.735%)  route 0.714ns (34.265%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[1]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=6, routed)           0.714     0.878    Cth_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     2.083 r  Cth_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.083    Cth[5]
    V5                                                                r  Cth[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.109ns  (logic 1.394ns (66.094%)  route 0.715ns (33.906%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           0.715     0.879    Cth_OBUF[0]
    W6                   OBUF (Prop_obuf_I_O)         1.230     2.109 r  Cth_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.109    Cth[1]
    W6                                                                r  Cth[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.376ns (64.110%)  route 0.770ns (35.890%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           0.770     0.934    Cth_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     2.146 r  Cth_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.146    Cth[0]
    W7                                                                r  Cth[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.504ns (64.000%)  route 0.846ns (36.000%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[1]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=6, routed)           0.518     0.682    Cth_OBUF[5]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.042     0.724 r  Cth_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.052    Cth_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.298     2.350 r  Cth_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.350    Cth[2]
    U8                                                                r  Cth[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Cth[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.496ns  (logic 1.441ns (57.740%)  route 1.055ns (42.260%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[2]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[2]/Q
                         net (fo=9, routed)           0.572     0.736    Cth_OBUF[0]
    SLICE_X65Y21         LUT2 (Prop_lut2_I1_O)        0.045     0.781 r  Cth_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.483     1.264    Cth_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.496 r  Cth_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.496    Cth[6]
    U7                                                                r  Cth[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Hwork
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.768ns  (logic 1.386ns (50.081%)  route 1.382ns (49.919%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDRE                         0.000     0.000 r  FSM_onehot_PS_reg[1]/C
    SLICE_X56Y26         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_PS_reg[1]/Q
                         net (fo=6, routed)           1.382     1.546    Cth_OBUF[5]
    L1                   OBUF (Prop_obuf_I_O)         1.222     2.768 r  Hwork_OBUF_inst/O
                         net (fo=0)                   0.000     2.768    Hwork
    L1                                                                r  Hwork (OUT)
  -------------------------------------------------------------------    -------------------





