[0m[[0m[0minfo[0m] [0m[0mcompiling 1 Scala source to /home/shaw/GW_FPGA/VEXRISCV/src/vsrc/VEXRSICV/VexRiscv/out/VexRiscv/compile.dest/classes ...[0m
[0m[[0m[0minfo[0m] [0m[0mdone compiling[0m
