digraph "CFG for '_Z7computePKiS0_S0_iPKfPf' function" {
	label="CFG for '_Z7computePKiS0_S0_iPKfPf' function";

	Node0x4ef4700 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%6:\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %13 = mul i32 %12, %11\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = icmp slt i32 %15, %3\l  br i1 %16, label %17, label %48\l|{<s0>T|<s1>F}}"];
	Node0x4ef4700:s0 -> Node0x4ef4fe0;
	Node0x4ef4700:s1 -> Node0x4ef66d0;
	Node0x4ef4fe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%17:\l17:                                               \l  %18 = sext i32 %15 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %21 = add nsw i32 %15, 1\l  %22 = sext i32 %21 to i64\l  %23 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %22\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %25 = icmp sgt i32 %24, %20\l  br i1 %25, label %26, label %45\l|{<s0>T|<s1>F}}"];
	Node0x4ef4fe0:s0 -> Node0x4ef7a10;
	Node0x4ef4fe0:s1 -> Node0x4ef7aa0;
	Node0x4ef7a10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%26:\l26:                                               \l  %27 = phi float [ %40, %26 ], [ 0.000000e+00, %17 ]\l  %28 = phi i32 [ %41, %26 ], [ %20, %17 ]\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %29\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %32 = sext i32 %31 to i64\l  %33 = getelementptr inbounds float, float addrspace(1)* %4, i64 %32\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !11,\l... !amdgpu.noclobber !5\l  %35 = fmul contract float %34, 0x3FEB333340000000\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %32\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %38 = sitofp i32 %37 to float\l  %39 = fdiv contract float %35, %38\l  %40 = fadd contract float %27, %39\l  %41 = add nsw i32 %28, 1\l  %42 = icmp slt i32 %41, %24\l  br i1 %42, label %26, label %43, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x4ef7a10:s0 -> Node0x4ef7a10;
	Node0x4ef7a10:s1 -> Node0x4ef92f0;
	Node0x4ef92f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%43:\l43:                                               \l  %44 = fadd contract float %40, 0x3FC3333300000000\l  br label %45\l}"];
	Node0x4ef92f0 -> Node0x4ef7aa0;
	Node0x4ef7aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%45:\l45:                                               \l  %46 = phi float [ 0x3FC3333300000000, %17 ], [ %44, %43 ]\l  %47 = getelementptr inbounds float, float addrspace(1)* %5, i64 %18\l  store float %46, float addrspace(1)* %47, align 4, !tbaa !11\l  br label %48\l}"];
	Node0x4ef7aa0 -> Node0x4ef66d0;
	Node0x4ef66d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f4c5ad70",label="{%48:\l48:                                               \l  ret void\l}"];
}
