<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <window width="2574" height="1392" x="292" y="67" />
 <systemtable
   filter="All Interfaces"
   showAvalonDomains="1"
   showClockDomains="0"
   showResetDomains="0">
  <columns>
   <connections preferredWidth="495" />
  </columns>
 </systemtable>
 <library expandedCategories="Library,Project,Existing IP Variants" />
 <generation path="" block_symbol_file="0" simulation="VERILOG" modelsim="1" />
 <hdlexample language="VERILOG" />
</preferences>
