<session jtag_chain="DE-SoC [USB-1]" jtag_device="@2: 5CSE(BA5|MA5)/5CSTFD5D5/.. (0x02D120DD)" sof_file="../output_files/DE1_SoC.sof">
  <display_tree gui_logging_enabled="1">
    <display_branch instance="auto_signaltap_0" log="log: Trig @ 2015/05/20 10:37:15 (0:5:13.0 elapsed)" signal_set="signal_set: 2015/05/20 10:26:38  #0" trigger="trigger: 2015/05/20 10:26:38  #1"/>
  </display_tree>
  <instance enabled="true" entity_name="sld_signaltap" is_auto_node="yes" is_expanded="true" name="auto_signaltap_0" source_file="sld_signaltap.vhd">
    <node_ip_info instance_id="0" mfg_id="110" node_id="0" version="6"/>
    <signal_set is_expanded="true" name="signal_set: 2015/05/20 10:26:38  #0">
      <clock name="CLOCK_50" polarity="posedge" tap_mode="classic"/>
      <config ram_type="AUTO" reserved_data_nodes="0" reserved_storage_qualifier_nodes="0" reserved_trigger_nodes="0" sample_depth="128" trigger_in_enable="no" trigger_out_enable="no"/>
      <top_entity/>
      <signal_vec>
        <trigger_input_vec>
          <wire name="simpleCPU:cpu|rst" tap_mode="classic"/>
        </trigger_input_vec>
        <data_input_vec>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|control[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|control[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|control[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|negative" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUsrc" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|Mem2Reg" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|MemWrEn" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|RegDst" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|z" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|IMR" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|wrEn" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|rst" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[9]" tap_mode="classic"/>
        </data_input_vec>
        <storage_qualifier_input_vec>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUcontrol:translate|instr[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busA[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|busOut[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|control[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|control[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|control[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|ALUnit:logicUnit|negative" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUsrc" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|Mem2Reg" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|MemWrEn" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|RegDst" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|CPUcontrol:controlFlow|z" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|IMR" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|busB[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|data[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read0[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|read1[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput0[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|readOutput1[9]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|wrEn" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|registerFile:regs|write[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|rst" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[0]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[10]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[11]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[12]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[13]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[14]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[15]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[16]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[17]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[18]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[19]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[1]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[20]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[21]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[22]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[23]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[24]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[25]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[26]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[27]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[28]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[29]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[2]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[30]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[31]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[3]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[4]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[5]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[6]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[7]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[8]" tap_mode="classic"/>
          <wire name="simpleCPU:cpu|writeData[9]" tap_mode="classic"/>
        </storage_qualifier_input_vec>
      </signal_vec>
      <presentation>
        <unified_setup_data_view>
          <node data_index="499" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="simpleCPU:cpu|rst" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="499" tap_mode="classic" trigger_index="0" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|busB[31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="395" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="395" tap_mode="classic" type="unknown"/>
            <node data_index="394" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="394" tap_mode="classic" type="unknown"/>
            <node data_index="392" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="392" tap_mode="classic" type="unknown"/>
            <node data_index="391" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="391" tap_mode="classic" type="unknown"/>
            <node data_index="390" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="390" tap_mode="classic" type="unknown"/>
            <node data_index="389" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="389" tap_mode="classic" type="unknown"/>
            <node data_index="388" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="388" tap_mode="classic" type="unknown"/>
            <node data_index="387" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="387" tap_mode="classic" type="unknown"/>
            <node data_index="386" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="386" tap_mode="classic" type="unknown"/>
            <node data_index="385" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="385" tap_mode="classic" type="unknown"/>
            <node data_index="384" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="384" tap_mode="classic" type="unknown"/>
            <node data_index="383" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="383" tap_mode="classic" type="unknown"/>
            <node data_index="381" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="381" tap_mode="classic" type="unknown"/>
            <node data_index="380" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="380" tap_mode="classic" type="unknown"/>
            <node data_index="379" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="379" tap_mode="classic" type="unknown"/>
            <node data_index="378" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="378" tap_mode="classic" type="unknown"/>
            <node data_index="377" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="377" tap_mode="classic" type="unknown"/>
            <node data_index="376" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="376" tap_mode="classic" type="unknown"/>
            <node data_index="375" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="375" tap_mode="classic" type="unknown"/>
            <node data_index="374" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="374" tap_mode="classic" type="unknown"/>
            <node data_index="373" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="373" tap_mode="classic" type="unknown"/>
            <node data_index="372" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="372" tap_mode="classic" type="unknown"/>
            <node data_index="402" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="402" tap_mode="classic" type="unknown"/>
            <node data_index="401" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="401" tap_mode="classic" type="unknown"/>
            <node data_index="400" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="400" tap_mode="classic" type="unknown"/>
            <node data_index="399" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="399" tap_mode="classic" type="unknown"/>
            <node data_index="398" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="398" tap_mode="classic" type="unknown"/>
            <node data_index="397" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="397" tap_mode="classic" type="unknown"/>
            <node data_index="396" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="396" tap_mode="classic" type="unknown"/>
            <node data_index="393" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="393" tap_mode="classic" type="unknown"/>
            <node data_index="382" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="382" tap_mode="classic" type="unknown"/>
            <node data_index="371" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="371" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|data[15..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="409" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="409" tap_mode="classic" type="unknown"/>
            <node data_index="408" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="408" tap_mode="classic" type="unknown"/>
            <node data_index="407" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="407" tap_mode="classic" type="unknown"/>
            <node data_index="406" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="406" tap_mode="classic" type="unknown"/>
            <node data_index="405" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="405" tap_mode="classic" type="unknown"/>
            <node data_index="404" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="404" tap_mode="classic" type="unknown"/>
            <node data_index="418" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="418" tap_mode="classic" type="unknown"/>
            <node data_index="417" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="417" tap_mode="classic" type="unknown"/>
            <node data_index="416" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="416" tap_mode="classic" type="unknown"/>
            <node data_index="415" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="415" tap_mode="classic" type="unknown"/>
            <node data_index="414" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="414" tap_mode="classic" type="unknown"/>
            <node data_index="413" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="413" tap_mode="classic" type="unknown"/>
            <node data_index="412" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="412" tap_mode="classic" type="unknown"/>
            <node data_index="411" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="411" tap_mode="classic" type="unknown"/>
            <node data_index="410" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="410" tap_mode="classic" type="unknown"/>
            <node data_index="403" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="403" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31..0]" order="msb_to_lsb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31..26]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
              <node data_index="335" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="335" tap_mode="classic" type="unknown"/>
              <node data_index="334" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="334" tap_mode="classic" type="unknown"/>
              <node data_index="332" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="332" tap_mode="classic" type="unknown"/>
              <node data_index="331" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="331" tap_mode="classic" type="unknown"/>
              <node data_index="330" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="330" tap_mode="classic" type="unknown"/>
              <node data_index="329" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="329" tap_mode="classic" type="unknown"/>
            </node>
            <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[25..21]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
              <node data_index="328" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="328" tap_mode="classic" type="unknown"/>
              <node data_index="327" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="327" tap_mode="classic" type="unknown"/>
              <node data_index="326" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="326" tap_mode="classic" type="unknown"/>
              <node data_index="325" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="325" tap_mode="classic" type="unknown"/>
              <node data_index="324" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="324" tap_mode="classic" type="unknown"/>
            </node>
            <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[20..16]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
              <node data_index="323" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="323" tap_mode="classic" type="unknown"/>
              <node data_index="321" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="321" tap_mode="classic" type="unknown"/>
              <node data_index="320" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="320" tap_mode="classic" type="unknown"/>
              <node data_index="319" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="319" tap_mode="classic" type="unknown"/>
              <node data_index="318" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="318" tap_mode="classic" type="unknown"/>
            </node>
            <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[15..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="unknown">
              <node data_index="317" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="317" tap_mode="classic" type="unknown"/>
              <node data_index="316" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="316" tap_mode="classic" type="unknown"/>
              <node data_index="315" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="315" tap_mode="classic" type="unknown"/>
              <node data_index="314" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="314" tap_mode="classic" type="unknown"/>
              <node data_index="313" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="313" tap_mode="classic" type="unknown"/>
              <node data_index="312" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="312" tap_mode="classic" type="unknown"/>
              <node data_index="342" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="342" tap_mode="classic" type="unknown"/>
              <node data_index="341" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="341" tap_mode="classic" type="unknown"/>
              <node data_index="340" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="340" tap_mode="classic" type="unknown"/>
              <node data_index="339" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="339" tap_mode="classic" type="unknown"/>
              <node data_index="338" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="338" tap_mode="classic" type="unknown"/>
              <node data_index="337" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="337" tap_mode="classic" type="unknown"/>
              <node data_index="336" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="336" tap_mode="classic" type="unknown"/>
              <node data_index="333" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="333" tap_mode="classic" type="unknown"/>
              <node data_index="322" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="322" tap_mode="classic" type="unknown"/>
              <node data_index="311" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="311" tap_mode="classic" type="unknown"/>
            </node>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" tap_mode="classic" type="register">
            <node data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" type="unknown"/>
            <node data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" type="unknown"/>
            <node data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" type="unknown"/>
            <node data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" type="unknown"/>
            <node data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" type="unknown"/>
            <node data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" type="unknown"/>
            <node data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" type="unknown"/>
            <node data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" type="unknown"/>
            <node data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" type="unknown"/>
            <node data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" type="unknown"/>
            <node data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" type="unknown"/>
            <node data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" type="unknown"/>
            <node data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" type="unknown"/>
            <node data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" type="unknown"/>
            <node data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" type="unknown"/>
            <node data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" type="unknown"/>
            <node data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" type="unknown"/>
            <node data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" type="unknown"/>
            <node data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" type="unknown"/>
            <node data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" type="unknown"/>
            <node data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" type="unknown"/>
            <node data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" type="unknown"/>
            <node data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" type="unknown"/>
            <node data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" type="unknown"/>
            <node data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" type="unknown"/>
            <node data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" type="unknown"/>
            <node data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" type="unknown"/>
            <node data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" type="unknown"/>
            <node data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" type="unknown"/>
            <node data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" type="unknown"/>
            <node data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" type="unknown"/>
            <node data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" type="unknown"/>
            <node data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" type="unknown"/>
            <node data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" type="unknown"/>
            <node data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" type="unknown"/>
            <node data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" type="unknown"/>
            <node data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" type="unknown"/>
            <node data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" type="unknown"/>
            <node data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" type="unknown"/>
            <node data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" type="unknown"/>
            <node data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" type="unknown"/>
            <node data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" type="unknown"/>
            <node data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" type="unknown"/>
            <node data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" type="unknown"/>
            <node data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" type="unknown"/>
            <node data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" type="unknown"/>
            <node data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" type="unknown"/>
            <node data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" type="unknown"/>
            <node data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" type="unknown"/>
            <node data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" type="unknown"/>
            <node data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" type="unknown"/>
            <node data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" type="unknown"/>
            <node data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" type="unknown"/>
            <node data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" type="unknown"/>
            <node data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" type="unknown"/>
            <node data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" type="unknown"/>
            <node data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" type="unknown"/>
            <node data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" type="unknown"/>
            <node data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" type="unknown"/>
            <node data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" type="unknown"/>
            <node data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" type="unknown"/>
            <node data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" type="unknown"/>
            <node data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="165" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="classic" type="unknown"/>
            <node data_index="164" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="classic" type="unknown"/>
            <node data_index="162" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="162" tap_mode="classic" type="unknown"/>
            <node data_index="161" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" type="unknown"/>
            <node data_index="160" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" type="unknown"/>
            <node data_index="159" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" type="unknown"/>
            <node data_index="158" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" type="unknown"/>
            <node data_index="157" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" type="unknown"/>
            <node data_index="156" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" type="unknown"/>
            <node data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" type="unknown"/>
            <node data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" type="unknown"/>
            <node data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" type="unknown"/>
            <node data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" type="unknown"/>
            <node data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" type="unknown"/>
            <node data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" type="unknown"/>
            <node data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" type="unknown"/>
            <node data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" type="unknown"/>
            <node data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" type="unknown"/>
            <node data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" type="unknown"/>
            <node data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" type="unknown"/>
            <node data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" type="unknown"/>
            <node data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" type="unknown"/>
            <node data_index="172" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="classic" type="unknown"/>
            <node data_index="171" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="classic" type="unknown"/>
            <node data_index="170" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="classic" type="unknown"/>
            <node data_index="169" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="classic" type="unknown"/>
            <node data_index="168" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="classic" type="unknown"/>
            <node data_index="167" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="classic" type="unknown"/>
            <node data_index="166" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="classic" type="unknown"/>
            <node data_index="163" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="163" tap_mode="classic" type="unknown"/>
            <node data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" type="unknown"/>
            <node data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="197" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="classic" type="unknown"/>
            <node data_index="196" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="classic" type="unknown"/>
            <node data_index="194" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="classic" type="unknown"/>
            <node data_index="193" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="classic" type="unknown"/>
            <node data_index="192" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="classic" type="unknown"/>
            <node data_index="191" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="classic" type="unknown"/>
            <node data_index="190" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="classic" type="unknown"/>
            <node data_index="189" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="classic" type="unknown"/>
            <node data_index="188" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="classic" type="unknown"/>
            <node data_index="187" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="classic" type="unknown"/>
            <node data_index="186" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="classic" type="unknown"/>
            <node data_index="185" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="classic" type="unknown"/>
            <node data_index="183" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="classic" type="unknown"/>
            <node data_index="182" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="classic" type="unknown"/>
            <node data_index="181" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="classic" type="unknown"/>
            <node data_index="180" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="classic" type="unknown"/>
            <node data_index="179" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="classic" type="unknown"/>
            <node data_index="178" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="classic" type="unknown"/>
            <node data_index="177" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="classic" type="unknown"/>
            <node data_index="176" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="classic" type="unknown"/>
            <node data_index="175" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="classic" type="unknown"/>
            <node data_index="174" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="classic" type="unknown"/>
            <node data_index="204" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="classic" type="unknown"/>
            <node data_index="203" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="classic" type="unknown"/>
            <node data_index="202" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="classic" type="unknown"/>
            <node data_index="201" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="classic" type="unknown"/>
            <node data_index="200" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="classic" type="unknown"/>
            <node data_index="199" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="classic" type="unknown"/>
            <node data_index="198" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="classic" type="unknown"/>
            <node data_index="195" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="classic" type="unknown"/>
            <node data_index="184" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="classic" type="unknown"/>
            <node data_index="173" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="229" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="229" tap_mode="classic" type="unknown"/>
            <node data_index="228" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="228" tap_mode="classic" type="unknown"/>
            <node data_index="226" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="226" tap_mode="classic" type="unknown"/>
            <node data_index="225" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="225" tap_mode="classic" type="unknown"/>
            <node data_index="224" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="224" tap_mode="classic" type="unknown"/>
            <node data_index="223" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="223" tap_mode="classic" type="unknown"/>
            <node data_index="222" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="222" tap_mode="classic" type="unknown"/>
            <node data_index="221" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="221" tap_mode="classic" type="unknown"/>
            <node data_index="220" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="220" tap_mode="classic" type="unknown"/>
            <node data_index="219" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="219" tap_mode="classic" type="unknown"/>
            <node data_index="218" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="218" tap_mode="classic" type="unknown"/>
            <node data_index="217" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="217" tap_mode="classic" type="unknown"/>
            <node data_index="215" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="215" tap_mode="classic" type="unknown"/>
            <node data_index="214" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="214" tap_mode="classic" type="unknown"/>
            <node data_index="213" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="213" tap_mode="classic" type="unknown"/>
            <node data_index="212" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="212" tap_mode="classic" type="unknown"/>
            <node data_index="211" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="211" tap_mode="classic" type="unknown"/>
            <node data_index="210" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="210" tap_mode="classic" type="unknown"/>
            <node data_index="209" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="classic" type="unknown"/>
            <node data_index="208" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="classic" type="unknown"/>
            <node data_index="207" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="classic" type="unknown"/>
            <node data_index="206" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="classic" type="unknown"/>
            <node data_index="236" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="236" tap_mode="classic" type="unknown"/>
            <node data_index="235" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="235" tap_mode="classic" type="unknown"/>
            <node data_index="234" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="234" tap_mode="classic" type="unknown"/>
            <node data_index="233" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="233" tap_mode="classic" type="unknown"/>
            <node data_index="232" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="232" tap_mode="classic" type="unknown"/>
            <node data_index="231" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="231" tap_mode="classic" type="unknown"/>
            <node data_index="230" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="230" tap_mode="classic" type="unknown"/>
            <node data_index="227" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="227" tap_mode="classic" type="unknown"/>
            <node data_index="216" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="216" tap_mode="classic" type="unknown"/>
            <node data_index="205" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <node data_index="261" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" type="unknown"/>
            <node data_index="260" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" type="unknown"/>
            <node data_index="258" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="258" tap_mode="classic" type="unknown"/>
            <node data_index="257" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="257" tap_mode="classic" type="unknown"/>
            <node data_index="256" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="256" tap_mode="classic" type="unknown"/>
            <node data_index="255" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="255" tap_mode="classic" type="unknown"/>
            <node data_index="254" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="254" tap_mode="classic" type="unknown"/>
            <node data_index="253" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="253" tap_mode="classic" type="unknown"/>
            <node data_index="252" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="252" tap_mode="classic" type="unknown"/>
            <node data_index="251" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="251" tap_mode="classic" type="unknown"/>
            <node data_index="250" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="250" tap_mode="classic" type="unknown"/>
            <node data_index="249" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="249" tap_mode="classic" type="unknown"/>
            <node data_index="247" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="247" tap_mode="classic" type="unknown"/>
            <node data_index="246" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="246" tap_mode="classic" type="unknown"/>
            <node data_index="245" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="245" tap_mode="classic" type="unknown"/>
            <node data_index="244" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="244" tap_mode="classic" type="unknown"/>
            <node data_index="243" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="243" tap_mode="classic" type="unknown"/>
            <node data_index="242" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="242" tap_mode="classic" type="unknown"/>
            <node data_index="241" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="241" tap_mode="classic" type="unknown"/>
            <node data_index="240" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="240" tap_mode="classic" type="unknown"/>
            <node data_index="239" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="239" tap_mode="classic" type="unknown"/>
            <node data_index="238" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="238" tap_mode="classic" type="unknown"/>
            <node data_index="268" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="268" tap_mode="classic" type="unknown"/>
            <node data_index="267" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="267" tap_mode="classic" type="unknown"/>
            <node data_index="266" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="266" tap_mode="classic" type="unknown"/>
            <node data_index="265" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="265" tap_mode="classic" type="unknown"/>
            <node data_index="264" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="264" tap_mode="classic" type="unknown"/>
            <node data_index="263" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="263" tap_mode="classic" type="unknown"/>
            <node data_index="262" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="262" tap_mode="classic" type="unknown"/>
            <node data_index="259" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="259" tap_mode="classic" type="unknown"/>
            <node data_index="248" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="248" tap_mode="classic" type="unknown"/>
            <node data_index="237" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="237" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="277" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="277" tap_mode="classic" type="unknown"/>
            <node data_index="276" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="276" tap_mode="classic" type="unknown"/>
            <node data_index="275" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="275" tap_mode="classic" type="unknown"/>
            <node data_index="274" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="274" tap_mode="classic" type="unknown"/>
            <node data_index="273" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="273" tap_mode="classic" type="unknown"/>
            <node data_index="272" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="272" tap_mode="classic" type="unknown"/>
            <node data_index="271" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="271" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="354" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|IMR" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="354" tap_mode="classic" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|busA[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <node data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <node data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" type="unknown"/>
            <node data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" type="unknown"/>
            <node data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" type="unknown"/>
            <node data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" type="unknown"/>
            <node data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" type="unknown"/>
            <node data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" type="unknown"/>
            <node data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" type="unknown"/>
            <node data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" type="unknown"/>
            <node data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <node data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <node data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <node data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <node data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <node data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <node data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
            <node data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" type="unknown"/>
            <node data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" type="unknown"/>
            <node data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" type="unknown"/>
            <node data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" type="unknown"/>
            <node data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" type="unknown"/>
            <node data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" type="unknown"/>
            <node data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" type="unknown"/>
            <node data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <node data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <node data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <node data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <node data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <node data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
            <node data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <node data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <node data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <node data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" type="unknown"/>
            <node data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" type="unknown"/>
            <node data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" type="unknown"/>
            <node data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" type="unknown"/>
            <node data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" type="unknown"/>
            <node data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" type="unknown"/>
            <node data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" type="unknown"/>
            <node data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" type="unknown"/>
            <node data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" type="unknown"/>
            <node data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" type="unknown"/>
            <node data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" type="unknown"/>
            <node data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" type="unknown"/>
            <node data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" type="unknown"/>
            <node data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" type="unknown"/>
            <node data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" type="unknown"/>
            <node data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" type="unknown"/>
            <node data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" type="unknown"/>
            <node data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" type="unknown"/>
            <node data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" type="unknown"/>
            <node data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" type="unknown"/>
            <node data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <node data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
            <node data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <node data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <node data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <node data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <node data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <node data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
            <node data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" type="unknown"/>
            <node data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|negative" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|control[2..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" type="unknown"/>
            <node data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <node data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUcontrol:translate|instr[5..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <node data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" type="unknown"/>
            <node data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" type="unknown"/>
            <node data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" type="unknown"/>
            <node data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" type="unknown"/>
            <node data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" type="unknown"/>
            <node data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|writeData[31..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="524" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[31]" storage_index="524" tap_mode="classic" type="unknown"/>
            <node data_index="523" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[30]" storage_index="523" tap_mode="classic" type="unknown"/>
            <node data_index="521" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[29]" storage_index="521" tap_mode="classic" type="unknown"/>
            <node data_index="520" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[28]" storage_index="520" tap_mode="classic" type="unknown"/>
            <node data_index="519" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[27]" storage_index="519" tap_mode="classic" type="unknown"/>
            <node data_index="518" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[26]" storage_index="518" tap_mode="classic" type="unknown"/>
            <node data_index="517" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[25]" storage_index="517" tap_mode="classic" type="unknown"/>
            <node data_index="516" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[24]" storage_index="516" tap_mode="classic" type="unknown"/>
            <node data_index="515" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[23]" storage_index="515" tap_mode="classic" type="unknown"/>
            <node data_index="514" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[22]" storage_index="514" tap_mode="classic" type="unknown"/>
            <node data_index="513" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[21]" storage_index="513" tap_mode="classic" type="unknown"/>
            <node data_index="512" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[20]" storage_index="512" tap_mode="classic" type="unknown"/>
            <node data_index="510" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[19]" storage_index="510" tap_mode="classic" type="unknown"/>
            <node data_index="509" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[18]" storage_index="509" tap_mode="classic" type="unknown"/>
            <node data_index="508" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[17]" storage_index="508" tap_mode="classic" type="unknown"/>
            <node data_index="507" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[16]" storage_index="507" tap_mode="classic" type="unknown"/>
            <node data_index="506" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[15]" storage_index="506" tap_mode="classic" type="unknown"/>
            <node data_index="505" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[14]" storage_index="505" tap_mode="classic" type="unknown"/>
            <node data_index="504" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[13]" storage_index="504" tap_mode="classic" type="unknown"/>
            <node data_index="503" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[12]" storage_index="503" tap_mode="classic" type="unknown"/>
            <node data_index="502" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[11]" storage_index="502" tap_mode="classic" type="unknown"/>
            <node data_index="501" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[10]" storage_index="501" tap_mode="classic" type="unknown"/>
            <node data_index="531" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[9]" storage_index="531" tap_mode="classic" type="unknown"/>
            <node data_index="530" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[8]" storage_index="530" tap_mode="classic" type="unknown"/>
            <node data_index="529" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[7]" storage_index="529" tap_mode="classic" type="unknown"/>
            <node data_index="528" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[6]" storage_index="528" tap_mode="classic" type="unknown"/>
            <node data_index="527" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[5]" storage_index="527" tap_mode="classic" type="unknown"/>
            <node data_index="526" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[4]" storage_index="526" tap_mode="classic" type="unknown"/>
            <node data_index="525" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[3]" storage_index="525" tap_mode="classic" type="unknown"/>
            <node data_index="522" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[2]" storage_index="522" tap_mode="classic" type="unknown"/>
            <node data_index="511" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[1]" storage_index="511" tap_mode="classic" type="unknown"/>
            <node data_index="500" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[0]" storage_index="500" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1]" storage_index="75" tap_mode="classic" type="unknown"/>
            <node data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[0]" storage_index="74" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUsrc" storage_index="76" tap_mode="classic" type="unknown"/>
          <node data_index="269" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|Mem2Reg" storage_index="269" tap_mode="classic" type="unknown"/>
          <node data_index="270" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|MemWrEn" storage_index="270" tap_mode="classic" type="unknown"/>
          <node data_index="278" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|RegDst" storage_index="278" tap_mode="classic" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="303" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31]" storage_index="303" tap_mode="classic" type="unknown"/>
            <node data_index="302" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[30]" storage_index="302" tap_mode="classic" type="unknown"/>
            <node data_index="300" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[29]" storage_index="300" tap_mode="classic" type="unknown"/>
            <node data_index="299" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[28]" storage_index="299" tap_mode="classic" type="unknown"/>
            <node data_index="298" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[27]" storage_index="298" tap_mode="classic" type="unknown"/>
            <node data_index="297" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[26]" storage_index="297" tap_mode="classic" type="unknown"/>
            <node data_index="296" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[25]" storage_index="296" tap_mode="classic" type="unknown"/>
            <node data_index="295" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[24]" storage_index="295" tap_mode="classic" type="unknown"/>
            <node data_index="294" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[23]" storage_index="294" tap_mode="classic" type="unknown"/>
            <node data_index="293" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[22]" storage_index="293" tap_mode="classic" type="unknown"/>
            <node data_index="292" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[21]" storage_index="292" tap_mode="classic" type="unknown"/>
            <node data_index="291" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[20]" storage_index="291" tap_mode="classic" type="unknown"/>
            <node data_index="289" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[19]" storage_index="289" tap_mode="classic" type="unknown"/>
            <node data_index="288" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[18]" storage_index="288" tap_mode="classic" type="unknown"/>
            <node data_index="287" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[17]" storage_index="287" tap_mode="classic" type="unknown"/>
            <node data_index="286" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[16]" storage_index="286" tap_mode="classic" type="unknown"/>
            <node data_index="285" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[15]" storage_index="285" tap_mode="classic" type="unknown"/>
            <node data_index="284" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[14]" storage_index="284" tap_mode="classic" type="unknown"/>
            <node data_index="283" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[13]" storage_index="283" tap_mode="classic" type="unknown"/>
            <node data_index="282" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[12]" storage_index="282" tap_mode="classic" type="unknown"/>
            <node data_index="281" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[11]" storage_index="281" tap_mode="classic" type="unknown"/>
            <node data_index="280" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[10]" storage_index="280" tap_mode="classic" type="unknown"/>
            <node data_index="310" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[9]" storage_index="310" tap_mode="classic" type="unknown"/>
            <node data_index="309" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[8]" storage_index="309" tap_mode="classic" type="unknown"/>
            <node data_index="308" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[7]" storage_index="308" tap_mode="classic" type="unknown"/>
            <node data_index="307" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[6]" storage_index="307" tap_mode="classic" type="unknown"/>
            <node data_index="306" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[5]" storage_index="306" tap_mode="classic" type="unknown"/>
            <node data_index="305" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[4]" storage_index="305" tap_mode="classic" type="unknown"/>
            <node data_index="304" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[3]" storage_index="304" tap_mode="classic" type="unknown"/>
            <node data_index="301" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[2]" storage_index="301" tap_mode="classic" type="unknown"/>
            <node data_index="290" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[1]" storage_index="290" tap_mode="classic" type="unknown"/>
            <node data_index="279" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[0]" storage_index="279" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="347" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4]" storage_index="347" tap_mode="classic" type="unknown"/>
            <node data_index="346" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[3]" storage_index="346" tap_mode="classic" type="unknown"/>
            <node data_index="345" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[2]" storage_index="345" tap_mode="classic" type="unknown"/>
            <node data_index="344" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[1]" storage_index="344" tap_mode="classic" type="unknown"/>
            <node data_index="343" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[0]" storage_index="343" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="352" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4]" storage_index="352" tap_mode="classic" type="unknown"/>
            <node data_index="351" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[3]" storage_index="351" tap_mode="classic" type="unknown"/>
            <node data_index="350" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[2]" storage_index="350" tap_mode="classic" type="unknown"/>
            <node data_index="349" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[1]" storage_index="349" tap_mode="classic" type="unknown"/>
            <node data_index="348" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[0]" storage_index="348" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="353" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|z" storage_index="353" tap_mode="classic" type="unknown"/>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15..0]" order="msb_to_lsb" type="register">
            <node data_index="361" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15]" storage_index="361" tap_mode="classic" type="unknown"/>
            <node data_index="360" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][14]" storage_index="360" tap_mode="classic" type="unknown"/>
            <node data_index="359" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][13]" storage_index="359" tap_mode="classic" type="unknown"/>
            <node data_index="358" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][12]" storage_index="358" tap_mode="classic" type="unknown"/>
            <node data_index="357" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][11]" storage_index="357" tap_mode="classic" type="unknown"/>
            <node data_index="356" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][10]" storage_index="356" tap_mode="classic" type="unknown"/>
            <node data_index="370" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][9]" storage_index="370" tap_mode="classic" type="unknown"/>
            <node data_index="369" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][8]" storage_index="369" tap_mode="classic" type="unknown"/>
            <node data_index="368" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][7]" storage_index="368" tap_mode="classic" type="unknown"/>
            <node data_index="367" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][6]" storage_index="367" tap_mode="classic" type="unknown"/>
            <node data_index="366" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][5]" storage_index="366" tap_mode="classic" type="unknown"/>
            <node data_index="365" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][4]" storage_index="365" tap_mode="classic" type="unknown"/>
            <node data_index="364" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][3]" storage_index="364" tap_mode="classic" type="unknown"/>
            <node data_index="363" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][2]" storage_index="363" tap_mode="classic" type="unknown"/>
            <node data_index="362" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][1]" storage_index="362" tap_mode="classic" type="unknown"/>
            <node data_index="355" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][0]" storage_index="355" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|readOutput0[31..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="453" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[31]" storage_index="453" tap_mode="classic" type="unknown"/>
            <node data_index="452" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[30]" storage_index="452" tap_mode="classic" type="unknown"/>
            <node data_index="450" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[29]" storage_index="450" tap_mode="classic" type="unknown"/>
            <node data_index="449" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[28]" storage_index="449" tap_mode="classic" type="unknown"/>
            <node data_index="448" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[27]" storage_index="448" tap_mode="classic" type="unknown"/>
            <node data_index="447" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[26]" storage_index="447" tap_mode="classic" type="unknown"/>
            <node data_index="446" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[25]" storage_index="446" tap_mode="classic" type="unknown"/>
            <node data_index="445" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[24]" storage_index="445" tap_mode="classic" type="unknown"/>
            <node data_index="444" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[23]" storage_index="444" tap_mode="classic" type="unknown"/>
            <node data_index="443" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[22]" storage_index="443" tap_mode="classic" type="unknown"/>
            <node data_index="442" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[21]" storage_index="442" tap_mode="classic" type="unknown"/>
            <node data_index="441" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[20]" storage_index="441" tap_mode="classic" type="unknown"/>
            <node data_index="439" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[19]" storage_index="439" tap_mode="classic" type="unknown"/>
            <node data_index="438" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[18]" storage_index="438" tap_mode="classic" type="unknown"/>
            <node data_index="437" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[17]" storage_index="437" tap_mode="classic" type="unknown"/>
            <node data_index="436" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[16]" storage_index="436" tap_mode="classic" type="unknown"/>
            <node data_index="435" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[15]" storage_index="435" tap_mode="classic" type="unknown"/>
            <node data_index="434" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[14]" storage_index="434" tap_mode="classic" type="unknown"/>
            <node data_index="433" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[13]" storage_index="433" tap_mode="classic" type="unknown"/>
            <node data_index="432" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[12]" storage_index="432" tap_mode="classic" type="unknown"/>
            <node data_index="431" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[11]" storage_index="431" tap_mode="classic" type="unknown"/>
            <node data_index="430" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[10]" storage_index="430" tap_mode="classic" type="unknown"/>
            <node data_index="460" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[9]" storage_index="460" tap_mode="classic" type="unknown"/>
            <node data_index="459" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[8]" storage_index="459" tap_mode="classic" type="unknown"/>
            <node data_index="458" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[7]" storage_index="458" tap_mode="classic" type="unknown"/>
            <node data_index="457" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[6]" storage_index="457" tap_mode="classic" type="unknown"/>
            <node data_index="456" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[5]" storage_index="456" tap_mode="classic" type="unknown"/>
            <node data_index="455" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[4]" storage_index="455" tap_mode="classic" type="unknown"/>
            <node data_index="454" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[3]" storage_index="454" tap_mode="classic" type="unknown"/>
            <node data_index="451" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[2]" storage_index="451" tap_mode="classic" type="unknown"/>
            <node data_index="440" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[1]" storage_index="440" tap_mode="classic" type="unknown"/>
            <node data_index="429" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[0]" storage_index="429" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|readOutput1[31..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="485" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[31]" storage_index="485" tap_mode="classic" type="unknown"/>
            <node data_index="484" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[30]" storage_index="484" tap_mode="classic" type="unknown"/>
            <node data_index="482" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[29]" storage_index="482" tap_mode="classic" type="unknown"/>
            <node data_index="481" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[28]" storage_index="481" tap_mode="classic" type="unknown"/>
            <node data_index="480" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[27]" storage_index="480" tap_mode="classic" type="unknown"/>
            <node data_index="479" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[26]" storage_index="479" tap_mode="classic" type="unknown"/>
            <node data_index="478" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[25]" storage_index="478" tap_mode="classic" type="unknown"/>
            <node data_index="477" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[24]" storage_index="477" tap_mode="classic" type="unknown"/>
            <node data_index="476" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[23]" storage_index="476" tap_mode="classic" type="unknown"/>
            <node data_index="475" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[22]" storage_index="475" tap_mode="classic" type="unknown"/>
            <node data_index="474" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[21]" storage_index="474" tap_mode="classic" type="unknown"/>
            <node data_index="473" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[20]" storage_index="473" tap_mode="classic" type="unknown"/>
            <node data_index="471" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[19]" storage_index="471" tap_mode="classic" type="unknown"/>
            <node data_index="470" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[18]" storage_index="470" tap_mode="classic" type="unknown"/>
            <node data_index="469" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[17]" storage_index="469" tap_mode="classic" type="unknown"/>
            <node data_index="468" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[16]" storage_index="468" tap_mode="classic" type="unknown"/>
            <node data_index="467" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[15]" storage_index="467" tap_mode="classic" type="unknown"/>
            <node data_index="466" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[14]" storage_index="466" tap_mode="classic" type="unknown"/>
            <node data_index="465" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[13]" storage_index="465" tap_mode="classic" type="unknown"/>
            <node data_index="464" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[12]" storage_index="464" tap_mode="classic" type="unknown"/>
            <node data_index="463" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[11]" storage_index="463" tap_mode="classic" type="unknown"/>
            <node data_index="462" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[10]" storage_index="462" tap_mode="classic" type="unknown"/>
            <node data_index="492" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[9]" storage_index="492" tap_mode="classic" type="unknown"/>
            <node data_index="491" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[8]" storage_index="491" tap_mode="classic" type="unknown"/>
            <node data_index="490" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[7]" storage_index="490" tap_mode="classic" type="unknown"/>
            <node data_index="489" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[6]" storage_index="489" tap_mode="classic" type="unknown"/>
            <node data_index="488" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[5]" storage_index="488" tap_mode="classic" type="unknown"/>
            <node data_index="487" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[4]" storage_index="487" tap_mode="classic" type="unknown"/>
            <node data_index="486" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[3]" storage_index="486" tap_mode="classic" type="unknown"/>
            <node data_index="483" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[2]" storage_index="483" tap_mode="classic" type="unknown"/>
            <node data_index="472" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[1]" storage_index="472" tap_mode="classic" type="unknown"/>
            <node data_index="461" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[0]" storage_index="461" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|read1[4..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="428" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[4]" storage_index="428" tap_mode="classic" type="unknown"/>
            <node data_index="427" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[3]" storage_index="427" tap_mode="classic" type="unknown"/>
            <node data_index="426" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[2]" storage_index="426" tap_mode="classic" type="unknown"/>
            <node data_index="425" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[1]" storage_index="425" tap_mode="classic" type="unknown"/>
            <node data_index="424" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[0]" storage_index="424" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|read0[4..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="423" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[4]" storage_index="423" tap_mode="classic" type="unknown"/>
            <node data_index="422" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[3]" storage_index="422" tap_mode="classic" type="unknown"/>
            <node data_index="421" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[2]" storage_index="421" tap_mode="classic" type="unknown"/>
            <node data_index="420" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[1]" storage_index="420" tap_mode="classic" type="unknown"/>
            <node data_index="419" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[0]" storage_index="419" tap_mode="classic" type="unknown"/>
          </node>
          <node is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|write[4..0]" order="msb_to_lsb" type="combinatorial">
            <node data_index="498" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[4]" storage_index="498" tap_mode="classic" type="unknown"/>
            <node data_index="497" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[3]" storage_index="497" tap_mode="classic" type="unknown"/>
            <node data_index="496" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[2]" storage_index="496" tap_mode="classic" type="unknown"/>
            <node data_index="495" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[1]" storage_index="495" tap_mode="classic" type="unknown"/>
            <node data_index="494" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[0]" storage_index="494" tap_mode="classic" type="unknown"/>
          </node>
          <node data_index="493" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|wrEn" storage_index="493" tap_mode="classic" type="unknown"/>
        </unified_setup_data_view>
        <data_view>
          <net data_index="499" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="simpleCPU:cpu|rst" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="499" tap_mode="classic" trigger_index="0" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|busB[31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="395" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="395" tap_mode="classic" type="unknown"/>
            <net data_index="394" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="394" tap_mode="classic" type="unknown"/>
            <net data_index="392" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="392" tap_mode="classic" type="unknown"/>
            <net data_index="391" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="391" tap_mode="classic" type="unknown"/>
            <net data_index="390" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="390" tap_mode="classic" type="unknown"/>
            <net data_index="389" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="389" tap_mode="classic" type="unknown"/>
            <net data_index="388" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="388" tap_mode="classic" type="unknown"/>
            <net data_index="387" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="387" tap_mode="classic" type="unknown"/>
            <net data_index="386" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="386" tap_mode="classic" type="unknown"/>
            <net data_index="385" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="385" tap_mode="classic" type="unknown"/>
            <net data_index="384" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="384" tap_mode="classic" type="unknown"/>
            <net data_index="383" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="383" tap_mode="classic" type="unknown"/>
            <net data_index="381" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="381" tap_mode="classic" type="unknown"/>
            <net data_index="380" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="380" tap_mode="classic" type="unknown"/>
            <net data_index="379" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="379" tap_mode="classic" type="unknown"/>
            <net data_index="378" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="378" tap_mode="classic" type="unknown"/>
            <net data_index="377" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="377" tap_mode="classic" type="unknown"/>
            <net data_index="376" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="376" tap_mode="classic" type="unknown"/>
            <net data_index="375" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="375" tap_mode="classic" type="unknown"/>
            <net data_index="374" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="374" tap_mode="classic" type="unknown"/>
            <net data_index="373" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="373" tap_mode="classic" type="unknown"/>
            <net data_index="372" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="372" tap_mode="classic" type="unknown"/>
            <net data_index="402" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="402" tap_mode="classic" type="unknown"/>
            <net data_index="401" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="401" tap_mode="classic" type="unknown"/>
            <net data_index="400" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="400" tap_mode="classic" type="unknown"/>
            <net data_index="399" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="399" tap_mode="classic" type="unknown"/>
            <net data_index="398" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="398" tap_mode="classic" type="unknown"/>
            <net data_index="397" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="397" tap_mode="classic" type="unknown"/>
            <net data_index="396" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="396" tap_mode="classic" type="unknown"/>
            <net data_index="393" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="393" tap_mode="classic" type="unknown"/>
            <net data_index="382" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="382" tap_mode="classic" type="unknown"/>
            <net data_index="371" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="371" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|data[15..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="409" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="409" tap_mode="classic" type="unknown"/>
            <net data_index="408" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="408" tap_mode="classic" type="unknown"/>
            <net data_index="407" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="407" tap_mode="classic" type="unknown"/>
            <net data_index="406" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="406" tap_mode="classic" type="unknown"/>
            <net data_index="405" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="405" tap_mode="classic" type="unknown"/>
            <net data_index="404" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="404" tap_mode="classic" type="unknown"/>
            <net data_index="418" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="418" tap_mode="classic" type="unknown"/>
            <net data_index="417" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="417" tap_mode="classic" type="unknown"/>
            <net data_index="416" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="416" tap_mode="classic" type="unknown"/>
            <net data_index="415" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="415" tap_mode="classic" type="unknown"/>
            <net data_index="414" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="414" tap_mode="classic" type="unknown"/>
            <net data_index="413" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="413" tap_mode="classic" type="unknown"/>
            <net data_index="412" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="412" tap_mode="classic" type="unknown"/>
            <net data_index="411" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="411" tap_mode="classic" type="unknown"/>
            <net data_index="410" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="410" tap_mode="classic" type="unknown"/>
            <net data_index="403" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="403" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31..0]" order="msb_to_lsb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="335" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="335" tap_mode="classic" type="unknown"/>
            <net data_index="334" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="334" tap_mode="classic" type="unknown"/>
            <net data_index="332" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="332" tap_mode="classic" type="unknown"/>
            <net data_index="331" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="331" tap_mode="classic" type="unknown"/>
            <net data_index="330" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="330" tap_mode="classic" type="unknown"/>
            <net data_index="329" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="329" tap_mode="classic" type="unknown"/>
            <net data_index="328" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="328" tap_mode="classic" type="unknown"/>
            <net data_index="327" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="327" tap_mode="classic" type="unknown"/>
            <net data_index="326" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="326" tap_mode="classic" type="unknown"/>
            <net data_index="325" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="325" tap_mode="classic" type="unknown"/>
            <net data_index="324" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="324" tap_mode="classic" type="unknown"/>
            <net data_index="323" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="323" tap_mode="classic" type="unknown"/>
            <net data_index="321" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="321" tap_mode="classic" type="unknown"/>
            <net data_index="320" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="320" tap_mode="classic" type="unknown"/>
            <net data_index="319" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="319" tap_mode="classic" type="unknown"/>
            <net data_index="318" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="318" tap_mode="classic" type="unknown"/>
            <net data_index="317" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="317" tap_mode="classic" type="unknown"/>
            <net data_index="316" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="316" tap_mode="classic" type="unknown"/>
            <net data_index="315" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="315" tap_mode="classic" type="unknown"/>
            <net data_index="314" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="314" tap_mode="classic" type="unknown"/>
            <net data_index="313" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="313" tap_mode="classic" type="unknown"/>
            <net data_index="312" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="312" tap_mode="classic" type="unknown"/>
            <net data_index="342" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="342" tap_mode="classic" type="unknown"/>
            <net data_index="341" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="341" tap_mode="classic" type="unknown"/>
            <net data_index="340" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="340" tap_mode="classic" type="unknown"/>
            <net data_index="339" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="339" tap_mode="classic" type="unknown"/>
            <net data_index="338" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="338" tap_mode="classic" type="unknown"/>
            <net data_index="337" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="337" tap_mode="classic" type="unknown"/>
            <net data_index="336" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="336" tap_mode="classic" type="unknown"/>
            <net data_index="333" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="333" tap_mode="classic" type="unknown"/>
            <net data_index="322" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="322" tap_mode="classic" type="unknown"/>
            <net data_index="311" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="311" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" tap_mode="classic" type="register">
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" type="unknown"/>
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" type="unknown"/>
            <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" type="unknown"/>
            <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" type="unknown"/>
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" type="unknown"/>
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" type="unknown"/>
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" type="unknown"/>
            <net data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" type="unknown"/>
            <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" type="unknown"/>
            <net data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" type="unknown"/>
            <net data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" type="unknown"/>
            <net data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" type="unknown"/>
            <net data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" type="unknown"/>
            <net data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" type="unknown"/>
            <net data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" type="unknown"/>
            <net data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" type="unknown"/>
            <net data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" type="unknown"/>
            <net data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" type="unknown"/>
            <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" type="unknown"/>
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" type="unknown"/>
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" type="unknown"/>
            <net data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" type="unknown"/>
            <net data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" type="unknown"/>
            <net data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" type="unknown"/>
            <net data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" type="unknown"/>
            <net data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" type="unknown"/>
            <net data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" type="unknown"/>
            <net data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" type="unknown"/>
            <net data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" type="unknown"/>
            <net data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="165" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="classic" type="unknown"/>
            <net data_index="164" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="classic" type="unknown"/>
            <net data_index="162" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="162" tap_mode="classic" type="unknown"/>
            <net data_index="161" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" type="unknown"/>
            <net data_index="160" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" type="unknown"/>
            <net data_index="159" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" type="unknown"/>
            <net data_index="158" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" type="unknown"/>
            <net data_index="157" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" type="unknown"/>
            <net data_index="156" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" type="unknown"/>
            <net data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" type="unknown"/>
            <net data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" type="unknown"/>
            <net data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" type="unknown"/>
            <net data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" type="unknown"/>
            <net data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" type="unknown"/>
            <net data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" type="unknown"/>
            <net data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" type="unknown"/>
            <net data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" type="unknown"/>
            <net data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" type="unknown"/>
            <net data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" type="unknown"/>
            <net data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" type="unknown"/>
            <net data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" type="unknown"/>
            <net data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" type="unknown"/>
            <net data_index="172" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="classic" type="unknown"/>
            <net data_index="171" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="classic" type="unknown"/>
            <net data_index="170" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="classic" type="unknown"/>
            <net data_index="169" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="classic" type="unknown"/>
            <net data_index="168" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="classic" type="unknown"/>
            <net data_index="167" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="classic" type="unknown"/>
            <net data_index="166" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="classic" type="unknown"/>
            <net data_index="163" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="163" tap_mode="classic" type="unknown"/>
            <net data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" type="unknown"/>
            <net data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="197" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="classic" type="unknown"/>
            <net data_index="196" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="classic" type="unknown"/>
            <net data_index="194" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="classic" type="unknown"/>
            <net data_index="193" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="classic" type="unknown"/>
            <net data_index="192" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="classic" type="unknown"/>
            <net data_index="191" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="classic" type="unknown"/>
            <net data_index="190" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="classic" type="unknown"/>
            <net data_index="189" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="classic" type="unknown"/>
            <net data_index="188" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="classic" type="unknown"/>
            <net data_index="187" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="classic" type="unknown"/>
            <net data_index="186" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="classic" type="unknown"/>
            <net data_index="185" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="classic" type="unknown"/>
            <net data_index="183" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="classic" type="unknown"/>
            <net data_index="182" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="classic" type="unknown"/>
            <net data_index="181" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="classic" type="unknown"/>
            <net data_index="180" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="classic" type="unknown"/>
            <net data_index="179" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="classic" type="unknown"/>
            <net data_index="178" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="classic" type="unknown"/>
            <net data_index="177" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="classic" type="unknown"/>
            <net data_index="176" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="classic" type="unknown"/>
            <net data_index="175" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="classic" type="unknown"/>
            <net data_index="174" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="classic" type="unknown"/>
            <net data_index="204" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="classic" type="unknown"/>
            <net data_index="203" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="classic" type="unknown"/>
            <net data_index="202" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="classic" type="unknown"/>
            <net data_index="201" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="classic" type="unknown"/>
            <net data_index="200" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="classic" type="unknown"/>
            <net data_index="199" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="classic" type="unknown"/>
            <net data_index="198" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="classic" type="unknown"/>
            <net data_index="195" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="classic" type="unknown"/>
            <net data_index="184" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="classic" type="unknown"/>
            <net data_index="173" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="229" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="229" tap_mode="classic" type="unknown"/>
            <net data_index="228" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="228" tap_mode="classic" type="unknown"/>
            <net data_index="226" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="226" tap_mode="classic" type="unknown"/>
            <net data_index="225" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="225" tap_mode="classic" type="unknown"/>
            <net data_index="224" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="224" tap_mode="classic" type="unknown"/>
            <net data_index="223" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="223" tap_mode="classic" type="unknown"/>
            <net data_index="222" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="222" tap_mode="classic" type="unknown"/>
            <net data_index="221" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="221" tap_mode="classic" type="unknown"/>
            <net data_index="220" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="220" tap_mode="classic" type="unknown"/>
            <net data_index="219" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="219" tap_mode="classic" type="unknown"/>
            <net data_index="218" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="218" tap_mode="classic" type="unknown"/>
            <net data_index="217" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="217" tap_mode="classic" type="unknown"/>
            <net data_index="215" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="215" tap_mode="classic" type="unknown"/>
            <net data_index="214" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="214" tap_mode="classic" type="unknown"/>
            <net data_index="213" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="213" tap_mode="classic" type="unknown"/>
            <net data_index="212" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="212" tap_mode="classic" type="unknown"/>
            <net data_index="211" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="211" tap_mode="classic" type="unknown"/>
            <net data_index="210" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="210" tap_mode="classic" type="unknown"/>
            <net data_index="209" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="classic" type="unknown"/>
            <net data_index="208" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="classic" type="unknown"/>
            <net data_index="207" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="classic" type="unknown"/>
            <net data_index="206" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="classic" type="unknown"/>
            <net data_index="236" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="236" tap_mode="classic" type="unknown"/>
            <net data_index="235" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="235" tap_mode="classic" type="unknown"/>
            <net data_index="234" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="234" tap_mode="classic" type="unknown"/>
            <net data_index="233" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="233" tap_mode="classic" type="unknown"/>
            <net data_index="232" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="232" tap_mode="classic" type="unknown"/>
            <net data_index="231" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="231" tap_mode="classic" type="unknown"/>
            <net data_index="230" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="230" tap_mode="classic" type="unknown"/>
            <net data_index="227" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="227" tap_mode="classic" type="unknown"/>
            <net data_index="216" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="216" tap_mode="classic" type="unknown"/>
            <net data_index="205" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="261" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" type="unknown"/>
            <net data_index="260" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" type="unknown"/>
            <net data_index="258" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="258" tap_mode="classic" type="unknown"/>
            <net data_index="257" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="257" tap_mode="classic" type="unknown"/>
            <net data_index="256" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="256" tap_mode="classic" type="unknown"/>
            <net data_index="255" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="255" tap_mode="classic" type="unknown"/>
            <net data_index="254" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="254" tap_mode="classic" type="unknown"/>
            <net data_index="253" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="253" tap_mode="classic" type="unknown"/>
            <net data_index="252" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="252" tap_mode="classic" type="unknown"/>
            <net data_index="251" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="251" tap_mode="classic" type="unknown"/>
            <net data_index="250" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="250" tap_mode="classic" type="unknown"/>
            <net data_index="249" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="249" tap_mode="classic" type="unknown"/>
            <net data_index="247" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="247" tap_mode="classic" type="unknown"/>
            <net data_index="246" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="246" tap_mode="classic" type="unknown"/>
            <net data_index="245" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="245" tap_mode="classic" type="unknown"/>
            <net data_index="244" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="244" tap_mode="classic" type="unknown"/>
            <net data_index="243" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="243" tap_mode="classic" type="unknown"/>
            <net data_index="242" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="242" tap_mode="classic" type="unknown"/>
            <net data_index="241" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="241" tap_mode="classic" type="unknown"/>
            <net data_index="240" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="240" tap_mode="classic" type="unknown"/>
            <net data_index="239" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="239" tap_mode="classic" type="unknown"/>
            <net data_index="238" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="238" tap_mode="classic" type="unknown"/>
            <net data_index="268" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="268" tap_mode="classic" type="unknown"/>
            <net data_index="267" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="267" tap_mode="classic" type="unknown"/>
            <net data_index="266" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="266" tap_mode="classic" type="unknown"/>
            <net data_index="265" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="265" tap_mode="classic" type="unknown"/>
            <net data_index="264" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="264" tap_mode="classic" type="unknown"/>
            <net data_index="263" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="263" tap_mode="classic" type="unknown"/>
            <net data_index="262" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="262" tap_mode="classic" type="unknown"/>
            <net data_index="259" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="259" tap_mode="classic" type="unknown"/>
            <net data_index="248" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="248" tap_mode="classic" type="unknown"/>
            <net data_index="237" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="237" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="277" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="277" tap_mode="classic" type="unknown"/>
            <net data_index="276" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="276" tap_mode="classic" type="unknown"/>
            <net data_index="275" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="275" tap_mode="classic" type="unknown"/>
            <net data_index="274" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="274" tap_mode="classic" type="unknown"/>
            <net data_index="273" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="273" tap_mode="classic" type="unknown"/>
            <net data_index="272" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="272" tap_mode="classic" type="unknown"/>
            <net data_index="271" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="271" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="354" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|IMR" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="354" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|busA[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|negative" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|control[2..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUcontrol:translate|instr[5..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|writeData[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="524" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[31]" storage_index="524" tap_mode="classic" type="unknown"/>
            <net data_index="523" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[30]" storage_index="523" tap_mode="classic" type="unknown"/>
            <net data_index="521" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[29]" storage_index="521" tap_mode="classic" type="unknown"/>
            <net data_index="520" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[28]" storage_index="520" tap_mode="classic" type="unknown"/>
            <net data_index="519" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[27]" storage_index="519" tap_mode="classic" type="unknown"/>
            <net data_index="518" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[26]" storage_index="518" tap_mode="classic" type="unknown"/>
            <net data_index="517" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[25]" storage_index="517" tap_mode="classic" type="unknown"/>
            <net data_index="516" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[24]" storage_index="516" tap_mode="classic" type="unknown"/>
            <net data_index="515" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[23]" storage_index="515" tap_mode="classic" type="unknown"/>
            <net data_index="514" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[22]" storage_index="514" tap_mode="classic" type="unknown"/>
            <net data_index="513" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[21]" storage_index="513" tap_mode="classic" type="unknown"/>
            <net data_index="512" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[20]" storage_index="512" tap_mode="classic" type="unknown"/>
            <net data_index="510" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[19]" storage_index="510" tap_mode="classic" type="unknown"/>
            <net data_index="509" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[18]" storage_index="509" tap_mode="classic" type="unknown"/>
            <net data_index="508" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[17]" storage_index="508" tap_mode="classic" type="unknown"/>
            <net data_index="507" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[16]" storage_index="507" tap_mode="classic" type="unknown"/>
            <net data_index="506" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[15]" storage_index="506" tap_mode="classic" type="unknown"/>
            <net data_index="505" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[14]" storage_index="505" tap_mode="classic" type="unknown"/>
            <net data_index="504" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[13]" storage_index="504" tap_mode="classic" type="unknown"/>
            <net data_index="503" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[12]" storage_index="503" tap_mode="classic" type="unknown"/>
            <net data_index="502" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[11]" storage_index="502" tap_mode="classic" type="unknown"/>
            <net data_index="501" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[10]" storage_index="501" tap_mode="classic" type="unknown"/>
            <net data_index="531" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[9]" storage_index="531" tap_mode="classic" type="unknown"/>
            <net data_index="530" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[8]" storage_index="530" tap_mode="classic" type="unknown"/>
            <net data_index="529" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[7]" storage_index="529" tap_mode="classic" type="unknown"/>
            <net data_index="528" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[6]" storage_index="528" tap_mode="classic" type="unknown"/>
            <net data_index="527" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[5]" storage_index="527" tap_mode="classic" type="unknown"/>
            <net data_index="526" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[4]" storage_index="526" tap_mode="classic" type="unknown"/>
            <net data_index="525" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[3]" storage_index="525" tap_mode="classic" type="unknown"/>
            <net data_index="522" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[2]" storage_index="522" tap_mode="classic" type="unknown"/>
            <net data_index="511" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[1]" storage_index="511" tap_mode="classic" type="unknown"/>
            <net data_index="500" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[0]" storage_index="500" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1]" storage_index="75" tap_mode="classic" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[0]" storage_index="74" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUsrc" storage_index="76" tap_mode="classic" type="unknown"/>
          <net data_index="269" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|Mem2Reg" storage_index="269" tap_mode="classic" type="unknown"/>
          <net data_index="270" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|MemWrEn" storage_index="270" tap_mode="classic" type="unknown"/>
          <net data_index="278" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|RegDst" storage_index="278" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="303" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31]" storage_index="303" tap_mode="classic" type="unknown"/>
            <net data_index="302" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[30]" storage_index="302" tap_mode="classic" type="unknown"/>
            <net data_index="300" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[29]" storage_index="300" tap_mode="classic" type="unknown"/>
            <net data_index="299" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[28]" storage_index="299" tap_mode="classic" type="unknown"/>
            <net data_index="298" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[27]" storage_index="298" tap_mode="classic" type="unknown"/>
            <net data_index="297" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[26]" storage_index="297" tap_mode="classic" type="unknown"/>
            <net data_index="296" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[25]" storage_index="296" tap_mode="classic" type="unknown"/>
            <net data_index="295" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[24]" storage_index="295" tap_mode="classic" type="unknown"/>
            <net data_index="294" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[23]" storage_index="294" tap_mode="classic" type="unknown"/>
            <net data_index="293" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[22]" storage_index="293" tap_mode="classic" type="unknown"/>
            <net data_index="292" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[21]" storage_index="292" tap_mode="classic" type="unknown"/>
            <net data_index="291" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[20]" storage_index="291" tap_mode="classic" type="unknown"/>
            <net data_index="289" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[19]" storage_index="289" tap_mode="classic" type="unknown"/>
            <net data_index="288" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[18]" storage_index="288" tap_mode="classic" type="unknown"/>
            <net data_index="287" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[17]" storage_index="287" tap_mode="classic" type="unknown"/>
            <net data_index="286" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[16]" storage_index="286" tap_mode="classic" type="unknown"/>
            <net data_index="285" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[15]" storage_index="285" tap_mode="classic" type="unknown"/>
            <net data_index="284" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[14]" storage_index="284" tap_mode="classic" type="unknown"/>
            <net data_index="283" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[13]" storage_index="283" tap_mode="classic" type="unknown"/>
            <net data_index="282" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[12]" storage_index="282" tap_mode="classic" type="unknown"/>
            <net data_index="281" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[11]" storage_index="281" tap_mode="classic" type="unknown"/>
            <net data_index="280" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[10]" storage_index="280" tap_mode="classic" type="unknown"/>
            <net data_index="310" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[9]" storage_index="310" tap_mode="classic" type="unknown"/>
            <net data_index="309" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[8]" storage_index="309" tap_mode="classic" type="unknown"/>
            <net data_index="308" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[7]" storage_index="308" tap_mode="classic" type="unknown"/>
            <net data_index="307" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[6]" storage_index="307" tap_mode="classic" type="unknown"/>
            <net data_index="306" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[5]" storage_index="306" tap_mode="classic" type="unknown"/>
            <net data_index="305" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[4]" storage_index="305" tap_mode="classic" type="unknown"/>
            <net data_index="304" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[3]" storage_index="304" tap_mode="classic" type="unknown"/>
            <net data_index="301" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[2]" storage_index="301" tap_mode="classic" type="unknown"/>
            <net data_index="290" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[1]" storage_index="290" tap_mode="classic" type="unknown"/>
            <net data_index="279" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[0]" storage_index="279" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="347" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4]" storage_index="347" tap_mode="classic" type="unknown"/>
            <net data_index="346" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[3]" storage_index="346" tap_mode="classic" type="unknown"/>
            <net data_index="345" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[2]" storage_index="345" tap_mode="classic" type="unknown"/>
            <net data_index="344" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[1]" storage_index="344" tap_mode="classic" type="unknown"/>
            <net data_index="343" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[0]" storage_index="343" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="352" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4]" storage_index="352" tap_mode="classic" type="unknown"/>
            <net data_index="351" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[3]" storage_index="351" tap_mode="classic" type="unknown"/>
            <net data_index="350" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[2]" storage_index="350" tap_mode="classic" type="unknown"/>
            <net data_index="349" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[1]" storage_index="349" tap_mode="classic" type="unknown"/>
            <net data_index="348" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[0]" storage_index="348" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="353" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|z" storage_index="353" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15..0]" order="msb_to_lsb" type="register">
            <net data_index="361" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15]" storage_index="361" tap_mode="classic" type="unknown"/>
            <net data_index="360" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][14]" storage_index="360" tap_mode="classic" type="unknown"/>
            <net data_index="359" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][13]" storage_index="359" tap_mode="classic" type="unknown"/>
            <net data_index="358" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][12]" storage_index="358" tap_mode="classic" type="unknown"/>
            <net data_index="357" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][11]" storage_index="357" tap_mode="classic" type="unknown"/>
            <net data_index="356" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][10]" storage_index="356" tap_mode="classic" type="unknown"/>
            <net data_index="370" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][9]" storage_index="370" tap_mode="classic" type="unknown"/>
            <net data_index="369" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][8]" storage_index="369" tap_mode="classic" type="unknown"/>
            <net data_index="368" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][7]" storage_index="368" tap_mode="classic" type="unknown"/>
            <net data_index="367" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][6]" storage_index="367" tap_mode="classic" type="unknown"/>
            <net data_index="366" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][5]" storage_index="366" tap_mode="classic" type="unknown"/>
            <net data_index="365" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][4]" storage_index="365" tap_mode="classic" type="unknown"/>
            <net data_index="364" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][3]" storage_index="364" tap_mode="classic" type="unknown"/>
            <net data_index="363" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][2]" storage_index="363" tap_mode="classic" type="unknown"/>
            <net data_index="362" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][1]" storage_index="362" tap_mode="classic" type="unknown"/>
            <net data_index="355" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][0]" storage_index="355" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|readOutput0[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="453" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[31]" storage_index="453" tap_mode="classic" type="unknown"/>
            <net data_index="452" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[30]" storage_index="452" tap_mode="classic" type="unknown"/>
            <net data_index="450" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[29]" storage_index="450" tap_mode="classic" type="unknown"/>
            <net data_index="449" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[28]" storage_index="449" tap_mode="classic" type="unknown"/>
            <net data_index="448" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[27]" storage_index="448" tap_mode="classic" type="unknown"/>
            <net data_index="447" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[26]" storage_index="447" tap_mode="classic" type="unknown"/>
            <net data_index="446" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[25]" storage_index="446" tap_mode="classic" type="unknown"/>
            <net data_index="445" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[24]" storage_index="445" tap_mode="classic" type="unknown"/>
            <net data_index="444" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[23]" storage_index="444" tap_mode="classic" type="unknown"/>
            <net data_index="443" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[22]" storage_index="443" tap_mode="classic" type="unknown"/>
            <net data_index="442" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[21]" storage_index="442" tap_mode="classic" type="unknown"/>
            <net data_index="441" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[20]" storage_index="441" tap_mode="classic" type="unknown"/>
            <net data_index="439" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[19]" storage_index="439" tap_mode="classic" type="unknown"/>
            <net data_index="438" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[18]" storage_index="438" tap_mode="classic" type="unknown"/>
            <net data_index="437" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[17]" storage_index="437" tap_mode="classic" type="unknown"/>
            <net data_index="436" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[16]" storage_index="436" tap_mode="classic" type="unknown"/>
            <net data_index="435" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[15]" storage_index="435" tap_mode="classic" type="unknown"/>
            <net data_index="434" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[14]" storage_index="434" tap_mode="classic" type="unknown"/>
            <net data_index="433" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[13]" storage_index="433" tap_mode="classic" type="unknown"/>
            <net data_index="432" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[12]" storage_index="432" tap_mode="classic" type="unknown"/>
            <net data_index="431" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[11]" storage_index="431" tap_mode="classic" type="unknown"/>
            <net data_index="430" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[10]" storage_index="430" tap_mode="classic" type="unknown"/>
            <net data_index="460" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[9]" storage_index="460" tap_mode="classic" type="unknown"/>
            <net data_index="459" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[8]" storage_index="459" tap_mode="classic" type="unknown"/>
            <net data_index="458" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[7]" storage_index="458" tap_mode="classic" type="unknown"/>
            <net data_index="457" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[6]" storage_index="457" tap_mode="classic" type="unknown"/>
            <net data_index="456" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[5]" storage_index="456" tap_mode="classic" type="unknown"/>
            <net data_index="455" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[4]" storage_index="455" tap_mode="classic" type="unknown"/>
            <net data_index="454" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[3]" storage_index="454" tap_mode="classic" type="unknown"/>
            <net data_index="451" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[2]" storage_index="451" tap_mode="classic" type="unknown"/>
            <net data_index="440" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[1]" storage_index="440" tap_mode="classic" type="unknown"/>
            <net data_index="429" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[0]" storage_index="429" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|readOutput1[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="485" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[31]" storage_index="485" tap_mode="classic" type="unknown"/>
            <net data_index="484" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[30]" storage_index="484" tap_mode="classic" type="unknown"/>
            <net data_index="482" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[29]" storage_index="482" tap_mode="classic" type="unknown"/>
            <net data_index="481" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[28]" storage_index="481" tap_mode="classic" type="unknown"/>
            <net data_index="480" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[27]" storage_index="480" tap_mode="classic" type="unknown"/>
            <net data_index="479" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[26]" storage_index="479" tap_mode="classic" type="unknown"/>
            <net data_index="478" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[25]" storage_index="478" tap_mode="classic" type="unknown"/>
            <net data_index="477" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[24]" storage_index="477" tap_mode="classic" type="unknown"/>
            <net data_index="476" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[23]" storage_index="476" tap_mode="classic" type="unknown"/>
            <net data_index="475" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[22]" storage_index="475" tap_mode="classic" type="unknown"/>
            <net data_index="474" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[21]" storage_index="474" tap_mode="classic" type="unknown"/>
            <net data_index="473" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[20]" storage_index="473" tap_mode="classic" type="unknown"/>
            <net data_index="471" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[19]" storage_index="471" tap_mode="classic" type="unknown"/>
            <net data_index="470" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[18]" storage_index="470" tap_mode="classic" type="unknown"/>
            <net data_index="469" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[17]" storage_index="469" tap_mode="classic" type="unknown"/>
            <net data_index="468" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[16]" storage_index="468" tap_mode="classic" type="unknown"/>
            <net data_index="467" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[15]" storage_index="467" tap_mode="classic" type="unknown"/>
            <net data_index="466" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[14]" storage_index="466" tap_mode="classic" type="unknown"/>
            <net data_index="465" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[13]" storage_index="465" tap_mode="classic" type="unknown"/>
            <net data_index="464" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[12]" storage_index="464" tap_mode="classic" type="unknown"/>
            <net data_index="463" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[11]" storage_index="463" tap_mode="classic" type="unknown"/>
            <net data_index="462" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[10]" storage_index="462" tap_mode="classic" type="unknown"/>
            <net data_index="492" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[9]" storage_index="492" tap_mode="classic" type="unknown"/>
            <net data_index="491" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[8]" storage_index="491" tap_mode="classic" type="unknown"/>
            <net data_index="490" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[7]" storage_index="490" tap_mode="classic" type="unknown"/>
            <net data_index="489" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[6]" storage_index="489" tap_mode="classic" type="unknown"/>
            <net data_index="488" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[5]" storage_index="488" tap_mode="classic" type="unknown"/>
            <net data_index="487" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[4]" storage_index="487" tap_mode="classic" type="unknown"/>
            <net data_index="486" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[3]" storage_index="486" tap_mode="classic" type="unknown"/>
            <net data_index="483" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[2]" storage_index="483" tap_mode="classic" type="unknown"/>
            <net data_index="472" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[1]" storage_index="472" tap_mode="classic" type="unknown"/>
            <net data_index="461" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[0]" storage_index="461" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|read1[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="428" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[4]" storage_index="428" tap_mode="classic" type="unknown"/>
            <net data_index="427" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[3]" storage_index="427" tap_mode="classic" type="unknown"/>
            <net data_index="426" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[2]" storage_index="426" tap_mode="classic" type="unknown"/>
            <net data_index="425" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[1]" storage_index="425" tap_mode="classic" type="unknown"/>
            <net data_index="424" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[0]" storage_index="424" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|read0[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="423" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[4]" storage_index="423" tap_mode="classic" type="unknown"/>
            <net data_index="422" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[3]" storage_index="422" tap_mode="classic" type="unknown"/>
            <net data_index="421" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[2]" storage_index="421" tap_mode="classic" type="unknown"/>
            <net data_index="420" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[1]" storage_index="420" tap_mode="classic" type="unknown"/>
            <net data_index="419" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[0]" storage_index="419" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|write[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="498" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[4]" storage_index="498" tap_mode="classic" type="unknown"/>
            <net data_index="497" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[3]" storage_index="497" tap_mode="classic" type="unknown"/>
            <net data_index="496" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[2]" storage_index="496" tap_mode="classic" type="unknown"/>
            <net data_index="495" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[1]" storage_index="495" tap_mode="classic" type="unknown"/>
            <net data_index="494" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[0]" storage_index="494" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="493" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|wrEn" storage_index="493" tap_mode="classic" type="unknown"/>
        </data_view>
        <setup_view>
          <net data_index="499" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="true" level-0="either edge" name="simpleCPU:cpu|rst" pwr_level-0="dont_care" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="499" tap_mode="classic" trigger_index="0" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|busB[31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="395" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="395" tap_mode="classic" type="unknown"/>
            <net data_index="394" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="394" tap_mode="classic" type="unknown"/>
            <net data_index="392" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="392" tap_mode="classic" type="unknown"/>
            <net data_index="391" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="391" tap_mode="classic" type="unknown"/>
            <net data_index="390" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="390" tap_mode="classic" type="unknown"/>
            <net data_index="389" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="389" tap_mode="classic" type="unknown"/>
            <net data_index="388" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="388" tap_mode="classic" type="unknown"/>
            <net data_index="387" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="387" tap_mode="classic" type="unknown"/>
            <net data_index="386" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="386" tap_mode="classic" type="unknown"/>
            <net data_index="385" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="385" tap_mode="classic" type="unknown"/>
            <net data_index="384" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="384" tap_mode="classic" type="unknown"/>
            <net data_index="383" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="383" tap_mode="classic" type="unknown"/>
            <net data_index="381" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="381" tap_mode="classic" type="unknown"/>
            <net data_index="380" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="380" tap_mode="classic" type="unknown"/>
            <net data_index="379" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="379" tap_mode="classic" type="unknown"/>
            <net data_index="378" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="378" tap_mode="classic" type="unknown"/>
            <net data_index="377" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="377" tap_mode="classic" type="unknown"/>
            <net data_index="376" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="376" tap_mode="classic" type="unknown"/>
            <net data_index="375" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="375" tap_mode="classic" type="unknown"/>
            <net data_index="374" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="374" tap_mode="classic" type="unknown"/>
            <net data_index="373" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="373" tap_mode="classic" type="unknown"/>
            <net data_index="372" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="372" tap_mode="classic" type="unknown"/>
            <net data_index="402" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="402" tap_mode="classic" type="unknown"/>
            <net data_index="401" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="401" tap_mode="classic" type="unknown"/>
            <net data_index="400" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="400" tap_mode="classic" type="unknown"/>
            <net data_index="399" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="399" tap_mode="classic" type="unknown"/>
            <net data_index="398" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="398" tap_mode="classic" type="unknown"/>
            <net data_index="397" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="397" tap_mode="classic" type="unknown"/>
            <net data_index="396" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="396" tap_mode="classic" type="unknown"/>
            <net data_index="393" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="393" tap_mode="classic" type="unknown"/>
            <net data_index="382" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="382" tap_mode="classic" type="unknown"/>
            <net data_index="371" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|busB[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="371" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|data[15..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="409" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="409" tap_mode="classic" type="unknown"/>
            <net data_index="408" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="408" tap_mode="classic" type="unknown"/>
            <net data_index="407" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="407" tap_mode="classic" type="unknown"/>
            <net data_index="406" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="406" tap_mode="classic" type="unknown"/>
            <net data_index="405" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="405" tap_mode="classic" type="unknown"/>
            <net data_index="404" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="404" tap_mode="classic" type="unknown"/>
            <net data_index="418" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="418" tap_mode="classic" type="unknown"/>
            <net data_index="417" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="417" tap_mode="classic" type="unknown"/>
            <net data_index="416" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="416" tap_mode="classic" type="unknown"/>
            <net data_index="415" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="415" tap_mode="classic" type="unknown"/>
            <net data_index="414" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="414" tap_mode="classic" type="unknown"/>
            <net data_index="413" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="413" tap_mode="classic" type="unknown"/>
            <net data_index="412" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="412" tap_mode="classic" type="unknown"/>
            <net data_index="411" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="411" tap_mode="classic" type="unknown"/>
            <net data_index="410" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="410" tap_mode="classic" type="unknown"/>
            <net data_index="403" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|data[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="403" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31..0]" order="msb_to_lsb" state="expand" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="335" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="335" tap_mode="classic" type="unknown"/>
            <net data_index="334" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="334" tap_mode="classic" type="unknown"/>
            <net data_index="332" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="332" tap_mode="classic" type="unknown"/>
            <net data_index="331" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="331" tap_mode="classic" type="unknown"/>
            <net data_index="330" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="330" tap_mode="classic" type="unknown"/>
            <net data_index="329" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="329" tap_mode="classic" type="unknown"/>
            <net data_index="328" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="328" tap_mode="classic" type="unknown"/>
            <net data_index="327" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="327" tap_mode="classic" type="unknown"/>
            <net data_index="326" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="326" tap_mode="classic" type="unknown"/>
            <net data_index="325" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="325" tap_mode="classic" type="unknown"/>
            <net data_index="324" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="324" tap_mode="classic" type="unknown"/>
            <net data_index="323" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="323" tap_mode="classic" type="unknown"/>
            <net data_index="321" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="321" tap_mode="classic" type="unknown"/>
            <net data_index="320" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="320" tap_mode="classic" type="unknown"/>
            <net data_index="319" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="319" tap_mode="classic" type="unknown"/>
            <net data_index="318" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="318" tap_mode="classic" type="unknown"/>
            <net data_index="317" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="317" tap_mode="classic" type="unknown"/>
            <net data_index="316" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="316" tap_mode="classic" type="unknown"/>
            <net data_index="315" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="315" tap_mode="classic" type="unknown"/>
            <net data_index="314" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="314" tap_mode="classic" type="unknown"/>
            <net data_index="313" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="313" tap_mode="classic" type="unknown"/>
            <net data_index="312" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="312" tap_mode="classic" type="unknown"/>
            <net data_index="342" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="342" tap_mode="classic" type="unknown"/>
            <net data_index="341" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="341" tap_mode="classic" type="unknown"/>
            <net data_index="340" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="340" tap_mode="classic" type="unknown"/>
            <net data_index="339" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="339" tap_mode="classic" type="unknown"/>
            <net data_index="338" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="338" tap_mode="classic" type="unknown"/>
            <net data_index="337" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="337" tap_mode="classic" type="unknown"/>
            <net data_index="336" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="336" tap_mode="classic" type="unknown"/>
            <net data_index="333" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="333" tap_mode="classic" type="unknown"/>
            <net data_index="322" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="322" tap_mode="classic" type="unknown"/>
            <net data_index="311" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|instr[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="311" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" tap_mode="classic" type="register">
            <net data_index="101" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="101" tap_mode="classic" type="unknown"/>
            <net data_index="100" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="100" tap_mode="classic" type="unknown"/>
            <net data_index="98" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="98" tap_mode="classic" type="unknown"/>
            <net data_index="97" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="97" tap_mode="classic" type="unknown"/>
            <net data_index="96" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="96" tap_mode="classic" type="unknown"/>
            <net data_index="95" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="95" tap_mode="classic" type="unknown"/>
            <net data_index="94" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="94" tap_mode="classic" type="unknown"/>
            <net data_index="93" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="93" tap_mode="classic" type="unknown"/>
            <net data_index="92" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="92" tap_mode="classic" type="unknown"/>
            <net data_index="91" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="91" tap_mode="classic" type="unknown"/>
            <net data_index="90" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="90" tap_mode="classic" type="unknown"/>
            <net data_index="89" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="89" tap_mode="classic" type="unknown"/>
            <net data_index="87" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="87" tap_mode="classic" type="unknown"/>
            <net data_index="86" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="86" tap_mode="classic" type="unknown"/>
            <net data_index="85" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="85" tap_mode="classic" type="unknown"/>
            <net data_index="84" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="84" tap_mode="classic" type="unknown"/>
            <net data_index="83" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="83" tap_mode="classic" type="unknown"/>
            <net data_index="82" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="82" tap_mode="classic" type="unknown"/>
            <net data_index="81" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="81" tap_mode="classic" type="unknown"/>
            <net data_index="80" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="80" tap_mode="classic" type="unknown"/>
            <net data_index="79" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="79" tap_mode="classic" type="unknown"/>
            <net data_index="78" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="78" tap_mode="classic" type="unknown"/>
            <net data_index="108" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="108" tap_mode="classic" type="unknown"/>
            <net data_index="107" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="107" tap_mode="classic" type="unknown"/>
            <net data_index="106" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="106" tap_mode="classic" type="unknown"/>
            <net data_index="105" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="105" tap_mode="classic" type="unknown"/>
            <net data_index="104" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="104" tap_mode="classic" type="unknown"/>
            <net data_index="103" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="103" tap_mode="classic" type="unknown"/>
            <net data_index="102" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="102" tap_mode="classic" type="unknown"/>
            <net data_index="99" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="99" tap_mode="classic" type="unknown"/>
            <net data_index="88" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="88" tap_mode="classic" type="unknown"/>
            <net data_index="77" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[0][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="77" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="133" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="133" tap_mode="classic" type="unknown"/>
            <net data_index="132" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="132" tap_mode="classic" type="unknown"/>
            <net data_index="130" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="130" tap_mode="classic" type="unknown"/>
            <net data_index="129" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="129" tap_mode="classic" type="unknown"/>
            <net data_index="128" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="128" tap_mode="classic" type="unknown"/>
            <net data_index="127" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="127" tap_mode="classic" type="unknown"/>
            <net data_index="126" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="126" tap_mode="classic" type="unknown"/>
            <net data_index="125" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="125" tap_mode="classic" type="unknown"/>
            <net data_index="124" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="124" tap_mode="classic" type="unknown"/>
            <net data_index="123" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="123" tap_mode="classic" type="unknown"/>
            <net data_index="122" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="122" tap_mode="classic" type="unknown"/>
            <net data_index="121" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="121" tap_mode="classic" type="unknown"/>
            <net data_index="119" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="119" tap_mode="classic" type="unknown"/>
            <net data_index="118" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="118" tap_mode="classic" type="unknown"/>
            <net data_index="117" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="117" tap_mode="classic" type="unknown"/>
            <net data_index="116" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="116" tap_mode="classic" type="unknown"/>
            <net data_index="115" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="115" tap_mode="classic" type="unknown"/>
            <net data_index="114" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="114" tap_mode="classic" type="unknown"/>
            <net data_index="113" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="113" tap_mode="classic" type="unknown"/>
            <net data_index="112" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="112" tap_mode="classic" type="unknown"/>
            <net data_index="111" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="111" tap_mode="classic" type="unknown"/>
            <net data_index="110" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="110" tap_mode="classic" type="unknown"/>
            <net data_index="140" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="140" tap_mode="classic" type="unknown"/>
            <net data_index="139" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="139" tap_mode="classic" type="unknown"/>
            <net data_index="138" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="138" tap_mode="classic" type="unknown"/>
            <net data_index="137" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="137" tap_mode="classic" type="unknown"/>
            <net data_index="136" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="136" tap_mode="classic" type="unknown"/>
            <net data_index="135" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="135" tap_mode="classic" type="unknown"/>
            <net data_index="134" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="134" tap_mode="classic" type="unknown"/>
            <net data_index="131" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="131" tap_mode="classic" type="unknown"/>
            <net data_index="120" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="120" tap_mode="classic" type="unknown"/>
            <net data_index="109" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[1][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="109" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="165" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="165" tap_mode="classic" type="unknown"/>
            <net data_index="164" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="164" tap_mode="classic" type="unknown"/>
            <net data_index="162" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="162" tap_mode="classic" type="unknown"/>
            <net data_index="161" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="161" tap_mode="classic" type="unknown"/>
            <net data_index="160" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="160" tap_mode="classic" type="unknown"/>
            <net data_index="159" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="159" tap_mode="classic" type="unknown"/>
            <net data_index="158" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="158" tap_mode="classic" type="unknown"/>
            <net data_index="157" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="157" tap_mode="classic" type="unknown"/>
            <net data_index="156" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="156" tap_mode="classic" type="unknown"/>
            <net data_index="155" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="155" tap_mode="classic" type="unknown"/>
            <net data_index="154" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="154" tap_mode="classic" type="unknown"/>
            <net data_index="153" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="153" tap_mode="classic" type="unknown"/>
            <net data_index="151" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="151" tap_mode="classic" type="unknown"/>
            <net data_index="150" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="150" tap_mode="classic" type="unknown"/>
            <net data_index="149" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="149" tap_mode="classic" type="unknown"/>
            <net data_index="148" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="148" tap_mode="classic" type="unknown"/>
            <net data_index="147" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="147" tap_mode="classic" type="unknown"/>
            <net data_index="146" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="146" tap_mode="classic" type="unknown"/>
            <net data_index="145" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="145" tap_mode="classic" type="unknown"/>
            <net data_index="144" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="144" tap_mode="classic" type="unknown"/>
            <net data_index="143" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="143" tap_mode="classic" type="unknown"/>
            <net data_index="142" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="142" tap_mode="classic" type="unknown"/>
            <net data_index="172" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="172" tap_mode="classic" type="unknown"/>
            <net data_index="171" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="171" tap_mode="classic" type="unknown"/>
            <net data_index="170" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="170" tap_mode="classic" type="unknown"/>
            <net data_index="169" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="169" tap_mode="classic" type="unknown"/>
            <net data_index="168" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="168" tap_mode="classic" type="unknown"/>
            <net data_index="167" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="167" tap_mode="classic" type="unknown"/>
            <net data_index="166" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="166" tap_mode="classic" type="unknown"/>
            <net data_index="163" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="163" tap_mode="classic" type="unknown"/>
            <net data_index="152" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="152" tap_mode="classic" type="unknown"/>
            <net data_index="141" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[2][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="141" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="197" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="197" tap_mode="classic" type="unknown"/>
            <net data_index="196" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="196" tap_mode="classic" type="unknown"/>
            <net data_index="194" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="194" tap_mode="classic" type="unknown"/>
            <net data_index="193" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="193" tap_mode="classic" type="unknown"/>
            <net data_index="192" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="192" tap_mode="classic" type="unknown"/>
            <net data_index="191" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="191" tap_mode="classic" type="unknown"/>
            <net data_index="190" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="190" tap_mode="classic" type="unknown"/>
            <net data_index="189" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="189" tap_mode="classic" type="unknown"/>
            <net data_index="188" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="188" tap_mode="classic" type="unknown"/>
            <net data_index="187" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="187" tap_mode="classic" type="unknown"/>
            <net data_index="186" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="186" tap_mode="classic" type="unknown"/>
            <net data_index="185" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="185" tap_mode="classic" type="unknown"/>
            <net data_index="183" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="183" tap_mode="classic" type="unknown"/>
            <net data_index="182" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="182" tap_mode="classic" type="unknown"/>
            <net data_index="181" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="181" tap_mode="classic" type="unknown"/>
            <net data_index="180" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="180" tap_mode="classic" type="unknown"/>
            <net data_index="179" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="179" tap_mode="classic" type="unknown"/>
            <net data_index="178" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="178" tap_mode="classic" type="unknown"/>
            <net data_index="177" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="177" tap_mode="classic" type="unknown"/>
            <net data_index="176" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="176" tap_mode="classic" type="unknown"/>
            <net data_index="175" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="175" tap_mode="classic" type="unknown"/>
            <net data_index="174" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="174" tap_mode="classic" type="unknown"/>
            <net data_index="204" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="204" tap_mode="classic" type="unknown"/>
            <net data_index="203" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="203" tap_mode="classic" type="unknown"/>
            <net data_index="202" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="202" tap_mode="classic" type="unknown"/>
            <net data_index="201" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="201" tap_mode="classic" type="unknown"/>
            <net data_index="200" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="200" tap_mode="classic" type="unknown"/>
            <net data_index="199" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="199" tap_mode="classic" type="unknown"/>
            <net data_index="198" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="198" tap_mode="classic" type="unknown"/>
            <net data_index="195" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="195" tap_mode="classic" type="unknown"/>
            <net data_index="184" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="184" tap_mode="classic" type="unknown"/>
            <net data_index="173" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[3][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="173" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="229" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="229" tap_mode="classic" type="unknown"/>
            <net data_index="228" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="228" tap_mode="classic" type="unknown"/>
            <net data_index="226" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="226" tap_mode="classic" type="unknown"/>
            <net data_index="225" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="225" tap_mode="classic" type="unknown"/>
            <net data_index="224" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="224" tap_mode="classic" type="unknown"/>
            <net data_index="223" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="223" tap_mode="classic" type="unknown"/>
            <net data_index="222" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="222" tap_mode="classic" type="unknown"/>
            <net data_index="221" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="221" tap_mode="classic" type="unknown"/>
            <net data_index="220" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="220" tap_mode="classic" type="unknown"/>
            <net data_index="219" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="219" tap_mode="classic" type="unknown"/>
            <net data_index="218" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="218" tap_mode="classic" type="unknown"/>
            <net data_index="217" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="217" tap_mode="classic" type="unknown"/>
            <net data_index="215" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="215" tap_mode="classic" type="unknown"/>
            <net data_index="214" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="214" tap_mode="classic" type="unknown"/>
            <net data_index="213" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="213" tap_mode="classic" type="unknown"/>
            <net data_index="212" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="212" tap_mode="classic" type="unknown"/>
            <net data_index="211" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="211" tap_mode="classic" type="unknown"/>
            <net data_index="210" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="210" tap_mode="classic" type="unknown"/>
            <net data_index="209" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="209" tap_mode="classic" type="unknown"/>
            <net data_index="208" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="208" tap_mode="classic" type="unknown"/>
            <net data_index="207" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="207" tap_mode="classic" type="unknown"/>
            <net data_index="206" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="206" tap_mode="classic" type="unknown"/>
            <net data_index="236" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="236" tap_mode="classic" type="unknown"/>
            <net data_index="235" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="235" tap_mode="classic" type="unknown"/>
            <net data_index="234" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="234" tap_mode="classic" type="unknown"/>
            <net data_index="233" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="233" tap_mode="classic" type="unknown"/>
            <net data_index="232" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="232" tap_mode="classic" type="unknown"/>
            <net data_index="231" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="231" tap_mode="classic" type="unknown"/>
            <net data_index="230" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="230" tap_mode="classic" type="unknown"/>
            <net data_index="227" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="227" tap_mode="classic" type="unknown"/>
            <net data_index="216" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="216" tap_mode="classic" type="unknown"/>
            <net data_index="205" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[4][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="205" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="register">
            <net data_index="261" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="261" tap_mode="classic" type="unknown"/>
            <net data_index="260" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="260" tap_mode="classic" type="unknown"/>
            <net data_index="258" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="258" tap_mode="classic" type="unknown"/>
            <net data_index="257" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="257" tap_mode="classic" type="unknown"/>
            <net data_index="256" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="256" tap_mode="classic" type="unknown"/>
            <net data_index="255" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="255" tap_mode="classic" type="unknown"/>
            <net data_index="254" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="254" tap_mode="classic" type="unknown"/>
            <net data_index="253" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="253" tap_mode="classic" type="unknown"/>
            <net data_index="252" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="252" tap_mode="classic" type="unknown"/>
            <net data_index="251" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="251" tap_mode="classic" type="unknown"/>
            <net data_index="250" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="250" tap_mode="classic" type="unknown"/>
            <net data_index="249" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="249" tap_mode="classic" type="unknown"/>
            <net data_index="247" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="247" tap_mode="classic" type="unknown"/>
            <net data_index="246" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="246" tap_mode="classic" type="unknown"/>
            <net data_index="245" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="245" tap_mode="classic" type="unknown"/>
            <net data_index="244" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="244" tap_mode="classic" type="unknown"/>
            <net data_index="243" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="243" tap_mode="classic" type="unknown"/>
            <net data_index="242" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="242" tap_mode="classic" type="unknown"/>
            <net data_index="241" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="241" tap_mode="classic" type="unknown"/>
            <net data_index="240" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="240" tap_mode="classic" type="unknown"/>
            <net data_index="239" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="239" tap_mode="classic" type="unknown"/>
            <net data_index="238" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="238" tap_mode="classic" type="unknown"/>
            <net data_index="268" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="268" tap_mode="classic" type="unknown"/>
            <net data_index="267" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="267" tap_mode="classic" type="unknown"/>
            <net data_index="266" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="266" tap_mode="classic" type="unknown"/>
            <net data_index="265" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="265" tap_mode="classic" type="unknown"/>
            <net data_index="264" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="264" tap_mode="classic" type="unknown"/>
            <net data_index="263" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="263" tap_mode="classic" type="unknown"/>
            <net data_index="262" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="262" tap_mode="classic" type="unknown"/>
            <net data_index="259" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="259" tap_mode="classic" type="unknown"/>
            <net data_index="248" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="248" tap_mode="classic" type="unknown"/>
            <net data_index="237" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|InstruMemory:memInstr|SRAM[5][0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="237" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="277" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="277" tap_mode="classic" type="unknown"/>
            <net data_index="276" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="276" tap_mode="classic" type="unknown"/>
            <net data_index="275" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="275" tap_mode="classic" type="unknown"/>
            <net data_index="274" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="274" tap_mode="classic" type="unknown"/>
            <net data_index="273" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="273" tap_mode="classic" type="unknown"/>
            <net data_index="272" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="272" tap_mode="classic" type="unknown"/>
            <net data_index="271" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ProgCountReg:pc|prgCount[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="271" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="354" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|IMR" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="354" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|busA[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="30" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="30" tap_mode="classic" type="unknown"/>
            <net data_index="29" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="29" tap_mode="classic" type="unknown"/>
            <net data_index="27" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="27" tap_mode="classic" type="unknown"/>
            <net data_index="26" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="26" tap_mode="classic" type="unknown"/>
            <net data_index="25" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="25" tap_mode="classic" type="unknown"/>
            <net data_index="24" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="24" tap_mode="classic" type="unknown"/>
            <net data_index="23" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="23" tap_mode="classic" type="unknown"/>
            <net data_index="22" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="22" tap_mode="classic" type="unknown"/>
            <net data_index="21" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="21" tap_mode="classic" type="unknown"/>
            <net data_index="20" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="20" tap_mode="classic" type="unknown"/>
            <net data_index="19" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="19" tap_mode="classic" type="unknown"/>
            <net data_index="18" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="18" tap_mode="classic" type="unknown"/>
            <net data_index="16" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="16" tap_mode="classic" type="unknown"/>
            <net data_index="15" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="15" tap_mode="classic" type="unknown"/>
            <net data_index="14" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="14" tap_mode="classic" type="unknown"/>
            <net data_index="13" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="13" tap_mode="classic" type="unknown"/>
            <net data_index="12" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="12" tap_mode="classic" type="unknown"/>
            <net data_index="11" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="11" tap_mode="classic" type="unknown"/>
            <net data_index="10" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="10" tap_mode="classic" type="unknown"/>
            <net data_index="9" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="9" tap_mode="classic" type="unknown"/>
            <net data_index="8" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="8" tap_mode="classic" type="unknown"/>
            <net data_index="7" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="7" tap_mode="classic" type="unknown"/>
            <net data_index="37" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="37" tap_mode="classic" type="unknown"/>
            <net data_index="36" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="36" tap_mode="classic" type="unknown"/>
            <net data_index="35" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="35" tap_mode="classic" type="unknown"/>
            <net data_index="34" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="34" tap_mode="classic" type="unknown"/>
            <net data_index="33" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="33" tap_mode="classic" type="unknown"/>
            <net data_index="32" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="32" tap_mode="classic" type="unknown"/>
            <net data_index="31" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="31" tap_mode="classic" type="unknown"/>
            <net data_index="28" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="28" tap_mode="classic" type="unknown"/>
            <net data_index="17" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="17" tap_mode="classic" type="unknown"/>
            <net data_index="6" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busA[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="6" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="62" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[31]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="62" tap_mode="classic" type="unknown"/>
            <net data_index="61" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[30]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="61" tap_mode="classic" type="unknown"/>
            <net data_index="59" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[29]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="59" tap_mode="classic" type="unknown"/>
            <net data_index="58" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[28]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="58" tap_mode="classic" type="unknown"/>
            <net data_index="57" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[27]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="57" tap_mode="classic" type="unknown"/>
            <net data_index="56" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[26]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="56" tap_mode="classic" type="unknown"/>
            <net data_index="55" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[25]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="55" tap_mode="classic" type="unknown"/>
            <net data_index="54" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[24]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="54" tap_mode="classic" type="unknown"/>
            <net data_index="53" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[23]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="53" tap_mode="classic" type="unknown"/>
            <net data_index="52" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[22]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="52" tap_mode="classic" type="unknown"/>
            <net data_index="51" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[21]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="51" tap_mode="classic" type="unknown"/>
            <net data_index="50" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[20]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="50" tap_mode="classic" type="unknown"/>
            <net data_index="48" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[19]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="48" tap_mode="classic" type="unknown"/>
            <net data_index="47" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[18]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="47" tap_mode="classic" type="unknown"/>
            <net data_index="46" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[17]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="46" tap_mode="classic" type="unknown"/>
            <net data_index="45" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[16]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="45" tap_mode="classic" type="unknown"/>
            <net data_index="44" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[15]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="44" tap_mode="classic" type="unknown"/>
            <net data_index="43" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[14]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="43" tap_mode="classic" type="unknown"/>
            <net data_index="42" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[13]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="42" tap_mode="classic" type="unknown"/>
            <net data_index="41" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[12]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="41" tap_mode="classic" type="unknown"/>
            <net data_index="40" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[11]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="40" tap_mode="classic" type="unknown"/>
            <net data_index="39" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[10]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="39" tap_mode="classic" type="unknown"/>
            <net data_index="69" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[9]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="69" tap_mode="classic" type="unknown"/>
            <net data_index="68" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[8]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="68" tap_mode="classic" type="unknown"/>
            <net data_index="67" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[7]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="67" tap_mode="classic" type="unknown"/>
            <net data_index="66" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[6]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="66" tap_mode="classic" type="unknown"/>
            <net data_index="65" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="65" tap_mode="classic" type="unknown"/>
            <net data_index="64" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="64" tap_mode="classic" type="unknown"/>
            <net data_index="63" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="63" tap_mode="classic" type="unknown"/>
            <net data_index="60" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="60" tap_mode="classic" type="unknown"/>
            <net data_index="49" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="49" tap_mode="classic" type="unknown"/>
            <net data_index="38" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|busOut[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="38" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="73" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|negative" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="73" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUnit:logicUnit|control[2..0]" order="msb_to_lsb" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="72" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="72" tap_mode="classic" type="unknown"/>
            <net data_index="71" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="71" tap_mode="classic" type="unknown"/>
            <net data_index="70" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUnit:logicUnit|control[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="70" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|ALUcontrol:translate|instr[5..0]" order="msb_to_lsb" state="collapse" storage-0="alt_or" storage-1="alt_or" storage-2="alt_or" type="combinatorial">
            <net data_index="5" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[5]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="5" tap_mode="classic" type="unknown"/>
            <net data_index="4" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[4]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="4" tap_mode="classic" type="unknown"/>
            <net data_index="3" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[3]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="3" tap_mode="classic" type="unknown"/>
            <net data_index="2" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[2]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="2" tap_mode="classic" type="unknown"/>
            <net data_index="1" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[1]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="1" tap_mode="classic" type="unknown"/>
            <net data_index="0" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|ALUcontrol:translate|instr[0]" pwr_storage-0="dont_care" pwr_storage-1="dont_care" pwr_storage-2="dont_care" storage-0="dont_care" storage-1="dont_care" storage-2="dont_care" storage_index="0" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|writeData[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="524" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[31]" storage_index="524" tap_mode="classic" type="unknown"/>
            <net data_index="523" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[30]" storage_index="523" tap_mode="classic" type="unknown"/>
            <net data_index="521" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[29]" storage_index="521" tap_mode="classic" type="unknown"/>
            <net data_index="520" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[28]" storage_index="520" tap_mode="classic" type="unknown"/>
            <net data_index="519" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[27]" storage_index="519" tap_mode="classic" type="unknown"/>
            <net data_index="518" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[26]" storage_index="518" tap_mode="classic" type="unknown"/>
            <net data_index="517" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[25]" storage_index="517" tap_mode="classic" type="unknown"/>
            <net data_index="516" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[24]" storage_index="516" tap_mode="classic" type="unknown"/>
            <net data_index="515" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[23]" storage_index="515" tap_mode="classic" type="unknown"/>
            <net data_index="514" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[22]" storage_index="514" tap_mode="classic" type="unknown"/>
            <net data_index="513" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[21]" storage_index="513" tap_mode="classic" type="unknown"/>
            <net data_index="512" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[20]" storage_index="512" tap_mode="classic" type="unknown"/>
            <net data_index="510" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[19]" storage_index="510" tap_mode="classic" type="unknown"/>
            <net data_index="509" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[18]" storage_index="509" tap_mode="classic" type="unknown"/>
            <net data_index="508" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[17]" storage_index="508" tap_mode="classic" type="unknown"/>
            <net data_index="507" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[16]" storage_index="507" tap_mode="classic" type="unknown"/>
            <net data_index="506" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[15]" storage_index="506" tap_mode="classic" type="unknown"/>
            <net data_index="505" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[14]" storage_index="505" tap_mode="classic" type="unknown"/>
            <net data_index="504" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[13]" storage_index="504" tap_mode="classic" type="unknown"/>
            <net data_index="503" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[12]" storage_index="503" tap_mode="classic" type="unknown"/>
            <net data_index="502" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[11]" storage_index="502" tap_mode="classic" type="unknown"/>
            <net data_index="501" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[10]" storage_index="501" tap_mode="classic" type="unknown"/>
            <net data_index="531" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[9]" storage_index="531" tap_mode="classic" type="unknown"/>
            <net data_index="530" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[8]" storage_index="530" tap_mode="classic" type="unknown"/>
            <net data_index="529" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[7]" storage_index="529" tap_mode="classic" type="unknown"/>
            <net data_index="528" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[6]" storage_index="528" tap_mode="classic" type="unknown"/>
            <net data_index="527" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[5]" storage_index="527" tap_mode="classic" type="unknown"/>
            <net data_index="526" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[4]" storage_index="526" tap_mode="classic" type="unknown"/>
            <net data_index="525" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[3]" storage_index="525" tap_mode="classic" type="unknown"/>
            <net data_index="522" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[2]" storage_index="522" tap_mode="classic" type="unknown"/>
            <net data_index="511" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[1]" storage_index="511" tap_mode="classic" type="unknown"/>
            <net data_index="500" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|writeData[0]" storage_index="500" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="75" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[1]" storage_index="75" tap_mode="classic" type="unknown"/>
            <net data_index="74" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUop[0]" storage_index="74" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="76" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|ALUsrc" storage_index="76" tap_mode="classic" type="unknown"/>
          <net data_index="269" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|Mem2Reg" storage_index="269" tap_mode="classic" type="unknown"/>
          <net data_index="270" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|MemWrEn" storage_index="270" tap_mode="classic" type="unknown"/>
          <net data_index="278" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|RegDst" storage_index="278" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="303" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[31]" storage_index="303" tap_mode="classic" type="unknown"/>
            <net data_index="302" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[30]" storage_index="302" tap_mode="classic" type="unknown"/>
            <net data_index="300" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[29]" storage_index="300" tap_mode="classic" type="unknown"/>
            <net data_index="299" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[28]" storage_index="299" tap_mode="classic" type="unknown"/>
            <net data_index="298" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[27]" storage_index="298" tap_mode="classic" type="unknown"/>
            <net data_index="297" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[26]" storage_index="297" tap_mode="classic" type="unknown"/>
            <net data_index="296" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[25]" storage_index="296" tap_mode="classic" type="unknown"/>
            <net data_index="295" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[24]" storage_index="295" tap_mode="classic" type="unknown"/>
            <net data_index="294" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[23]" storage_index="294" tap_mode="classic" type="unknown"/>
            <net data_index="293" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[22]" storage_index="293" tap_mode="classic" type="unknown"/>
            <net data_index="292" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[21]" storage_index="292" tap_mode="classic" type="unknown"/>
            <net data_index="291" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[20]" storage_index="291" tap_mode="classic" type="unknown"/>
            <net data_index="289" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[19]" storage_index="289" tap_mode="classic" type="unknown"/>
            <net data_index="288" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[18]" storage_index="288" tap_mode="classic" type="unknown"/>
            <net data_index="287" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[17]" storage_index="287" tap_mode="classic" type="unknown"/>
            <net data_index="286" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[16]" storage_index="286" tap_mode="classic" type="unknown"/>
            <net data_index="285" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[15]" storage_index="285" tap_mode="classic" type="unknown"/>
            <net data_index="284" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[14]" storage_index="284" tap_mode="classic" type="unknown"/>
            <net data_index="283" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[13]" storage_index="283" tap_mode="classic" type="unknown"/>
            <net data_index="282" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[12]" storage_index="282" tap_mode="classic" type="unknown"/>
            <net data_index="281" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[11]" storage_index="281" tap_mode="classic" type="unknown"/>
            <net data_index="280" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[10]" storage_index="280" tap_mode="classic" type="unknown"/>
            <net data_index="310" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[9]" storage_index="310" tap_mode="classic" type="unknown"/>
            <net data_index="309" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[8]" storage_index="309" tap_mode="classic" type="unknown"/>
            <net data_index="308" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[7]" storage_index="308" tap_mode="classic" type="unknown"/>
            <net data_index="307" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[6]" storage_index="307" tap_mode="classic" type="unknown"/>
            <net data_index="306" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[5]" storage_index="306" tap_mode="classic" type="unknown"/>
            <net data_index="305" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[4]" storage_index="305" tap_mode="classic" type="unknown"/>
            <net data_index="304" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[3]" storage_index="304" tap_mode="classic" type="unknown"/>
            <net data_index="301" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[2]" storage_index="301" tap_mode="classic" type="unknown"/>
            <net data_index="290" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[1]" storage_index="290" tap_mode="classic" type="unknown"/>
            <net data_index="279" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|imd[0]" storage_index="279" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="347" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[4]" storage_index="347" tap_mode="classic" type="unknown"/>
            <net data_index="346" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[3]" storage_index="346" tap_mode="classic" type="unknown"/>
            <net data_index="345" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[2]" storage_index="345" tap_mode="classic" type="unknown"/>
            <net data_index="344" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[1]" storage_index="344" tap_mode="classic" type="unknown"/>
            <net data_index="343" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx1[0]" storage_index="343" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="352" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[4]" storage_index="352" tap_mode="classic" type="unknown"/>
            <net data_index="351" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[3]" storage_index="351" tap_mode="classic" type="unknown"/>
            <net data_index="350" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[2]" storage_index="350" tap_mode="classic" type="unknown"/>
            <net data_index="349" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[1]" storage_index="349" tap_mode="classic" type="unknown"/>
            <net data_index="348" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|regAdx2[0]" storage_index="348" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="353" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|CPUcontrol:controlFlow|z" storage_index="353" tap_mode="classic" type="unknown"/>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15..0]" order="msb_to_lsb" type="register">
            <net data_index="361" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][15]" storage_index="361" tap_mode="classic" type="unknown"/>
            <net data_index="360" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][14]" storage_index="360" tap_mode="classic" type="unknown"/>
            <net data_index="359" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][13]" storage_index="359" tap_mode="classic" type="unknown"/>
            <net data_index="358" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][12]" storage_index="358" tap_mode="classic" type="unknown"/>
            <net data_index="357" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][11]" storage_index="357" tap_mode="classic" type="unknown"/>
            <net data_index="356" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][10]" storage_index="356" tap_mode="classic" type="unknown"/>
            <net data_index="370" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][9]" storage_index="370" tap_mode="classic" type="unknown"/>
            <net data_index="369" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][8]" storage_index="369" tap_mode="classic" type="unknown"/>
            <net data_index="368" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][7]" storage_index="368" tap_mode="classic" type="unknown"/>
            <net data_index="367" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][6]" storage_index="367" tap_mode="classic" type="unknown"/>
            <net data_index="366" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][5]" storage_index="366" tap_mode="classic" type="unknown"/>
            <net data_index="365" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][4]" storage_index="365" tap_mode="classic" type="unknown"/>
            <net data_index="364" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][3]" storage_index="364" tap_mode="classic" type="unknown"/>
            <net data_index="363" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][2]" storage_index="363" tap_mode="classic" type="unknown"/>
            <net data_index="362" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][1]" storage_index="362" tap_mode="classic" type="unknown"/>
            <net data_index="355" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|SRAM2Kby16:dataMemory|SRAM[7][0]" storage_index="355" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|readOutput0[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="453" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[31]" storage_index="453" tap_mode="classic" type="unknown"/>
            <net data_index="452" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[30]" storage_index="452" tap_mode="classic" type="unknown"/>
            <net data_index="450" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[29]" storage_index="450" tap_mode="classic" type="unknown"/>
            <net data_index="449" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[28]" storage_index="449" tap_mode="classic" type="unknown"/>
            <net data_index="448" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[27]" storage_index="448" tap_mode="classic" type="unknown"/>
            <net data_index="447" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[26]" storage_index="447" tap_mode="classic" type="unknown"/>
            <net data_index="446" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[25]" storage_index="446" tap_mode="classic" type="unknown"/>
            <net data_index="445" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[24]" storage_index="445" tap_mode="classic" type="unknown"/>
            <net data_index="444" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[23]" storage_index="444" tap_mode="classic" type="unknown"/>
            <net data_index="443" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[22]" storage_index="443" tap_mode="classic" type="unknown"/>
            <net data_index="442" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[21]" storage_index="442" tap_mode="classic" type="unknown"/>
            <net data_index="441" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[20]" storage_index="441" tap_mode="classic" type="unknown"/>
            <net data_index="439" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[19]" storage_index="439" tap_mode="classic" type="unknown"/>
            <net data_index="438" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[18]" storage_index="438" tap_mode="classic" type="unknown"/>
            <net data_index="437" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[17]" storage_index="437" tap_mode="classic" type="unknown"/>
            <net data_index="436" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[16]" storage_index="436" tap_mode="classic" type="unknown"/>
            <net data_index="435" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[15]" storage_index="435" tap_mode="classic" type="unknown"/>
            <net data_index="434" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[14]" storage_index="434" tap_mode="classic" type="unknown"/>
            <net data_index="433" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[13]" storage_index="433" tap_mode="classic" type="unknown"/>
            <net data_index="432" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[12]" storage_index="432" tap_mode="classic" type="unknown"/>
            <net data_index="431" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[11]" storage_index="431" tap_mode="classic" type="unknown"/>
            <net data_index="430" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[10]" storage_index="430" tap_mode="classic" type="unknown"/>
            <net data_index="460" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[9]" storage_index="460" tap_mode="classic" type="unknown"/>
            <net data_index="459" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[8]" storage_index="459" tap_mode="classic" type="unknown"/>
            <net data_index="458" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[7]" storage_index="458" tap_mode="classic" type="unknown"/>
            <net data_index="457" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[6]" storage_index="457" tap_mode="classic" type="unknown"/>
            <net data_index="456" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[5]" storage_index="456" tap_mode="classic" type="unknown"/>
            <net data_index="455" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[4]" storage_index="455" tap_mode="classic" type="unknown"/>
            <net data_index="454" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[3]" storage_index="454" tap_mode="classic" type="unknown"/>
            <net data_index="451" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[2]" storage_index="451" tap_mode="classic" type="unknown"/>
            <net data_index="440" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[1]" storage_index="440" tap_mode="classic" type="unknown"/>
            <net data_index="429" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput0[0]" storage_index="429" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|readOutput1[31..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="485" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[31]" storage_index="485" tap_mode="classic" type="unknown"/>
            <net data_index="484" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[30]" storage_index="484" tap_mode="classic" type="unknown"/>
            <net data_index="482" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[29]" storage_index="482" tap_mode="classic" type="unknown"/>
            <net data_index="481" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[28]" storage_index="481" tap_mode="classic" type="unknown"/>
            <net data_index="480" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[27]" storage_index="480" tap_mode="classic" type="unknown"/>
            <net data_index="479" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[26]" storage_index="479" tap_mode="classic" type="unknown"/>
            <net data_index="478" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[25]" storage_index="478" tap_mode="classic" type="unknown"/>
            <net data_index="477" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[24]" storage_index="477" tap_mode="classic" type="unknown"/>
            <net data_index="476" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[23]" storage_index="476" tap_mode="classic" type="unknown"/>
            <net data_index="475" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[22]" storage_index="475" tap_mode="classic" type="unknown"/>
            <net data_index="474" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[21]" storage_index="474" tap_mode="classic" type="unknown"/>
            <net data_index="473" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[20]" storage_index="473" tap_mode="classic" type="unknown"/>
            <net data_index="471" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[19]" storage_index="471" tap_mode="classic" type="unknown"/>
            <net data_index="470" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[18]" storage_index="470" tap_mode="classic" type="unknown"/>
            <net data_index="469" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[17]" storage_index="469" tap_mode="classic" type="unknown"/>
            <net data_index="468" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[16]" storage_index="468" tap_mode="classic" type="unknown"/>
            <net data_index="467" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[15]" storage_index="467" tap_mode="classic" type="unknown"/>
            <net data_index="466" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[14]" storage_index="466" tap_mode="classic" type="unknown"/>
            <net data_index="465" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[13]" storage_index="465" tap_mode="classic" type="unknown"/>
            <net data_index="464" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[12]" storage_index="464" tap_mode="classic" type="unknown"/>
            <net data_index="463" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[11]" storage_index="463" tap_mode="classic" type="unknown"/>
            <net data_index="462" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[10]" storage_index="462" tap_mode="classic" type="unknown"/>
            <net data_index="492" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[9]" storage_index="492" tap_mode="classic" type="unknown"/>
            <net data_index="491" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[8]" storage_index="491" tap_mode="classic" type="unknown"/>
            <net data_index="490" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[7]" storage_index="490" tap_mode="classic" type="unknown"/>
            <net data_index="489" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[6]" storage_index="489" tap_mode="classic" type="unknown"/>
            <net data_index="488" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[5]" storage_index="488" tap_mode="classic" type="unknown"/>
            <net data_index="487" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[4]" storage_index="487" tap_mode="classic" type="unknown"/>
            <net data_index="486" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[3]" storage_index="486" tap_mode="classic" type="unknown"/>
            <net data_index="483" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[2]" storage_index="483" tap_mode="classic" type="unknown"/>
            <net data_index="472" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[1]" storage_index="472" tap_mode="classic" type="unknown"/>
            <net data_index="461" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|readOutput1[0]" storage_index="461" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|read1[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="428" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[4]" storage_index="428" tap_mode="classic" type="unknown"/>
            <net data_index="427" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[3]" storage_index="427" tap_mode="classic" type="unknown"/>
            <net data_index="426" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[2]" storage_index="426" tap_mode="classic" type="unknown"/>
            <net data_index="425" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[1]" storage_index="425" tap_mode="classic" type="unknown"/>
            <net data_index="424" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read1[0]" storage_index="424" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|read0[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="423" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[4]" storage_index="423" tap_mode="classic" type="unknown"/>
            <net data_index="422" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[3]" storage_index="422" tap_mode="classic" type="unknown"/>
            <net data_index="421" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[2]" storage_index="421" tap_mode="classic" type="unknown"/>
            <net data_index="420" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[1]" storage_index="420" tap_mode="classic" type="unknown"/>
            <net data_index="419" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|read0[0]" storage_index="419" tap_mode="classic" type="unknown"/>
          </bus>
          <bus is_selected="false" level-0="alt_or" name="simpleCPU:cpu|registerFile:regs|write[4..0]" order="msb_to_lsb" type="combinatorial">
            <net data_index="498" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[4]" storage_index="498" tap_mode="classic" type="unknown"/>
            <net data_index="497" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[3]" storage_index="497" tap_mode="classic" type="unknown"/>
            <net data_index="496" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[2]" storage_index="496" tap_mode="classic" type="unknown"/>
            <net data_index="495" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[1]" storage_index="495" tap_mode="classic" type="unknown"/>
            <net data_index="494" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|write[0]" storage_index="494" tap_mode="classic" type="unknown"/>
          </bus>
          <net data_index="493" duplicate_name_allowed="false" is_data_input="true" is_node_valid="true" is_selected="false" is_storage_input="true" is_trigger_input="false" name="simpleCPU:cpu|registerFile:regs|wrEn" storage_index="493" tap_mode="classic" type="unknown"/>
        </setup_view>
        <trigger_in_editor/>
        <trigger_out_editor/>
      </presentation>
      <trigger CRC="CB307B1E" attribute_mem_mode="false" gap_record="true" is_expanded="true" name="trigger: 2015/05/20 10:26:38  #1" position="pre" power_up_trigger_mode="false" record_data_gap="true" segment_size="1" storage_mode="off" storage_qualifier_disabled="no" storage_qualifier_port_is_pin="true" storage_qualifier_port_name="auto_stp_external_storage_qualifier" storage_qualifier_port_tap_mode="classic" trigger_type="circular">
        <power_up_trigger position="pre" storage_qualifier_disabled="no"/>
        <events use_custom_flow_control="no">
          <level enabled="yes" name="condition1" type="basic">'simpleCPU:cpu|rst' == either edge
            <power_up enabled="yes">
            </power_up><op_node/>
          </level>
        </events>
        <storage_qualifier_events>
          <transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
            <pwr_up_transitional>0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000</pwr_up_transitional>
          </transitional>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
          <storage_qualifier_level type="basic">
            <power_up>
            </power_up>
            <op_node/>
          </storage_qualifier_level>
        </storage_qualifier_events>
      </trigger>
    </signal_set>
    <position_info>
      <single attribute="active tab" value="0"/>
      <single attribute="data hierarchy CPUcontrol:controlFlow" value="3"/>
      <single attribute="data hierarchy DE1_SoC" value="3"/>
      <single attribute="data hierarchy ProgCountReg:pc" value="3"/>
      <single attribute="data hierarchy registerFile:regs" value="3"/>
      <single attribute="data hierarchy simpleCPU:comb_5" value="3"/>
      <single attribute="data horizontal scroll position" value="16"/>
      <single attribute="data vertical scroll position" value="0"/>
      <single attribute="setup horizontal scroll position" value="0"/>
      <single attribute="setup vertical scroll position" value="0"/>
      <single attribute="zoom level denominator" value="1"/>
      <single attribute="zoom level numerator" value="8192"/>
      <single attribute="zoom offset denominator" value="1"/>
      <single attribute="zoom offset numerator" value="0"/>
      <multi attribute="timebars" size="2" value="0,20"/>
    </position_info>
  </instance>
  <mnemonics/>
  <static_plugin_mnemonics/>
  <global_info>
    <single attribute="active instance" value="0"/>
    <single attribute="config widget visible" value="1"/>
    <single attribute="data log widget visible" value="1"/>
    <single attribute="hierarchy widget visible" value="1"/>
    <single attribute="instance widget visible" value="1"/>
    <single attribute="jtag widget visible" value="1"/>
    <single attribute="lock mode" value="0"/>
    <single attribute="sof manager visible" value="0"/>
    <multi attribute="column width" size="23" value="34,34,407,74,68,78,95,96,98,98,88,88,110,101,101,101,101,101,101,101,101,107,10"/>
    <multi attribute="frame size" size="2" value="2560,1377"/>
    <multi attribute="jtag widget size" size="2" value="427,120"/>
  </global_info>
</session>
