// Seed: 556844820
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4 = -1;
endmodule
module module_1 #(
    parameter id_8 = 32'd52
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7[-1 : id_8],
    _id_8
);
  input wire _id_8;
  output logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6
  );
  assign modCall_1.id_4 = 0;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
