#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x157e07380 .scope module, "RAM_tb" "RAM_tb" 2 3;
 .timescale -9 -12;
v0x157e1d0b0_0 .var "adr", 7 0;
v0x157e1d160_0 .var "clk", 0 0;
v0x157e1d1f0_0 .net "out", 15 0, v0x157e1cd30_0;  1 drivers
v0x157e1d2c0_0 .var "pc_adr", 7 0;
v0x157e1d370_0 .net "pc_out", 15 0, v0x157e1ced0_0;  1 drivers
v0x157e1d440_0 .var "read", 0 0;
S_0x157e0cb60 .scope module, "uut" "RAM" 2 12, 3 1 0, S_0x157e07380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "read";
    .port_info 2 /INPUT 8 "adr";
    .port_info 3 /INPUT 8 "pc_adr";
    .port_info 4 /OUTPUT 16 "out";
    .port_info 5 /OUTPUT 16 "pc_out";
v0x157e0cd60 .array "RAM", 255 0, 15 0;
v0x157e0cdf0_0 .net "adr", 7 0, v0x157e1d0b0_0;  1 drivers
v0x157e1cc80_0 .net "clk", 0 0, v0x157e1d160_0;  1 drivers
v0x157e1cd30_0 .var "out", 15 0;
v0x157e1cde0_0 .net "pc_adr", 7 0, v0x157e1d2c0_0;  1 drivers
v0x157e1ced0_0 .var "pc_out", 15 0;
v0x157e1cf80_0 .net "read", 0 0, v0x157e1d440_0;  1 drivers
E_0x157e0cb20 .event posedge, v0x157e1cc80_0;
    .scope S_0x157e0cb60;
T_0 ;
    %wait E_0x157e0cb20;
    %load/vec4 v0x157e1cf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x157e0cdf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x157e0cd60, 4;
    %assign/vec4 v0x157e1cd30_0, 0;
    %load/vec4 v0x157e1cde0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x157e0cd60, 4;
    %assign/vec4 v0x157e1ced0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x157e1cd30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x157e1ced0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x157e07380;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x157e1d160_0;
    %inv;
    %store/vec4 v0x157e1d160_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x157e07380;
T_2 ;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157e0cd60, 4, 0;
    %pushi/vec4 61695, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157e0cd60, 4, 0;
    %pushi/vec4 61667, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157e0cd60, 4, 0;
    %pushi/vec4 12515, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x157e0cd60, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e1d160_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x157e07380;
T_3 ;
    %vpi_call 2 33 "$monitor", "Time=%0t | read=%b | adr=%b | pc_adr=%b | out=%b | pc_out=%b", $time, v0x157e1d440_0, v0x157e1d0b0_0, v0x157e1d2c0_0, v0x157e1d1f0_0, v0x157e1d370_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e1d440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x157e1d0b0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x157e1d2c0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x157e1d440_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x157e1d440_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x157e1d0b0_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x157e1d2c0_0, 0, 8;
    %delay 10000, 0;
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RAM_tb.v";
    "RAM.v";
