# compile vhdl design source files
vhdl xil_defaultlib  "E:/vivado/project_1/project_1.srcs/sources_1/new/cond_arch.vhd"
vhdl xil_defaultlib  "E:/vivado/project_1/project_1.srcs/sources_1/new/alu_tb.vhd"

# Do not sort compile order
nosort
