{"Source Block": ["oh/elink/hdl/erx_io.v@281:317@HdlStmFor", "   //###################################\n\n   assign  rxi_delay_in[9:0] ={rxi_lclk,rxi_frame,rxi_data[7:0]};\n   \n   genvar        j;\n   generate for(j=0; j<10; j=j+1)\n     begin : gen_idelay\n\t(* IODELAY_GROUP = \"IDELAY_GROUP\" *) // Group name for IDELAYCTRL\n\t\n\tIDELAYE2 #(.CINVCTRL_SEL(\"FALSE\"),\n\t\t   .DELAY_SRC(\"IDATAIN\"), \n\t\t   .HIGH_PERFORMANCE_MODE(\"FALSE\"),\n\t\t   .IDELAY_TYPE(\"VAR_LOAD\"),\n\t\t   .IDELAY_VALUE(5'b0),\n\t\t   .PIPE_SEL(\"FALSE\"),\n\t\t   .REFCLK_FREQUENCY(200.0),\n\t\t   .SIGNAL_PATTERN(\"DATA\"))\n\n\tidelay_inst (.CNTVALUEOUT(),             // monitoring value       \n\t\t     .DATAOUT(rxi_delay_out[j]), // delayed data\n\t\t     .C(rx_lclk_div4),           // variable tap delay clock \n\t\t     .CE(1'b0),                  // inc/dec tap value\n\t\t     .CINVCTRL(1'b0),            // inverts clock polarity \n\t\t     .CNTVALUEIN(idelay_value[(j+1)*5-1:j*5]), //variable tap\n\t\t     .DATAIN(1'b0),              // data from FPGA\n\t\t     .IDATAIN(rxi_delay_in[j]),  // data from ibuf\n\t\t     .INC(1'b0),                 // increment tap\n\t\t     .LD(load_taps),             // load new  \n\t\t     .LDPIPEEN(1'b0),            // only for pipeline mode\n\t\t     .REGRST(1'b0)               // only for pipeline mode\n\t\t     );\n     end // block: gen_idelay\n   endgenerate\n   \n   //#############################\n   //# IDDR SAMPLERS\n   //#############################  \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[286, "   generate for(j=0; j<10; j=j+1)\n"]], "Add": [[286, "   generate for(j=0; j<9; j=j+1)\n"]]}}