Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: latchtop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "latchtop.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "latchtop"
Output Format                      : NGC
Target Device                      : xc3s250e-5-tq144

---- Source Options
Top Module Name                    : latchtop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "F:/eelab/latch_test/fdiv.vhd" in Library work.
Architecture behavioral of Entity fdiv is up to date.
Compiling vhdl file "F:/eelab/latch_test/counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "F:/eelab/latch_test/counter6.vhd" in Library work.
Architecture structure of Entity counter6 is up to date.
Compiling vhdl file "F:/eelab/latch_test/control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.
Compiling vhdl file "F:/eelab/latch_test/latch.vhd" in Library work.
Architecture behavioral of Entity latch is up to date.
Compiling vhdl file "F:/eelab/latch_test/Fdiv3.vhd" in Library work.
Architecture behavioral of Entity fdiv3 is up to date.
Compiling vhdl file "F:/eelab/latch_test/sele.vhd" in Library work.
Architecture behavioral of Entity sele is up to date.
Compiling vhdl file "F:/eelab/latch_test/mutli.vhd" in Library work.
Entity <multi> compiled.
Entity <multi> (Architecture <behavioral>) compiled.
Compiling vhdl file "F:/eelab/latch_test/latchtop.vhf" in Library work.
Architecture behavioral of Entity latchtop is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <latchtop> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter6> in library <work> (architecture <structure>).

Analyzing hierarchy for entity <control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <latch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Fdiv3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sele> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <multi> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fdiv> in library <work> (architecture <behavioral>) with generics.
	N = 25000

Analyzing hierarchy for entity <fdiv> in library <work> (architecture <behavioral>) with generics.
	N = 5


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <latchtop> in library <work> (Architecture <behavioral>).
Entity <latchtop> analyzed. Unit <latchtop> generated.

Analyzing Entity <counter6> in library <work> (Architecture <structure>).
Entity <counter6> analyzed. Unit <counter6> generated.

Analyzing Entity <counter> in library <work> (Architecture <behavioral>).
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <control> in library <work> (Architecture <behavioral>).
Entity <control> analyzed. Unit <control> generated.

Analyzing Entity <latch> in library <work> (Architecture <behavioral>).
Entity <latch> analyzed. Unit <latch> generated.

Analyzing Entity <Fdiv3> in library <work> (Architecture <behavioral>).
Entity <Fdiv3> analyzed. Unit <Fdiv3> generated.

Analyzing generic Entity <fdiv.1> in library <work> (Architecture <behavioral>).
	N = 25000
Entity <fdiv.1> analyzed. Unit <fdiv.1> generated.

Analyzing generic Entity <fdiv.2> in library <work> (Architecture <behavioral>).
	N = 5
Entity <fdiv.2> analyzed. Unit <fdiv.2> generated.

Analyzing Entity <sele> in library <work> (Architecture <behavioral>).
Entity <sele> analyzed. Unit <sele> generated.

Analyzing Entity <multi> in library <work> (Architecture <behavioral>).
Entity <multi> analyzed. Unit <multi> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control>.
    Related source file is "F:/eelab/latch_test/control.vhd".
    Found 1-bit register for signal <t1>.
    Found 1-bit register for signal <t2>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <control> synthesized.


Synthesizing Unit <latch>.
    Related source file is "F:/eelab/latch_test/latch.vhd".
    Found 4-bit register for signal <numout1>.
    Found 4-bit register for signal <numout2>.
    Found 4-bit register for signal <numout3>.
    Found 4-bit register for signal <numout4>.
    Found 4-bit register for signal <numout5>.
    Found 4-bit register for signal <numout6>.
    Found 1-bit register for signal <overout>.
    Summary:
	inferred  25 D-type flip-flop(s).
Unit <latch> synthesized.


Synthesizing Unit <sele>.
    Related source file is "F:/eelab/latch_test/sele.vhd".
Unit <sele> synthesized.


Synthesizing Unit <multi>.
    Related source file is "F:/eelab/latch_test/mutli.vhd".
    Found 16x3-bit ROM for signal <fre_data$rom0000>.
    Found 3-bit up counter for signal <count>.
    Found 8-bit register for signal <dig_r>.
    Found 4-bit register for signal <fre_data>.
    Found 4-bit 8-to-1 multiplexer for signal <fre_data$mux0001> created at line 59.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <multi> synthesized.


Synthesizing Unit <counter>.
    Related source file is "F:/eelab/latch_test/counter.vhd".
    Found 4-bit up counter for signal <count>.
    Found 4-bit comparator less for signal <count$cmp_lt0000> created at line 49.
    Summary:
	inferred   1 Counter(s).
	inferred   1 Comparator(s).
Unit <counter> synthesized.


Synthesizing Unit <fdiv_1>.
    Related source file is "F:/eelab/latch_test/fdiv.vhd".
    Found 1-bit register for signal <clk>.
    Found 15-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <fdiv_1> synthesized.


Synthesizing Unit <fdiv_2>.
    Related source file is "F:/eelab/latch_test/fdiv.vhd".
    Found 1-bit register for signal <clk>.
    Found 3-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <fdiv_2> synthesized.


Synthesizing Unit <counter6>.
    Related source file is "F:/eelab/latch_test/counter6.vhd".
    Found 1-bit register for signal <over1>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <counter6> synthesized.


Synthesizing Unit <Fdiv3>.
    Related source file is "F:/eelab/latch_test/Fdiv3.vhd".
Unit <Fdiv3> synthesized.


Synthesizing Unit <latchtop>.
    Related source file is "F:/eelab/latch_test/latchtop.vhf".
Unit <latchtop> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Counters                                             : 11
 15-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 6
# Registers                                            : 16
 1-bit register                                        : 8
 4-bit register                                        : 7
 8-bit register                                        : 1
# Comparators                                          : 6
 4-bit comparator less                                 : 6
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <multi>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_fre_data_rom0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <multi> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x3-bit ROM                                          : 1
# Counters                                             : 11
 15-bit up counter                                     : 1
 3-bit up counter                                      : 4
 4-bit up counter                                      : 6
# Registers                                            : 44
 Flip-Flops                                            : 44
# Comparators                                          : 6
 4-bit comparator less                                 : 6
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <latchtop> ...

Optimizing unit <latch> ...

Optimizing unit <multi> ...
WARNING:Xst:1710 - FF/Latch <dig_r_6> (without init value) has a constant value of 1 in block <multi>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <counter6> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block latchtop, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 94
 Flip-Flops                                            : 94

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : latchtop.ngr
Top Level Output File Name         : latchtop
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 180
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 14
#      LUT2                        : 10
#      LUT2_L                      : 1
#      LUT3                        : 37
#      LUT3_L                      : 5
#      LUT4                        : 63
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 14
#      MUXF5                       : 8
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 94
#      FD                          : 31
#      FDC                         : 1
#      FDCE                        : 24
#      FDE                         : 4
#      FDR                         : 22
#      FDR_1                       : 1
#      FDS                         : 11
# Clock Buffers                    : 3
#      BUFG                        : 1
#      BUFGP                       : 2
# IO Buffers                       : 19
#      IBUF                        : 3
#      OBUF                        : 16
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-5 

 Number of Slices:                       80  out of   2448     3%  
 Number of Slice Flip Flops:             94  out of   4896     1%  
 Number of 4 input LUTs:                141  out of   4896     2%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    108    19%  
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_3/u1/clk                      | NONE(XLXI_3/u2/clk)    | 18    |
XLXI_3/u2/clk                      | NONE(XLXI_3/u3/clk)    | 4     |
XLXI_3/u3/clk                      | NONE(XLXI_3/u4/clk)    | 4     |
CLK                                | BUFGP                  | 16    |
lch/t21                            | BUFG                   | 25    |
CLKsignal                          | BUFGP                  | 25    |
XLXN_6(XLXI_4/fref:O)              | NONE(*)(lch/t2)        | 2     |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+-------------------------+-------+
Control Signal                     | Buffer(FF name)         | Load  |
-----------------------------------+-------------------------+-------+
XLXN_225(lch/reset1:O)             | NONE(Csignal/U1/count_0)| 25    |
-----------------------------------+-------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.044ns (Maximum Frequency: 198.240MHz)
   Minimum input arrival time before clock: 5.123ns
   Maximum output required time after clock: 7.042ns
   Maximum combinational path delay: 8.659ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/u1/clk'
  Clock period: 4.016ns (frequency: 249.004MHz)
  Total number of paths / destination ports: 70 / 26
-------------------------------------------------------------------------
Delay:               4.016ns (Levels of Logic = 3)
  Source:            XLXI_13/count_0 (FF)
  Destination:       XLXI_13/fre_data_3 (FF)
  Source Clock:      XLXI_3/u1/clk rising
  Destination Clock: XLXI_3/u1/clk rising

  Data Path: XLXI_13/count_0 to XLXI_13/fre_data_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.514   1.223  XLXI_13/count_0 (XLXI_13/count_0)
     LUT3:I0->O            1   0.612   0.000  XLXI_13/Mmux_fre_data_mux0001_6 (XLXI_13/Mmux_fre_data_mux0001_6)
     MUXF5:I1->O           1   0.278   0.509  XLXI_13/Mmux_fre_data_mux0001_5_f5 (XLXI_13/Mmux_fre_data_mux0001_5_f5)
     LUT4:I0->O            1   0.612   0.000  XLXI_13/count<2> (XLXI_13/fre_data_mux0001<0>)
     FD:D                      0.268          XLXI_13/fre_data_0
    ----------------------------------------
    Total                      4.016ns (2.284ns logic, 1.732ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/u2/clk'
  Clock period: 3.071ns (frequency: 325.637MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.071ns (Levels of Logic = 1)
  Source:            XLXI_3/u3/cnt_0 (FF)
  Destination:       XLXI_3/u3/cnt_0 (FF)
  Source Clock:      XLXI_3/u2/clk rising
  Destination Clock: XLXI_3/u2/clk rising

  Data Path: XLXI_3/u3/cnt_0 to XLXI_3/u3/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.514   0.651  XLXI_3/u3/cnt_0 (XLXI_3/u3/cnt_0)
     LUT3:I0->O            4   0.612   0.499  XLXI_3/u3/clk_and00001 (XLXI_3/u3/clk_and0000)
     FDS:S                     0.795          XLXI_3/u3/cnt_0
    ----------------------------------------
    Total                      3.071ns (1.921ns logic, 1.150ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/u3/clk'
  Clock period: 3.071ns (frequency: 325.637MHz)
  Total number of paths / destination ports: 19 / 8
-------------------------------------------------------------------------
Delay:               3.071ns (Levels of Logic = 1)
  Source:            XLXI_3/u4/cnt_0 (FF)
  Destination:       XLXI_3/u4/cnt_2 (FF)
  Source Clock:      XLXI_3/u3/clk rising
  Destination Clock: XLXI_3/u3/clk rising

  Data Path: XLXI_3/u4/cnt_0 to XLXI_3/u4/cnt_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              4   0.514   0.651  XLXI_3/u4/cnt_0 (XLXI_3/u4/cnt_0)
     LUT3:I0->O            4   0.612   0.499  XLXI_3/u4/clk_and00001 (XLXI_3/u4/clk_and0000)
     FDR:R                     0.795          XLXI_3/u4/cnt_2
    ----------------------------------------
    Total                      3.071ns (1.921ns logic, 1.150ns route)
                                       (62.6% logic, 37.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.370ns (frequency: 228.841MHz)
  Total number of paths / destination ports: 361 / 32
-------------------------------------------------------------------------
Delay:               4.370ns (Levels of Logic = 2)
  Source:            XLXI_3/u1/cnt_13 (FF)
  Destination:       XLXI_3/u1/cnt_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_3/u1/cnt_13 to XLXI_3/u1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.532  XLXI_3/u1/cnt_13 (XLXI_3/u1/cnt_13)
     LUT4:I0->O            1   0.612   0.426  XLXI_3/u1/clk_and000022 (XLXI_3/u1/clk_and000022)
     LUT4:I1->O           16   0.612   0.879  XLXI_3/u1/clk_and000065 (XLXI_3/u1/clk_and0000)
     FDS:S                     0.795          XLXI_3/u1/cnt_0
    ----------------------------------------
    Total                      4.370ns (2.533ns logic, 1.837ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKsignal'
  Clock period: 5.044ns (frequency: 198.240MHz)
  Total number of paths / destination ports: 355 / 45
-------------------------------------------------------------------------
Delay:               5.044ns (Levels of Logic = 3)
  Source:            Csignal/U3/count_0 (FF)
  Destination:       Csignal/U6/count_3 (FF)
  Source Clock:      CLKsignal rising
  Destination Clock: CLKsignal rising

  Data Path: Csignal/U3/count_0 to Csignal/U6/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             6   0.514   0.721  Csignal/U3/count_0 (Csignal/U3/count_0)
     LUT4:I0->O            1   0.612   0.387  Csignal/over1_or000012_SW0 (N49)
     LUT4:I2->O            7   0.612   0.605  Csignal/over1_or00001 (Csignal/carry3)
     LUT4:I3->O            4   0.612   0.499  Csignal/over1_or00002 (Csignal/carry4)
     FDCE:CE                   0.483          Csignal/U5/count_0
    ----------------------------------------
    Total                      5.044ns (2.833ns logic, 2.211ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXN_6'
  Clock period: 4.012ns (frequency: 249.252MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.006ns (Levels of Logic = 0)
  Source:            lch/t1 (FF)
  Destination:       lch/t2 (FF)
  Source Clock:      XLXN_6 rising
  Destination Clock: XLXN_6 falling

  Data Path: lch/t1 to lch/t2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.514   0.697  lch/t1 (lch/t1)
     FDR_1:R                   0.795          lch/t2
    ----------------------------------------
    Total                      2.006ns (1.309ns logic, 0.697ns route)
                                       (65.3% logic, 34.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_3/u1/clk'
  Total number of paths / destination ports: 21 / 5
-------------------------------------------------------------------------
Offset:              5.123ns (Levels of Logic = 4)
  Source:            s1 (PAD)
  Destination:       XLXI_13/dig_r_5 (FF)
  Destination Clock: XLXI_3/u1/clk rising

  Data Path: s1 to XLXI_13/dig_r_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  s1_IBUF (s1_IBUF)
     LUT3:I0->O            4   0.612   0.502  XLXI_4/dp1_cmp_eq00001 (XLXN_50)
     LUT4:I3->O            1   0.612   0.509  XLXI_13/dig_r_mux0013<2>23 (XLXI_13/dig_r_mux0013<2>23)
     LUT4:I0->O            1   0.612   0.000  XLXI_13/dig_r_mux0013<2>471 (XLXI_13/dig_r_mux0013<2>47)
     FDS:D                     0.268          XLXI_13/dig_r_5
    ----------------------------------------
    Total                      5.123ns (3.210ns logic, 1.913ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/u1/clk'
  Total number of paths / destination ports: 45 / 15
-------------------------------------------------------------------------
Offset:              7.042ns (Levels of Logic = 4)
  Source:            XLXI_13/count_0 (FF)
  Destination:       SEG<7> (PAD)
  Source Clock:      XLXI_3/u1/clk rising

  Data Path: XLXI_13/count_0 to SEG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.514   1.140  XLXI_13/count_0 (XLXI_13/count_0)
     LUT4:I1->O            1   0.612   0.000  XLXI_13/seg_r_7_mux000670_SW01 (XLXI_13/seg_r_7_mux000670_SW0)
     MUXF5:I1->O           1   0.278   0.360  XLXI_13/seg_r_7_mux000670_SW0_f5 (N57)
     LUT4:I3->O            1   0.612   0.357  XLXI_13/seg_r_7_mux000670 (SEG_7_OBUF)
     OBUF:I->O                 3.169          SEG_7_OBUF (SEG<7>)
    ----------------------------------------
    Total                      7.042ns (5.185ns logic, 1.857ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lch/t21'
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Offset:              5.696ns (Levels of Logic = 3)
  Source:            XLXI_1/overout (FF)
  Destination:       SEG<4> (PAD)
  Source Clock:      lch/t21 rising

  Data Path: XLXI_1/overout to SEG<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.514   0.766  XLXI_1/overout (XLXI_1/overout)
     LUT4:I1->O            1   0.612   0.000  XLXI_13/seg_r_4_mux00041 (XLXI_13/seg_r_4_mux0004)
     MUXF5:I1->O           1   0.278   0.357  XLXI_13/seg_r_4_mux0004_f5 (SEG_4_OBUF)
     OBUF:I->O                 3.169          SEG_4_OBUF (SEG<4>)
    ----------------------------------------
    Total                      5.696ns (4.573ns logic, 1.123ns route)
                                       (80.3% logic, 19.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 39 / 8
-------------------------------------------------------------------------
Delay:               8.659ns (Levels of Logic = 6)
  Source:            s1 (PAD)
  Destination:       SEG<7> (PAD)

  Data Path: s1 to SEG<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  s1_IBUF (s1_IBUF)
     LUT3:I0->O            4   0.612   0.651  XLXI_4/dp1_cmp_eq00001 (XLXN_50)
     LUT4:I0->O            1   0.612   0.000  XLXI_13/seg_r_7_mux000670_SW01 (XLXI_13/seg_r_7_mux000670_SW0)
     MUXF5:I1->O           1   0.278   0.360  XLXI_13/seg_r_7_mux000670_SW0_f5 (N57)
     LUT4:I3->O            1   0.612   0.357  XLXI_13/seg_r_7_mux000670 (SEG_7_OBUF)
     OBUF:I->O                 3.169          SEG_7_OBUF (SEG<7>)
    ----------------------------------------
    Total                      8.659ns (6.389ns logic, 2.270ns route)
                                       (73.8% logic, 26.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.10 secs
 
--> 

Total memory usage is 269984 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    2 (   0 filtered)

