####################################################################
# NEVER CHANGE THIS FILE
#
# Definitions of register values and partial register values.
#
####################################################################
HEADER
DESCRIPTION This is the ASIC register definition for the Target5 ASIC. Sources are TargetDriver/documentation/register_maps/T5Registers.pdf (T5R) and TargetDriver/documentation/Gary/Varner2013_TARGET5.pdf (GV2013). Default values are taken from libTARGET/libCHEC - with some deviations from nominal values given in GV2013. Limits are set slightly above the largest values recommended or used. Note that the actual number of registers is 64 - but access is limited to those with defined functionality (the first 52) - possible exception is 0x3F. Items marked *** have a description in need of expansion/clarification. Jim Hinton 20/8/15
RESPONSIBLE_AUTHOR Jim
NUM_REGISTERS 0x34
##############################################################################################
# Setting layout: All fields must be filled, use 0 for default value.
# The uint*_t fields are  given in hexidecimal notation
#
# Field and Type:
# Name       RegAddr nBits   startBit value    isReadOnly lowerBound upperBound multiplier offset description
# string     uint8_t uint8_t uint8_t  uint32_t bool       uint32_t   uint32_t   float      float  strings
##############################################################################################
SETTINGS
TrigConf_0    0x00    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # Bit pattern, 0x100 appropriate for all usage so far - individual bit settings will be added here if ever needed
TrigConf_1    0x01    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_2    0x02    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_3    0x03    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_4    0x04    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_5    0x05    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_6    0x06    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_7    0x07    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_8    0x08    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_9    0x09    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_10   0x0A    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_11   0x0B    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_12   0x0C    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_13   0x0D    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_14   0x0E    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
TrigConf_15   0x0F    12      0        0x100    0          0x0        0x1FF      0.0        0.0   # ditto
ITbias        0x10    12      0        0x460    0          0x0        0x4CC      6.104e-4   0.0   # DAC value, controls supply voltage for TRGGbias, Vbias, TRGsumbias, TRGbias and WBias buffers, 0x460 corresponds to 0.68 V - 0.6 V specified in GV2013
TRGGbias      0x11    12      0        0x5C2    0          0x0        0x614      6.104e-4   0.0   # DAC Value, controls supply voltage for the first pre-amplifier of the trigger input, 0x5C2 corresponds to 0.9 V - 0.6 V specified in GV2013
Vbias         0x12    12      0        0x360    0          0x0        0x47A      6.104e-4   0.0   # DAC value, controls supply bias for the first preamp of the Data input, 0x360 corresponds to 0.53 V - 0.6 V specified in GV2013
TRGsumbias    0x13    12      0        0x47B    0          0x0        0x51E      6.104e-4   0.0   # DAC value, controls supply bias for the second summing amp. of the four trigger inputs, 0x47B corresponds to 0.7 V - 0.7 V specified in GV2013
TRGbias       0x14    12      0        0x5C2    0          0x0        0x614      6.104e-4   0.0   # DAC value, controls supply bias for the analog to digital conversion buffer - 0x5C2 corresponds to 0.9 V - 0.8 V specified in GV2013
Wbias         0x15    12      0        0x800    0          0x1F4      0x800      0.0        0.0   # DAC value, controls the width of the digital trigger output pulses - 0x380 is nominal (corresponds ~30 ns), 0x800 corresponds to an super-fast pulse, in practice disabling triggering by default, user should set Wbias to an appropriate value when backplane is ready to accept triggers, conversion constants to width in ns will be added when available, values of 0x800/0x1F4 from R. White, 2/9/15 - reasonable operating value is ***
TTbias_3      0x16    12      0        0x460    0          0x0        0x4CC      6.104e-4   0.0   # DAC value, controls supply bias for the two voltages PMTref4 and Thresh for the 4th group of channels (12-15), 0x460 corresponds to 0.68 V - 0.6 V specified in GV2013
PMTref4_3     0x17    12      0        0xFFF    0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls reference voltage for summing amplifier supplied by TRGsumbias for the 4th group of channels (12-15), default of 0xFFF corresponds to the highest possible threshold, user should set PMTref4_* values to an appropriate value when backplane is ready to accept triggers (~Vped is recommended GV2013).
Thresh_3      0x18    12      0        0x000    0          0x0        0xFFF     -6.104e-4   0.0   # DAC value, controls reference voltage for digitial trigger output (i.e. sets the trigger threshold) for the 4th group of channels (12-15), 0x000 corresponds to the highest possible threshold, user should set to an appropriate value
TTbias_2      0x19    12      0        0x460    0          0x0        0x4CC      6.104e-4   0.0   # DAC value, controls supply bias for the two voltages PMTref4 and Thresh for the 3rd group of channels (8-11), 0x460 corresponds to 0.68 V - 0.6 V specified in GV2013
PMTref4_2     0x1A    12      0        0xFFF    0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls reference voltage for summing amplifier supplied by TRGsumbias for the 3rd group of channels (8-11), default of 0xFFF corresponds to the highest possible threshold, user should set PMTref4_* values to an appropriate value when backplane is ready to accept triggers (~Vped is recommended GV2013).
Thresh_2      0x1B    12      0        0x000    0          0x0        0xFFF     -6.104e-4   0.0   # DAC value, controls reference voltage for digitial trigger output (i.e. sets the trigger threshold) for the 3rd group of channels (8-11), 0x000 corresponds to the highest possible threshold, user should set to an appropriate value
TTbias_1      0x1C    12      0        0x460    0          0x0        0x4CC      6.104e-4   0.0   # DAC value, controls supply bias for the two voltages PMTref4 and Thresh for the 2nd group of channels (4-7), 0x460 corresponds to 0.68 V - 0.6 V specified in GV2013
PMTref4_1     0x1D    12      0        0xFFF    0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls reference voltage for summing amplifier supplied by TRGsumbias for the 2nd group of channels (4-7), default of 0xFFF corresponds to the highest possible threshold, user should set PMTref4_* values to an appropriate value when backplane is ready to accept triggers (~Vped is recommended GV2013).
Thresh_1      0x1E    12      0        0x000    0          0x0        0xFFF     -6.104e-4   0.0   # DAC value, controls reference voltage for digitial trigger output (i.e. sets the trigger threshold) for the 2nd group of channels (4-7), 0x000 corresponds to the highest possible threshold, user should set to an appropriate value
TTbias_0      0x1F    12      0        0x460    0          0x0        0x4CC      6.104e-4   0.0   # DAC value, controls supply bias for the two voltages PMTref4 and Thresh for the 1st group of channels (0-3), 0x460 corresponds to 0.68 V - 0.6 V specified in GV2013
PMTref4_0     0x20    12      0        0xFFF    0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls reference voltage for summing amplifier supplied by TRGsumbias for the 1st group of channels (0-3), default of 0xFFF corresponds to the highest possible threshold, user should set PMTref4_* values to an appropriate value when backplane is ready to accept triggers (~Vped is recommended GV2013).
Thresh_0      0x21    12      0        0x000    0          0x0        0xFFF     -6.104e-4   0.0   # DAC value, controls reference voltage for digitial trigger output (i.e. sets the trigger threshold) for the sum of all 16 channels, 0x000 corresponds to the highest possible threshold, user should set to an appropriate value
TTbias_16     0x22    12      0        0x460    0          0x0        0x4CC      6.104e-4   0.0   # DAC value, controls supply bias for the two voltages PMTref4 and Thresh for the sum of all 16 channels, 0x460 corresponds to 0.68 V - 0.6 V specified in GV2013
PMTref4_16    0x23    12      0        0xFFF    0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls reference voltage for summing amplifier supplied by TRGsumbias for the 1st group of channels (0-3), default of 0xFFF corresponds to the highest possible threshold, user should set PMTref4_* values to an appropriate value when backplane is ready to accept triggers (~Vped is recommended GV2013).
Thresh_16     0x24    12      0        0x000    0          0x0        0xFFF     -6.104e-4   0.0   # DAC value, controls reference voltage for digitial trigger output (i.e. sets the trigger threshold) for the sum of all 16 channels, 0x000 corresponds to the highest possible threshold, user should set to an appropriate value
Sbuff         0x25    12      0        0x3D9    0          0x0        0x460      6.104e-4   0.0   # DAC value, controls supply bias for SBbias and MonTRGthresh. 0x3D9 corresponds to 0.6 V as specified in GV2013
SBbias        0x26    12      0        0x3D9    0          0x0        0x460      6.104e-4   0.0   # DAC value, controls supply bias for the ramp buffer. 0x3D9 corresponds to 0.6 V as specified in GV2013
MonTRGthresh  0x27    12      0        0x3D9    0          0x0        0x460      6.104e-4   0.0   # DAC value, controls reference voltage (threshold) for digital trigger input. Since the digital trigger will always have the same amplitude the utility of this register is unclear. 0x3D9 corresponds to 0.6 V
WCbuff        0x28    12      0        0x3D9    0          0x0        0x460      6.104e-4   0.0   # DAC value, controls supply bias for CMPbias and PUbias. 0x3D9 corresponds to 0.6 V as specified in GV2013
CMPbias       0x29    12      0        0x8E3    0          0x0        0xA00      0.0        0.0   # DAC value, controls current through ramp comparator logic. ***
PUbias        0x2A    12      0        0xCE9    0          0x0        0xDE0      6.104e-4   0.0   # DAC value, controls load of pull-up of ramp comparator logic, and as a result controls the relative voltage switch point. 0xCE9 corresponds to 2 V ***
UnusedRB0     0x2B    1       0        0x0      0          0x0        0x001      1.0        0.0   # Unused bit
SGN           0x2B    1       1        0x0      0          0x0        0x001      1.0        0.0   # Bit, selects the sign of the trigger edge, 0 - rising edge, 1 - falling edge
UnusedRB1     0x2B    1       2        0x0      0          0x0        0x001      1.0        0.0   # Unused bit
Cload         0x2B    1       3        0x0      0          0x0        0x001      1.0        0.0   # Bit, select additional load capacitor for sampling logic, 0 - 1 GHz sampling, 1 - 400 MHz sampling
UnusedRB2     0x2B    1       4        0x0      0          0x0        0x001      1.0        0.0   # Unused bit
MUX_SSX       0x2B    1       5        0x01     0          0x0        0x001      1.0        0.0   # Bit, select output between SST and SSP, 0 - SST, 1 - SSP (or 0 - SSP_RCO, 1 - SST_RCO if MUX_RCO is 1) ***
UnusedRB3     0x2B    1       6        0x0      0          0x0        0x001      1.0        0.0   # Unused bit
MUX_RCO       0x2B    1       7        0x01     0          0x0        0x001      1.0        0.0   # Bit, select output between SST/SSP (0 - choice controlled by MUX_SSX) and RCO (1) ***
UnusedRB4     0x2B    4       8        0x0      0          0x0        0          1.0        0.0   # Unused bit
VAbuff        0x2C    12      0        0x3D9    0          0x0        0x460      6.104e-4   0.0   # DAC value, controls supply bias for VadjN and VadjP. 0x3D9 corresponds to 0.6 V as specified in GV2013
VadjN         0x2D    12      0        0x8E3    0          0x0        0xA00      6.104e-4   0.0   # DAC value, controls delay on low to high transitions of sampling delay circuit. 0x8E3 corresponds to 1.39 V ***
VadjP         0x2E    12      0        0x650    0          0x0        0x750      6.104e-4   0.0   # DAC value, controls delay on high to low transitions of sampling delay circuit, and as a result the relative voltage switch point. 0x650 corresponds to 1 V ***
DBbias        0x2F    12      0        0x3D9    0          0x0        0x460      6.104e-4   0.0   # DAC value, controls supply bias for Isel and Vdischarge. 0x3D9 corresponds to 0.6 V as specified in GV2013
Isel          0x30    12      0        0xB00    0          0x0        0xB10      0.0        0.0   # DAC value, controls current to ramp slope circuit. ***
Vdischarge    0x31    12      0        0x1C7    0          0x0        0x400      0.0        0.0   # DAC value, control starting voltage of ramp. 0x1C7 corresponds to 0.28 V. ***
PRObias       0x32    12      0        0x3D9    0          0x0        0x460      6.104e-4   0.0   # DAC value, controls supply bias for Vdly. 0x3D9 corresponds to 0.6 V as specified in GV2013. Known as PRObuff in T5R.
Vdly          0x33    12      0        0x900    0          0x0        0xA00      0.0        0.0   # DAC value, controls the speed of the Wilkinson ADC. ***
