Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cyclonev
Quartus root          :  /opt/intelFPGA/22.1std/quartus/linux64/
Quartus sim root      :  /opt/intelFPGA/22.1std/quartus/eda/sim_lib
Simulation Tool       :  questa intel fpga
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  wrap.vo
Sim SDF file          :  wrap__verilog.sdo
Sim dir               :  simulation/questa

=======================================================

Info: Starting NativeLink simulation with Questa Intel FPGA software
Sourced NativeLink script /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak11
Probing transcript
Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64
Questa Intel FPGA Info: # //  Version 2021.2 linux_x86_64 Apr 14 2021
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  Copyright 1991-2021 Mentor Graphics Corporation
Questa Intel FPGA Info: # //  All Rights Reserved.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade
Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of
Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential,
Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act,
Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information
Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act,
Questa Intel FPGA Info: # //  18 U.S.C. Section 1905.
Questa Intel FPGA Info: # //
Questa Intel FPGA Info: # do wrap_run_msim_gate_verilog.do
Questa Intel FPGA Info: # if {[file exists gate_work]} {
Questa Intel FPGA Info: # 	vdel -lib gate_work -all
Questa Intel FPGA Info: # }
Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is haka@vmd20.
Questa Intel FPGA Info: # vlib gate_work
Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at "gate_work".
Questa Intel FPGA Info: # Errors: 0, Warnings: 1
Questa Intel FPGA Info: # vmap work gate_work
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
Questa Intel FPGA Info: # vmap work gate_work 
Questa Intel FPGA Info: # Copying /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
Questa Intel FPGA Info: # Modifying modelsim.ini
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. {wrap.vo}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
Questa Intel FPGA Info: # Start time: 17:24:51 on Jan 07,2024
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+." wrap.vo 
Questa Intel FPGA Info: # -- Compiling module wrap
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	wrap
Questa Intel FPGA Info: # End time: 17:24:51 on Jan 07,2024, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV12/dut_quartus_2 {/home/haka/Desktop/KyberV12/dut_quartus_2/Wrap_tb.v}
Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
Questa Intel FPGA Info: # Start time: 17:24:51 on Jan 07,2024
Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/haka/Desktop/KyberV12/dut_quartus_2" /home/haka/Desktop/KyberV12/dut_quartus_2/Wrap_tb.v 
Questa Intel FPGA Info: # -- Compiling module Wrap_tb
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # Top level modules:
Questa Intel FPGA Info: # 	Wrap_tb
Questa Intel FPGA Info: # End time: 17:24:51 on Jan 07,2024, Elapsed time: 0:00:00
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs="+acc"  Wrap_tb
Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=""+acc"" Wrap_tb 
Questa Intel FPGA Info: # Start time: 17:24:51 on Jan 07,2024
Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized...
Questa Intel FPGA Info: # Loading work.Wrap_tb(fast)
Questa Intel FPGA Info: # Loading work.wrap(fast)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_obuf(fast)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf(fast)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_clkena(fast)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf(fast__1)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__1)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__2)
Questa Intel FPGA Info: # Loading altera_ver.dffeas(fast)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__3)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__4)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__5)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__6)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__7)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__8)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__9)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__10)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__11)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__12)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__13)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__14)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__15)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__16)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__17)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__18)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__19)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__20)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__21)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__22)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__23)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__24)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__25)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__26)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__27)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__28)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__29)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__30)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__31)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__32)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__33)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__34)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__35)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__36)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__37)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__38)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__39)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__40)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__41)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__42)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__43)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__44)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__45)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__46)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__47)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__48)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__49)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__50)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__51)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__52)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__53)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__54)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__55)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__56)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__57)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__58)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__59)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__60)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__61)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__62)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__63)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__64)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__65)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__66)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__67)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__68)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__69)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__70)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__71)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__72)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__73)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__74)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__75)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__76)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__77)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__78)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast)
Questa Intel FPGA Info: # Loading sv_std.std
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.altera_lnsim_functions(fast)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__1)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__79)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__80)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__81)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__82)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__83)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__84)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__85)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__86)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__87)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__88)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__89)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__1)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__1)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__1)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__90)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__91)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__92)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__93)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__94)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__95)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__96)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__2)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__2)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__2)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__97)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__98)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__99)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__100)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__101)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__102)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__103)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__104)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__3)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__3)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__3)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__105)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__4)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__4)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__4)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__2)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__3)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast__1)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__106)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__107)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__108)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__5)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__5)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__109)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__110)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__111)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__112)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__113)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__114)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__115)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__116)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__117)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__118)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__119)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__120)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__121)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__122)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__123)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__124)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__125)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__126)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__127)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__128)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__129)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__130)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__131)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__132)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__133)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__134)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__135)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__136)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__137)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__138)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__139)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__140)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__141)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__142)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__143)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__144)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__145)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__146)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__147)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__148)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__149)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__150)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__151)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__152)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__153)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__154)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__155)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__156)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__157)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__158)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__159)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__160)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__161)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__162)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__163)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__6)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__6)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__5)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__7)
Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__7)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__164)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__165)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__166)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__167)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__168)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__169)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__170)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__171)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__172)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__173)
Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast__174)
Questa Intel FPGA Info: # 
Questa Intel FPGA Info: # add wave *
Questa Intel FPGA Info: # view structure
Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct
Questa Intel FPGA Info: # view signals
Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree
Questa Intel FPGA Info: # run -all
Questa Intel FPGA Info: # ** Note: $finish    : /home/haka/Desktop/KyberV12/dut_quartus_2/Wrap_tb.v(834)
Questa Intel FPGA Info: #    Time: 205085 ns  Iteration: 7  Instance: /Wrap_tb
Questa Intel FPGA Info: # 1
Questa Intel FPGA Info: # Break in Module Wrap_tb at /home/haka/Desktop/KyberV12/dut_quartus_2/Wrap_tb.v line 834
Questa Intel FPGA Info: # End time: 14:33:15 on Jan 08,2024, Elapsed time: 21:08:24
Questa Intel FPGA Info: # Errors: 0, Warnings: 0
Info: NativeLink simulation flow was successful
