#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Apr 13 10:46:22 2023
# Process ID: 13752
# Current directory: C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8696 C:\Users\mayamakram\Desktop\Arch_Lab\ProjectM3\PP_CPU.xpr
# Log file: C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/vivado.log
# Journal file: C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3\vivado.jou
# Running On: CSE-P07-2168-10, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 4, Host memory: 34246 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.xpr
update_compile_order -fileset sources_1
set_property file_type "Verilog Header" [get_files C:\Users\mayamakram\Desktop\Arch_Lab\ProjectM3\PP_CPU.srcs\sources_1\new\defines.v]
set_property file_type "Verilog Header" [get_files ../source_inclu/defines.v]
set_property file_type "Verilog Header" [get_files C:\Users\mayamakram\Desktop\Arch_Lab\ProjectM3\PP_CPU.srcs\sources_1\new\defines.v]
add_files -norecurse C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.srcs/sources_1/new/defines.v
update_compile_order -fileset sources_1
set_property file_type "Verilog Header" [get_files C:\Users\mayamakram\Desktop\Arch_Lab\ProjectM3\PP_CPU.srcs\sources_1\new\defines.v]
set_property file_type "Verilog Header" [get_files C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.srcs/sources_1/new/defines.v]
set_property is_global_include true [get_files  C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.srcs/sources_1/new/defines.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.srcs/sim_1/new/PP_CPU_tb.v w ]
add_files -fileset sim_1 C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU.srcs/sim_1/new/PP_CPU_tb.v
update_compile_order -fileset sim_1
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top PP_CPU_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source PP_CPU_tb.tcl
relaunch_sim
export_ip_user_files -of_objects  [get_files C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM2/SC_CPU.srcs/sources_1/new/SC_CPU.v] -no_script -reset -force -quiet
remove_files  C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM2/SC_CPU.srcs/sources_1/new/SC_CPU.v
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU_tb_behav.wcfg
set_property xsim.view C:/Users/mayamakram/Desktop/Arch_Lab/ProjectM3/PP_CPU_tb_behav.wcfg [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {1800ns} -objects [get_filesets sim_1]
relaunch_sim
