#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 30 15:51:20 2023
# Process ID: 1784
# Current directory: E:/eda/12counter/counter
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9836 E:\eda\12counter\counter\counter.xpr
# Log file: E:/eda/12counter/counter/vivado.log
# Journal file: E:/eda/12counter/counter\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/eda/12counter/counter/counter.xpr
INFO: [Project 1-313] Project file moved from 'F:/eda/12counter/counter' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/2017.4/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Mar 30 16:23:40 2023] Launched synth_1...
Run output will be captured here: E:/eda/12counter/counter/counter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Mar 30 16:24:46 2023] Launched synth_1...
Run output will be captured here: E:/eda/12counter/counter/counter.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Mar 30 16:25:54 2023] Launched synth_1...
Run output will be captured here: E:/eda/12counter/counter/counter.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/eda/12counter/counter/counter.srcs/constrs_1/new/counter.xdc]
Finished Parsing XDC File [E:/eda/12counter/counter/counter.srcs/constrs_1/new/counter.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1374.633 ; gain = 465.078
set_property package_pin "" [get_ports [list  sw0]]
place_ports rst M18
place_ports sw0 J15
place_ports sw1 L16
save_constraints
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 17:11:50 2023...
