# serbenas.github.spi_slave_ram
here is RTL design in verilog that regulate the communication between SPI slave and a external RAM : a  good example for changing series to parallel data and also an explaining of how creating memory
