<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › m5206sim.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>m5206sim.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	m5206sim.h -- ColdFire 5206 System Integration Module support.</span>
<span class="cm"> *</span>
<span class="cm"> *	(C) Copyright 1999, Greg Ungerer (gerg@snapgear.com)</span>
<span class="cm"> * 	(C) Copyright 2000, Lineo Inc. (www.lineo.com) </span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef	m5206sim_h</span>
<span class="cp">#define	m5206sim_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cp">#define	CPU_NAME		&quot;COLDFIRE(m5206)&quot;</span>
<span class="cp">#define	CPU_INSTR_PER_JIFFY	3</span>
<span class="cp">#define	MCF_BUSCLK		MCF_CLK</span>

<span class="cp">#include &lt;asm/m52xxacr.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> *	Define the 5206 SIM register set addresses.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM_SIMR		0x03		</span><span class="cm">/* SIM Config reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR1		0x14		</span><span class="cm">/* Intr Ctrl reg 1 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR2		0x15		</span><span class="cm">/* Intr Ctrl reg 2 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR3		0x16		</span><span class="cm">/* Intr Ctrl reg 3 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR4		0x17		</span><span class="cm">/* Intr Ctrl reg 4 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR5		0x18		</span><span class="cm">/* Intr Ctrl reg 5 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR6		0x19		</span><span class="cm">/* Intr Ctrl reg 6 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR7		0x1a		</span><span class="cm">/* Intr Ctrl reg 7 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR8		0x1b		</span><span class="cm">/* Intr Ctrl reg 8 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR9		0x1c		</span><span class="cm">/* Intr Ctrl reg 9 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR10		0x1d		</span><span class="cm">/* Intr Ctrl reg 10 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR11		0x1e		</span><span class="cm">/* Intr Ctrl reg 11 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR12		0x1f		</span><span class="cm">/* Intr Ctrl reg 12 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR13		0x20		</span><span class="cm">/* Intr Ctrl reg 13 (r/w) */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_M5206e</span>
<span class="cp">#define	MCFSIM_ICR14		0x21		</span><span class="cm">/* Intr Ctrl reg 14 (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR15		0x22		</span><span class="cm">/* Intr Ctrl reg 15 (r/w) */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define MCFSIM_IMR		0x36		</span><span class="cm">/* Interrupt Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define MCFSIM_IPR		0x3a		</span><span class="cm">/* Interrupt Pend reg (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_RSR		0x40		</span><span class="cm">/* Reset Status reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_SYPCR		0x41		</span><span class="cm">/* System Protection reg (r/w)*/</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_SWIVR		0x42		</span><span class="cm">/* SW Watchdog intr reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_SWSR		0x43		</span><span class="cm">/* SW Watchdog service (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_DCRR		(MCF_MBAR + 0x46) </span><span class="cm">/* DRAM Refresh reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCTR		(MCF_MBAR + 0x4a) </span><span class="cm">/* DRAM Timing reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DAR0		(MCF_MBAR + 0x4c) </span><span class="cm">/* DRAM 0 Address reg(r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR0		(MCF_MBAR + 0x50) </span><span class="cm">/* DRAM 0 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCR0		(MCF_MBAR + 0x57) </span><span class="cm">/* DRAM 0 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DAR1		(MCF_MBAR + 0x58) </span><span class="cm">/* DRAM 1 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMR1		(MCF_MBAR + 0x5c) </span><span class="cm">/* DRAM 1 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DCR1		(MCF_MBAR + 0x63) </span><span class="cm">/* DRAM 1 Control reg (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_CSAR0		0x64		</span><span class="cm">/* CS 0 Address 0 reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR0		0x68		</span><span class="cm">/* CS 0 Mask 0 reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR0		0x6e		</span><span class="cm">/* CS 0 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSAR1		0x70		</span><span class="cm">/* CS 1 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR1		0x74		</span><span class="cm">/* CS 1 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR1		0x7a		</span><span class="cm">/* CS 1 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSAR2		0x7c		</span><span class="cm">/* CS 2 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR2		0x80		</span><span class="cm">/* CS 2 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR2		0x86		</span><span class="cm">/* CS 2 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSAR3		0x88		</span><span class="cm">/* CS 3 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR3		0x8c		</span><span class="cm">/* CS 3 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR3		0x92		</span><span class="cm">/* CS 3 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSAR4		0x94		</span><span class="cm">/* CS 4 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR4		0x98		</span><span class="cm">/* CS 4 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR4		0x9e		</span><span class="cm">/* CS 4 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSAR5		0xa0		</span><span class="cm">/* CS 5 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR5		0xa4		</span><span class="cm">/* CS 5 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR5		0xaa		</span><span class="cm">/* CS 5 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSAR6		0xac		</span><span class="cm">/* CS 6 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR6		0xb0		</span><span class="cm">/* CS 6 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR6		0xb6		</span><span class="cm">/* CS 6 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSAR7		0xb8		</span><span class="cm">/* CS 7 Address reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSMR7		0xbc		</span><span class="cm">/* CS 7 Mask reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_CSCR7		0xc2		</span><span class="cm">/* CS 7 Control reg (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMCR		0xc6		</span><span class="cm">/* Default control */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_M5206e</span>
<span class="cp">#define	MCFSIM_PAR		0xca		</span><span class="cm">/* Pin Assignment reg (r/w) */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define	MCFSIM_PAR		0xcb		</span><span class="cm">/* Pin Assignment reg (r/w) */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#define	MCFTIMER_BASE1		(MCF_MBAR + 0x100)	</span><span class="cm">/* Base of TIMER1 */</span><span class="cp"></span>
<span class="cp">#define	MCFTIMER_BASE2		(MCF_MBAR + 0x120)	</span><span class="cm">/* Base of TIMER2 */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_PADDR		(MCF_MBAR + 0x1c5)	</span><span class="cm">/* Parallel Direction (r/w) */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_PADAT		(MCF_MBAR + 0x1c9)	</span><span class="cm">/* Parallel Port Value (r/w) */</span><span class="cp"></span>

<span class="cp">#define	MCFDMA_BASE0		(MCF_MBAR + 0x200)	</span><span class="cm">/* Base address DMA 0 */</span><span class="cp"></span>
<span class="cp">#define	MCFDMA_BASE1		(MCF_MBAR + 0x240)	</span><span class="cm">/* Base address DMA 1 */</span><span class="cp"></span>

<span class="cp">#if defined(CONFIG_NETtel)</span>
<span class="cp">#define	MCFUART_BASE0		(MCF_MBAR + 0x180)	</span><span class="cm">/* Base address UART0 */</span><span class="cp"></span>
<span class="cp">#define	MCFUART_BASE1		(MCF_MBAR + 0x140)	</span><span class="cm">/* Base address UART1 */</span><span class="cp"></span>
<span class="cp">#else</span>
<span class="cp">#define	MCFUART_BASE0		(MCF_MBAR + 0x140)	</span><span class="cm">/* Base address UART0 */</span><span class="cp"></span>
<span class="cp">#define	MCFUART_BASE1		(MCF_MBAR + 0x180)	</span><span class="cm">/* Base address UART1 */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *	Define system peripheral IRQ usage.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCF_IRQ_TIMER		30		</span><span class="cm">/* Timer0, Level 6 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_PROFILER	31		</span><span class="cm">/* Timer1, Level 7 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_UART0		73		</span><span class="cm">/* UART0 */</span><span class="cp"></span>
<span class="cp">#define	MCF_IRQ_UART1		74		</span><span class="cm">/* UART1 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> *	Generic GPIO</span>
<span class="cm"> */</span>
<span class="cp">#define MCFGPIO_PIN_MAX		8</span>
<span class="cp">#define MCFGPIO_IRQ_VECBASE	-1</span>
<span class="cp">#define MCFGPIO_IRQ_MAX		-1</span>

<span class="cm">/*</span>
<span class="cm"> *	Some symbol defines for the Parallel Port Pin Assignment Register</span>
<span class="cm"> */</span>
<span class="cp">#ifdef CONFIG_M5206e</span>
<span class="cp">#define MCFSIM_PAR_DREQ0        0x100           </span><span class="cm">/* Set to select DREQ0 input */</span><span class="cp"></span>
                                                <span class="cm">/* Clear to select T0 input */</span>
<span class="cp">#define MCFSIM_PAR_DREQ1        0x200           </span><span class="cm">/* Select DREQ1 input */</span><span class="cp"></span>
                                                <span class="cm">/* Clear to select T0 output */</span>
<span class="cp">#endif</span>

<span class="cm">/*</span>
<span class="cm"> *	Some symbol defines for the Interrupt Control Register</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM_SWDICR		MCFSIM_ICR8	</span><span class="cm">/* Watchdog timer ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_TIMER1ICR	MCFSIM_ICR9	</span><span class="cm">/* Timer 1 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_TIMER2ICR	MCFSIM_ICR10	</span><span class="cm">/* Timer 2 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_UART1ICR		MCFSIM_ICR12	</span><span class="cm">/* UART 1 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_UART2ICR		MCFSIM_ICR13	</span><span class="cm">/* UART 2 ICR */</span><span class="cp"></span>
<span class="cp">#ifdef CONFIG_M5206e</span>
<span class="cp">#define	MCFSIM_DMA1ICR		MCFSIM_ICR14	</span><span class="cm">/* DMA 1 ICR */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_DMA2ICR		MCFSIM_ICR15	</span><span class="cm">/* DMA 2 ICR */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#endif	</span><span class="cm">/* m5206sim_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
