#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Mar 15 14:55:12 2018
# Process ID: 8624
# Current directory: F:/ZYNQ/ZED/ZED.runs/system_CapturePWM_0_0_synth_1
# Command line: vivado.exe -log system_CapturePWM_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_CapturePWM_0_0.tcl
# Log file: F:/ZYNQ/ZED/ZED.runs/system_CapturePWM_0_0_synth_1/system_CapturePWM_0_0.vds
# Journal file: F:/ZYNQ/ZED/ZED.runs/system_CapturePWM_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source system_CapturePWM_0_0.tcl -notrace
Command: synth_design -top system_CapturePWM_0_0 -part xc7z020clg484-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9064 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 379.234 ; gain = 100.816
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_CapturePWM_0_0' [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_CapturePWM_0_0/synth/system_CapturePWM_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'CapturePWM_v1_0' [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CapturePWM_v1_0_S00_AXI' [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0_S00_AXI.v:372]
INFO: [Synth 8-155] case statement is not full and has no default [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0_S00_AXI.v:412]
INFO: [Synth 8-155] case statement is not full and has no default [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0_S00_AXI.v:435]
WARNING: [Synth 8-3848] Net slv_reg3 in module/entity CapturePWM_v1_0_S00_AXI does not have driver. [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0_S00_AXI.v:110]
INFO: [Synth 8-256] done synthesizing module 'CapturePWM_v1_0_S00_AXI' (1#1) [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'CapturePWM_v1_0' (2#1) [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ipshared/804f/hdl/CapturePWM_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_CapturePWM_0_0' (3#1) [f:/ZYNQ/ZED/ZED.srcs/sources_1/bd/system/ip/system_CapturePWM_0_0/synth/system_CapturePWM_0_0.v:57]
WARNING: [Synth 8-3331] design CapturePWM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design CapturePWM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design CapturePWM_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design CapturePWM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design CapturePWM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design CapturePWM_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 431.430 ; gain = 153.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 431.430 ; gain = 153.012
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 780.910 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 780.910 ; gain = 502.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 780.910 ; gain = 502.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 780.910 ; gain = 502.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 780.910 ; gain = 502.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CapturePWM_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   5 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design system_CapturePWM_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design system_CapturePWM_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design system_CapturePWM_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design system_CapturePWM_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design system_CapturePWM_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design system_CapturePWM_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/CapturePWM_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/CapturePWM_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/CapturePWM_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/CapturePWM_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/CapturePWM_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/CapturePWM_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/CapturePWM_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module system_CapturePWM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CapturePWM_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module system_CapturePWM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CapturePWM_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module system_CapturePWM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CapturePWM_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module system_CapturePWM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CapturePWM_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module system_CapturePWM_0_0.
INFO: [Synth 8-3332] Sequential element (inst/CapturePWM_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module system_CapturePWM_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 780.910 ; gain = 502.492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 785.543 ; gain = 507.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 785.840 ; gain = 507.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    16|
|2     |LUT1   |     5|
|3     |LUT2   |     3|
|4     |LUT3   |     5|
|5     |LUT4   |    21|
|6     |LUT5   |    39|
|7     |LUT6   |    42|
|8     |FDCE   |     4|
|9     |FDRE   |   201|
|10    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------+------------------------+------+
|      |Instance                         |Module                  |Cells |
+------+---------------------------------+------------------------+------+
|1     |top                              |                        |   337|
|2     |  inst                           |CapturePWM_v1_0         |   337|
|3     |    CapturePWM_v1_0_S00_AXI_inst |CapturePWM_v1_0_S00_AXI |   337|
+------+---------------------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 807.461 ; gain = 529.043
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 807.461 ; gain = 179.563
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 807.461 ; gain = 529.043
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 810.063 ; gain = 543.117
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/ZYNQ/ZED/ZED.runs/system_CapturePWM_0_0_synth_1/system_CapturePWM_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_CapturePWM_0_0_utilization_synth.rpt -pb system_CapturePWM_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 810.063 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 14:55:48 2018...
