|cpu
clock => clock.IN11
clock2 => clock2.IN1
reset => reset.IN10
rawData[0] <= rawData[0].DB_MAX_OUTPUT_PORT_TYPE
rawData[1] <= rawData[1].DB_MAX_OUTPUT_PORT_TYPE
rawData[2] <= rawData[2].DB_MAX_OUTPUT_PORT_TYPE
rawData[3] <= rawData[3].DB_MAX_OUTPUT_PORT_TYPE
rawData[4] <= rawData[4].DB_MAX_OUTPUT_PORT_TYPE
rawData[5] <= rawData[5].DB_MAX_OUTPUT_PORT_TYPE
rawData[6] <= rawData[6].DB_MAX_OUTPUT_PORT_TYPE
rawData[7] <= rawData[7].DB_MAX_OUTPUT_PORT_TYPE
rawData[8] <= rawData[8].DB_MAX_OUTPUT_PORT_TYPE
rawData[9] <= rawData[9].DB_MAX_OUTPUT_PORT_TYPE
rawData[10] <= rawData[10].DB_MAX_OUTPUT_PORT_TYPE
rawData[11] <= rawData[11].DB_MAX_OUTPUT_PORT_TYPE
rawData[12] <= rawData[12].DB_MAX_OUTPUT_PORT_TYPE
rawData[13] <= rawData[13].DB_MAX_OUTPUT_PORT_TYPE
rawData[14] <= rawData[14].DB_MAX_OUTPUT_PORT_TYPE
rawData[15] <= rawData[15].DB_MAX_OUTPUT_PORT_TYPE
rawData[16] <= rawData[16].DB_MAX_OUTPUT_PORT_TYPE
rawData[17] <= rawData[17].DB_MAX_OUTPUT_PORT_TYPE
rawData[18] <= rawData[18].DB_MAX_OUTPUT_PORT_TYPE
rawData[19] <= rawData[19].DB_MAX_OUTPUT_PORT_TYPE
rawData[20] <= rawData[20].DB_MAX_OUTPUT_PORT_TYPE
rawData[21] <= rawData[21].DB_MAX_OUTPUT_PORT_TYPE
rawData[22] <= rawData[22].DB_MAX_OUTPUT_PORT_TYPE
rawData[23] <= rawData[23].DB_MAX_OUTPUT_PORT_TYPE
rawData[24] <= rawData[24].DB_MAX_OUTPUT_PORT_TYPE
rawData[25] <= rawData[25].DB_MAX_OUTPUT_PORT_TYPE
rawData[26] <= rawData[26].DB_MAX_OUTPUT_PORT_TYPE
rawData[27] <= rawData[27].DB_MAX_OUTPUT_PORT_TYPE
rawData[28] <= rawData[28].DB_MAX_OUTPUT_PORT_TYPE
rawData[29] <= rawData[29].DB_MAX_OUTPUT_PORT_TYPE
rawData[30] <= rawData[30].DB_MAX_OUTPUT_PORT_TYPE
rawData[31] <= rawData[31].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[0] <= mux2Out[0].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[1] <= mux2Out[1].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[2] <= mux2Out[2].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[3] <= mux2Out[3].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[4] <= mux2Out[4].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[5] <= mux2Out[5].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[6] <= mux2Out[6].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[7] <= mux2Out[7].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[8] <= mux2Out[8].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[9] <= mux2Out[9].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[10] <= mux2Out[10].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[11] <= mux2Out[11].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[12] <= mux2Out[12].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[13] <= mux2Out[13].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[14] <= mux2Out[14].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[15] <= mux2Out[15].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[16] <= mux2Out[16].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[17] <= mux2Out[17].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[18] <= mux2Out[18].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[19] <= mux2Out[19].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[20] <= mux2Out[20].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[21] <= mux2Out[21].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[22] <= mux2Out[22].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[23] <= mux2Out[23].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[24] <= mux2Out[24].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[25] <= mux2Out[25].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[26] <= mux2Out[26].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[27] <= mux2Out[27].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[28] <= mux2Out[28].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[29] <= mux2Out[29].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[30] <= mux2Out[30].DB_MAX_OUTPUT_PORT_TYPE
mux2Out[31] <= mux2Out[31].DB_MAX_OUTPUT_PORT_TYPE
readyData[0] <= readyData[0].DB_MAX_OUTPUT_PORT_TYPE
readyData[1] <= readyData[1].DB_MAX_OUTPUT_PORT_TYPE
readyData[2] <= readyData[2].DB_MAX_OUTPUT_PORT_TYPE
readyData[3] <= readyData[3].DB_MAX_OUTPUT_PORT_TYPE
readyData[4] <= readyData[4].DB_MAX_OUTPUT_PORT_TYPE
readyData[5] <= readyData[5].DB_MAX_OUTPUT_PORT_TYPE
readyData[6] <= readyData[6].DB_MAX_OUTPUT_PORT_TYPE
readyData[7] <= readyData[7].DB_MAX_OUTPUT_PORT_TYPE
readyData[8] <= readyData[8].DB_MAX_OUTPUT_PORT_TYPE
readyData[9] <= readyData[9].DB_MAX_OUTPUT_PORT_TYPE
readyData[10] <= readyData[10].DB_MAX_OUTPUT_PORT_TYPE
readyData[11] <= readyData[11].DB_MAX_OUTPUT_PORT_TYPE
readyData[12] <= readyData[12].DB_MAX_OUTPUT_PORT_TYPE
readyData[13] <= readyData[13].DB_MAX_OUTPUT_PORT_TYPE
readyData[14] <= readyData[14].DB_MAX_OUTPUT_PORT_TYPE
readyData[15] <= readyData[15].DB_MAX_OUTPUT_PORT_TYPE
readyData[16] <= readyData[16].DB_MAX_OUTPUT_PORT_TYPE
readyData[17] <= readyData[17].DB_MAX_OUTPUT_PORT_TYPE
readyData[18] <= readyData[18].DB_MAX_OUTPUT_PORT_TYPE
readyData[19] <= readyData[19].DB_MAX_OUTPUT_PORT_TYPE
readyData[20] <= readyData[20].DB_MAX_OUTPUT_PORT_TYPE
readyData[21] <= readyData[21].DB_MAX_OUTPUT_PORT_TYPE
readyData[22] <= readyData[22].DB_MAX_OUTPUT_PORT_TYPE
readyData[23] <= readyData[23].DB_MAX_OUTPUT_PORT_TYPE
readyData[24] <= readyData[24].DB_MAX_OUTPUT_PORT_TYPE
readyData[25] <= readyData[25].DB_MAX_OUTPUT_PORT_TYPE
readyData[26] <= readyData[26].DB_MAX_OUTPUT_PORT_TYPE
readyData[27] <= readyData[27].DB_MAX_OUTPUT_PORT_TYPE
readyData[28] <= readyData[28].DB_MAX_OUTPUT_PORT_TYPE
readyData[29] <= readyData[29].DB_MAX_OUTPUT_PORT_TYPE
readyData[30] <= readyData[30].DB_MAX_OUTPUT_PORT_TYPE
readyData[31] <= readyData[31].DB_MAX_OUTPUT_PORT_TYPE
aluOut[0] <= aluOut[0].DB_MAX_OUTPUT_PORT_TYPE
aluOut[1] <= aluOut[1].DB_MAX_OUTPUT_PORT_TYPE
aluOut[2] <= aluOut[2].DB_MAX_OUTPUT_PORT_TYPE
aluOut[3] <= aluOut[3].DB_MAX_OUTPUT_PORT_TYPE
aluOut[4] <= aluOut[4].DB_MAX_OUTPUT_PORT_TYPE
aluOut[5] <= aluOut[5].DB_MAX_OUTPUT_PORT_TYPE
aluOut[6] <= aluOut[6].DB_MAX_OUTPUT_PORT_TYPE
aluOut[7] <= aluOut[7].DB_MAX_OUTPUT_PORT_TYPE
aluOut[8] <= aluOut[8].DB_MAX_OUTPUT_PORT_TYPE
aluOut[9] <= aluOut[9].DB_MAX_OUTPUT_PORT_TYPE
aluOut[10] <= aluOut[10].DB_MAX_OUTPUT_PORT_TYPE
aluOut[11] <= aluOut[11].DB_MAX_OUTPUT_PORT_TYPE
aluOut[12] <= aluOut[12].DB_MAX_OUTPUT_PORT_TYPE
aluOut[13] <= aluOut[13].DB_MAX_OUTPUT_PORT_TYPE
aluOut[14] <= aluOut[14].DB_MAX_OUTPUT_PORT_TYPE
aluOut[15] <= aluOut[15].DB_MAX_OUTPUT_PORT_TYPE
aluOut[16] <= aluOut[16].DB_MAX_OUTPUT_PORT_TYPE
aluOut[17] <= aluOut[17].DB_MAX_OUTPUT_PORT_TYPE
aluOut[18] <= aluOut[18].DB_MAX_OUTPUT_PORT_TYPE
aluOut[19] <= aluOut[19].DB_MAX_OUTPUT_PORT_TYPE
aluOut[20] <= aluOut[20].DB_MAX_OUTPUT_PORT_TYPE
aluOut[21] <= aluOut[21].DB_MAX_OUTPUT_PORT_TYPE
aluOut[22] <= aluOut[22].DB_MAX_OUTPUT_PORT_TYPE
aluOut[23] <= aluOut[23].DB_MAX_OUTPUT_PORT_TYPE
aluOut[24] <= aluOut[24].DB_MAX_OUTPUT_PORT_TYPE
aluOut[25] <= aluOut[25].DB_MAX_OUTPUT_PORT_TYPE
aluOut[26] <= aluOut[26].DB_MAX_OUTPUT_PORT_TYPE
aluOut[27] <= aluOut[27].DB_MAX_OUTPUT_PORT_TYPE
aluOut[28] <= aluOut[28].DB_MAX_OUTPUT_PORT_TYPE
aluOut[29] <= aluOut[29].DB_MAX_OUTPUT_PORT_TYPE
aluOut[30] <= aluOut[30].DB_MAX_OUTPUT_PORT_TYPE
aluOut[31] <= aluOut[31].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[0] <= regsOutA[0].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[1] <= regsOutA[1].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[2] <= regsOutA[2].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[3] <= regsOutA[3].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[4] <= regsOutA[4].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[5] <= regsOutA[5].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[6] <= regsOutA[6].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[7] <= regsOutA[7].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[8] <= regsOutA[8].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[9] <= regsOutA[9].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[10] <= regsOutA[10].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[11] <= regsOutA[11].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[12] <= regsOutA[12].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[13] <= regsOutA[13].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[14] <= regsOutA[14].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[15] <= regsOutA[15].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[16] <= regsOutA[16].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[17] <= regsOutA[17].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[18] <= regsOutA[18].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[19] <= regsOutA[19].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[20] <= regsOutA[20].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[21] <= regsOutA[21].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[22] <= regsOutA[22].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[23] <= regsOutA[23].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[24] <= regsOutA[24].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[25] <= regsOutA[25].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[26] <= regsOutA[26].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[27] <= regsOutA[27].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[28] <= regsOutA[28].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[29] <= regsOutA[29].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[30] <= regsOutA[30].DB_MAX_OUTPUT_PORT_TYPE
regsOutA[31] <= regsOutA[31].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[0] <= mux1Out[0].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[1] <= mux1Out[1].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[2] <= mux1Out[2].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[3] <= mux1Out[3].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[4] <= mux1Out[4].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[5] <= mux1Out[5].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[6] <= mux1Out[6].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[7] <= mux1Out[7].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[8] <= mux1Out[8].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[9] <= mux1Out[9].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[10] <= mux1Out[10].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[11] <= mux1Out[11].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[12] <= mux1Out[12].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[13] <= mux1Out[13].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[14] <= mux1Out[14].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[15] <= mux1Out[15].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[16] <= mux1Out[16].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[17] <= mux1Out[17].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[18] <= mux1Out[18].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[19] <= mux1Out[19].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[20] <= mux1Out[20].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[21] <= mux1Out[21].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[22] <= mux1Out[22].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[23] <= mux1Out[23].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[24] <= mux1Out[24].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[25] <= mux1Out[25].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[26] <= mux1Out[26].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[27] <= mux1Out[27].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[28] <= mux1Out[28].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[29] <= mux1Out[29].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[30] <= mux1Out[30].DB_MAX_OUTPUT_PORT_TYPE
mux1Out[31] <= mux1Out[31].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[0] <= regsOutB[0].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[1] <= regsOutB[1].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[2] <= regsOutB[2].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[3] <= regsOutB[3].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[4] <= regsOutB[4].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[5] <= regsOutB[5].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[6] <= regsOutB[6].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[7] <= regsOutB[7].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[8] <= regsOutB[8].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[9] <= regsOutB[9].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[10] <= regsOutB[10].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[11] <= regsOutB[11].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[12] <= regsOutB[12].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[13] <= regsOutB[13].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[14] <= regsOutB[14].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[15] <= regsOutB[15].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[16] <= regsOutB[16].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[17] <= regsOutB[17].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[18] <= regsOutB[18].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[19] <= regsOutB[19].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[20] <= regsOutB[20].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[21] <= regsOutB[21].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[22] <= regsOutB[22].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[23] <= regsOutB[23].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[24] <= regsOutB[24].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[25] <= regsOutB[25].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[26] <= regsOutB[26].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[27] <= regsOutB[27].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[28] <= regsOutB[28].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[29] <= regsOutB[29].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[30] <= regsOutB[30].DB_MAX_OUTPUT_PORT_TYPE
regsOutB[31] <= regsOutB[31].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[0] <= regCtrR1Out[0].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[1] <= regCtrR1Out[1].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[2] <= regCtrR1Out[2].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[3] <= regCtrR1Out[3].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[4] <= regCtrR1Out[4].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[5] <= regCtrR1Out[5].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[6] <= regCtrR1Out[6].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[7] <= regCtrR1Out[7].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[8] <= regCtrR1Out[8].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[9] <= regCtrR1Out[9].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[10] <= regCtrR1Out[10].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[11] <= regCtrR1Out[11].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[12] <= regCtrR1Out[12].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[13] <= regCtrR1Out[13].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[14] <= regCtrR1Out[14].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[15] <= regCtrR1Out[15].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[16] <= regCtrR1Out[16].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[17] <= regCtrR1Out[17].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[18] <= regCtrR1Out[18].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[19] <= regCtrR1Out[19].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[20] <= regCtrR1Out[20].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[21] <= regCtrR1Out[21].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[22] <= regCtrR1Out[22].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[23] <= regCtrR1Out[23].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[24] <= regCtrR1Out[24].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[25] <= regCtrR1Out[25].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[26] <= regCtrR1Out[26].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[27] <= regCtrR1Out[27].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[28] <= regCtrR1Out[28].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[29] <= regCtrR1Out[29].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[30] <= regCtrR1Out[30].DB_MAX_OUTPUT_PORT_TYPE
regCtrR1Out[31] <= regCtrR1Out[31].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[0] <= Register:ctrR3.regOut
regCtrR3Out[1] <= Register:ctrR3.regOut
regCtrR3Out[2] <= Register:ctrR3.regOut
regCtrR3Out[3] <= Register:ctrR3.regOut
regCtrR3Out[4] <= regCtrR3Out[4].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[5] <= Register:ctrR3.regOut
regCtrR3Out[6] <= regCtrR3Out[6].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[7] <= Register:ctrR3.regOut
regCtrR3Out[8] <= Register:ctrR3.regOut
regCtrR3Out[9] <= Register:ctrR3.regOut
regCtrR3Out[10] <= Register:ctrR3.regOut
regCtrR3Out[11] <= Register:ctrR3.regOut
regCtrR3Out[12] <= Register:ctrR3.regOut
regCtrR3Out[13] <= Register:ctrR3.regOut
regCtrR3Out[14] <= Register:ctrR3.regOut
regCtrR3Out[15] <= Register:ctrR3.regOut
regCtrR3Out[16] <= Register:ctrR3.regOut
regCtrR3Out[17] <= regCtrR3Out[17].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[18] <= regCtrR3Out[18].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[19] <= regCtrR3Out[19].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[20] <= regCtrR3Out[20].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[21] <= regCtrR3Out[21].DB_MAX_OUTPUT_PORT_TYPE
regCtrR3Out[22] <= Register:ctrR3.regOut
regCtrR3Out[23] <= Register:ctrR3.regOut
regCtrR3Out[24] <= Register:ctrR3.regOut
regCtrR3Out[25] <= Register:ctrR3.regOut
regCtrR3Out[26] <= Register:ctrR3.regOut
regCtrR3Out[27] <= Register:ctrR3.regOut
regCtrR3Out[28] <= Register:ctrR3.regOut
regCtrR3Out[29] <= Register:ctrR3.regOut
regCtrR3Out[30] <= Register:ctrR3.regOut
regCtrR3Out[31] <= Register:ctrR3.regOut


|cpu|PC:pc1
clock => PCAdress[0]~reg0.CLK
clock => PCAdress[1]~reg0.CLK
clock => PCAdress[2]~reg0.CLK
clock => PCAdress[3]~reg0.CLK
clock => PCAdress[4]~reg0.CLK
clock => PCAdress[5]~reg0.CLK
clock => PCAdress[6]~reg0.CLK
clock => PCAdress[7]~reg0.CLK
clock => PCAdress[8]~reg0.CLK
clock => PCAdress[9]~reg0.CLK
reset => PCAdress[0]~reg0.ACLR
reset => PCAdress[1]~reg0.ACLR
reset => PCAdress[2]~reg0.ACLR
reset => PCAdress[3]~reg0.ACLR
reset => PCAdress[4]~reg0.ACLR
reset => PCAdress[5]~reg0.ACLR
reset => PCAdress[6]~reg0.ACLR
reset => PCAdress[7]~reg0.ACLR
reset => PCAdress[8]~reg0.ACLR
reset => PCAdress[9]~reg0.ACLR
PCAdress[0] <= PCAdress[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[1] <= PCAdress[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[2] <= PCAdress[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[3] <= PCAdress[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[4] <= PCAdress[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[5] <= PCAdress[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[6] <= PCAdress[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[7] <= PCAdress[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[8] <= PCAdress[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PCAdress[9] <= PCAdress[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|instructionmemory:rom1
Adress[0] => rom.RADDR
Adress[1] => rom.RADDR1
Adress[2] => rom.RADDR2
Adress[3] => rom.RADDR3
Adress[4] => rom.RADDR4
Adress[5] => rom.RADDR5
Adress[6] => rom.RADDR6
Adress[7] => rom.RADDR7
Adress[8] => rom.RADDR8
Adress[9] => rom.RADDR9
clock => Instruction[0]~reg0.CLK
clock => Instruction[1]~reg0.CLK
clock => Instruction[2]~reg0.CLK
clock => Instruction[3]~reg0.CLK
clock => Instruction[4]~reg0.CLK
clock => Instruction[5]~reg0.CLK
clock => Instruction[6]~reg0.CLK
clock => Instruction[7]~reg0.CLK
clock => Instruction[8]~reg0.CLK
clock => Instruction[9]~reg0.CLK
clock => Instruction[10]~reg0.CLK
clock => Instruction[11]~reg0.CLK
clock => Instruction[12]~reg0.CLK
clock => Instruction[13]~reg0.CLK
clock => Instruction[14]~reg0.CLK
clock => Instruction[15]~reg0.CLK
clock => Instruction[16]~reg0.CLK
clock => Instruction[17]~reg0.CLK
clock => Instruction[18]~reg0.CLK
clock => Instruction[19]~reg0.CLK
clock => Instruction[20]~reg0.CLK
clock => Instruction[21]~reg0.CLK
clock => Instruction[22]~reg0.CLK
clock => Instruction[23]~reg0.CLK
clock => Instruction[24]~reg0.CLK
clock => Instruction[25]~reg0.CLK
clock => Instruction[26]~reg0.CLK
clock => Instruction[27]~reg0.CLK
clock => Instruction[28]~reg0.CLK
clock => Instruction[29]~reg0.CLK
clock => Instruction[30]~reg0.CLK
clock => Instruction[31]~reg0.CLK
Instruction[0] <= Instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[1] <= Instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[2] <= Instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[3] <= Instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[4] <= Instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[5] <= Instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[6] <= Instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[7] <= Instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[8] <= Instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[9] <= Instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[10] <= Instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[11] <= Instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[12] <= Instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[13] <= Instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[14] <= Instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[15] <= Instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[16] <= Instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[17] <= Instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[18] <= Instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[19] <= Instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[20] <= Instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[21] <= Instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[22] <= Instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[23] <= Instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[24] <= Instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[25] <= Instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[26] <= Instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[27] <= Instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[28] <= Instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[29] <= Instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[30] <= Instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Instruction[31] <= Instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|extend:ext1
dataIn[0] => dataOut[0].DATAIN
dataIn[1] => dataOut[1].DATAIN
dataIn[2] => dataOut[2].DATAIN
dataIn[3] => dataOut[3].DATAIN
dataIn[4] => dataOut[4].DATAIN
dataIn[5] => dataOut[5].DATAIN
dataIn[6] => dataOut[6].DATAIN
dataIn[7] => dataOut[7].DATAIN
dataIn[8] => dataOut[8].DATAIN
dataIn[9] => dataOut[9].DATAIN
dataIn[10] => dataOut[10].DATAIN
dataIn[11] => dataOut[11].DATAIN
dataIn[12] => dataOut[12].DATAIN
dataIn[13] => dataOut[13].DATAIN
dataIn[14] => dataOut[14].DATAIN
dataIn[15] => dataOut[15].DATAIN
dataOut[0] <= dataIn[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataIn[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataIn[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataIn[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataIn[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataIn[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataIn[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataIn[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= dataIn[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= dataIn[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= dataIn[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= dataIn[11].DB_MAX_OUTPUT_PORT_TYPE
dataOut[12] <= dataIn[12].DB_MAX_OUTPUT_PORT_TYPE
dataOut[13] <= dataIn[13].DB_MAX_OUTPUT_PORT_TYPE
dataOut[14] <= dataIn[14].DB_MAX_OUTPUT_PORT_TYPE
dataOut[15] <= dataIn[15].DB_MAX_OUTPUT_PORT_TYPE
dataOut[16] <= <GND>
dataOut[17] <= <GND>
dataOut[18] <= <GND>
dataOut[19] <= <GND>
dataOut[20] <= <GND>
dataOut[21] <= <GND>
dataOut[22] <= <GND>
dataOut[23] <= <GND>
dataOut[24] <= <GND>
dataOut[25] <= <GND>
dataOut[26] <= <GND>
dataOut[27] <= <GND>
dataOut[28] <= <GND>
dataOut[29] <= <GND>
dataOut[30] <= <GND>
dataOut[31] <= <GND>


|cpu|control:ctr1
rawData[0] => Decoder0.IN5
rawData[1] => Decoder0.IN4
rawData[2] => Decoder0.IN3
rawData[3] => Decoder0.IN2
rawData[4] => Decoder0.IN1
rawData[5] => Decoder0.IN0
rawData[6] => ~NO_FANOUT~
rawData[7] => ~NO_FANOUT~
rawData[8] => ~NO_FANOUT~
rawData[9] => ~NO_FANOUT~
rawData[10] => ~NO_FANOUT~
rawData[11] => readyData[7].DATAIN
rawData[12] => readyData[8].DATAIN
rawData[13] => readyData[9].DATAIN
rawData[14] => readyData[10].DATAIN
rawData[15] => readyData[11].DATAIN
rawData[16] => readyData[12].DATAIN
rawData[17] => readyData[13].DATAIN
rawData[18] => readyData[14].DATAIN
rawData[19] => readyData[15].DATAIN
rawData[20] => readyData[16].DATAIN
rawData[21] => readyData[17].DATAIN
rawData[22] => readyData[18].DATAIN
rawData[23] => readyData[19].DATAIN
rawData[24] => readyData[20].DATAIN
rawData[25] => readyData[21].DATAIN
rawData[26] => Equal0.IN5
rawData[26] => Equal1.IN2
rawData[26] => Equal2.IN5
rawData[26] => Equal3.IN5
rawData[27] => Equal0.IN4
rawData[27] => Equal1.IN1
rawData[27] => Equal2.IN4
rawData[27] => Equal3.IN1
rawData[28] => Equal0.IN3
rawData[28] => Equal1.IN0
rawData[28] => Equal2.IN3
rawData[28] => Equal3.IN0
rawData[29] => Equal0.IN2
rawData[29] => Equal1.IN5
rawData[29] => Equal2.IN0
rawData[29] => Equal3.IN4
rawData[30] => Equal0.IN1
rawData[30] => Equal1.IN4
rawData[30] => Equal2.IN2
rawData[30] => Equal3.IN3
rawData[31] => Equal0.IN0
rawData[31] => Equal1.IN3
rawData[31] => Equal2.IN1
rawData[31] => Equal3.IN2
readyData[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
readyData[1] <= ALUops.DB_MAX_OUTPUT_PORT_TYPE
readyData[2] <= ALUops.DB_MAX_OUTPUT_PORT_TYPE
readyData[3] <= CODEFUNC.SW_225.DB_MAX_OUTPUT_PORT_TYPE
readyData[4] <= SelectMux1.DB_MAX_OUTPUT_PORT_TYPE
readyData[5] <= SelectMux1.DB_MAX_OUTPUT_PORT_TYPE
readyData[6] <= registerfileWP.DB_MAX_OUTPUT_PORT_TYPE
readyData[7] <= rawData[11].DB_MAX_OUTPUT_PORT_TYPE
readyData[8] <= rawData[12].DB_MAX_OUTPUT_PORT_TYPE
readyData[9] <= rawData[13].DB_MAX_OUTPUT_PORT_TYPE
readyData[10] <= rawData[14].DB_MAX_OUTPUT_PORT_TYPE
readyData[11] <= rawData[15].DB_MAX_OUTPUT_PORT_TYPE
readyData[12] <= rawData[16].DB_MAX_OUTPUT_PORT_TYPE
readyData[13] <= rawData[17].DB_MAX_OUTPUT_PORT_TYPE
readyData[14] <= rawData[18].DB_MAX_OUTPUT_PORT_TYPE
readyData[15] <= rawData[19].DB_MAX_OUTPUT_PORT_TYPE
readyData[16] <= rawData[20].DB_MAX_OUTPUT_PORT_TYPE
readyData[17] <= rawData[21].DB_MAX_OUTPUT_PORT_TYPE
readyData[18] <= rawData[22].DB_MAX_OUTPUT_PORT_TYPE
readyData[19] <= rawData[23].DB_MAX_OUTPUT_PORT_TYPE
readyData[20] <= rawData[24].DB_MAX_OUTPUT_PORT_TYPE
readyData[21] <= rawData[25].DB_MAX_OUTPUT_PORT_TYPE
readyData[22] <= <GND>
readyData[23] <= <GND>
readyData[24] <= <GND>
readyData[25] <= <GND>
readyData[26] <= <GND>
readyData[27] <= <GND>
readyData[28] <= <GND>
readyData[29] <= <GND>
readyData[30] <= <GND>
readyData[31] <= <GND>


|cpu|registerfile:RF1
clock => regsOutB[0]~reg0.CLK
clock => regsOutB[1]~reg0.CLK
clock => regsOutB[2]~reg0.CLK
clock => regsOutB[3]~reg0.CLK
clock => regsOutB[4]~reg0.CLK
clock => regsOutB[5]~reg0.CLK
clock => regsOutB[6]~reg0.CLK
clock => regsOutB[7]~reg0.CLK
clock => regsOutB[8]~reg0.CLK
clock => regsOutB[9]~reg0.CLK
clock => regsOutB[10]~reg0.CLK
clock => regsOutB[11]~reg0.CLK
clock => regsOutB[12]~reg0.CLK
clock => regsOutB[13]~reg0.CLK
clock => regsOutB[14]~reg0.CLK
clock => regsOutB[15]~reg0.CLK
clock => regsOutB[16]~reg0.CLK
clock => regsOutB[17]~reg0.CLK
clock => regsOutB[18]~reg0.CLK
clock => regsOutB[19]~reg0.CLK
clock => regsOutB[20]~reg0.CLK
clock => regsOutB[21]~reg0.CLK
clock => regsOutB[22]~reg0.CLK
clock => regsOutB[23]~reg0.CLK
clock => regsOutB[24]~reg0.CLK
clock => regsOutB[25]~reg0.CLK
clock => regsOutB[26]~reg0.CLK
clock => regsOutB[27]~reg0.CLK
clock => regsOutB[28]~reg0.CLK
clock => regsOutB[29]~reg0.CLK
clock => regsOutB[30]~reg0.CLK
clock => regsOutB[31]~reg0.CLK
clock => regsOutA[0]~reg0.CLK
clock => regsOutA[1]~reg0.CLK
clock => regsOutA[2]~reg0.CLK
clock => regsOutA[3]~reg0.CLK
clock => regsOutA[4]~reg0.CLK
clock => regsOutA[5]~reg0.CLK
clock => regsOutA[6]~reg0.CLK
clock => regsOutA[7]~reg0.CLK
clock => regsOutA[8]~reg0.CLK
clock => regsOutA[9]~reg0.CLK
clock => regsOutA[10]~reg0.CLK
clock => regsOutA[11]~reg0.CLK
clock => regsOutA[12]~reg0.CLK
clock => regsOutA[13]~reg0.CLK
clock => regsOutA[14]~reg0.CLK
clock => regsOutA[15]~reg0.CLK
clock => regsOutA[16]~reg0.CLK
clock => regsOutA[17]~reg0.CLK
clock => regsOutA[18]~reg0.CLK
clock => regsOutA[19]~reg0.CLK
clock => regsOutA[20]~reg0.CLK
clock => regsOutA[21]~reg0.CLK
clock => regsOutA[22]~reg0.CLK
clock => regsOutA[23]~reg0.CLK
clock => regsOutA[24]~reg0.CLK
clock => regsOutA[25]~reg0.CLK
clock => regsOutA[26]~reg0.CLK
clock => regsOutA[27]~reg0.CLK
clock => regsOutA[28]~reg0.CLK
clock => regsOutA[29]~reg0.CLK
clock => regsOutA[30]~reg0.CLK
clock => regsOutA[31]~reg0.CLK
clock => regT7[0].CLK
clock => regT7[1].CLK
clock => regT7[2].CLK
clock => regT7[3].CLK
clock => regT7[4].CLK
clock => regT7[5].CLK
clock => regT7[6].CLK
clock => regT7[7].CLK
clock => regT7[8].CLK
clock => regT7[9].CLK
clock => regT7[10].CLK
clock => regT7[11].CLK
clock => regT7[12].CLK
clock => regT7[13].CLK
clock => regT7[14].CLK
clock => regT7[15].CLK
clock => regT7[16].CLK
clock => regT7[17].CLK
clock => regT7[18].CLK
clock => regT7[19].CLK
clock => regT7[20].CLK
clock => regT7[21].CLK
clock => regT7[22].CLK
clock => regT7[23].CLK
clock => regT7[24].CLK
clock => regT7[25].CLK
clock => regT7[26].CLK
clock => regT7[27].CLK
clock => regT7[28].CLK
clock => regT7[29].CLK
clock => regT7[30].CLK
clock => regT7[31].CLK
clock => regT6[0].CLK
clock => regT6[1].CLK
clock => regT6[2].CLK
clock => regT6[3].CLK
clock => regT6[4].CLK
clock => regT6[5].CLK
clock => regT6[6].CLK
clock => regT6[7].CLK
clock => regT6[8].CLK
clock => regT6[9].CLK
clock => regT6[10].CLK
clock => regT6[11].CLK
clock => regT6[12].CLK
clock => regT6[13].CLK
clock => regT6[14].CLK
clock => regT6[15].CLK
clock => regT6[16].CLK
clock => regT6[17].CLK
clock => regT6[18].CLK
clock => regT6[19].CLK
clock => regT6[20].CLK
clock => regT6[21].CLK
clock => regT6[22].CLK
clock => regT6[23].CLK
clock => regT6[24].CLK
clock => regT6[25].CLK
clock => regT6[26].CLK
clock => regT6[27].CLK
clock => regT6[28].CLK
clock => regT6[29].CLK
clock => regT6[30].CLK
clock => regT6[31].CLK
clock => regT5[0].CLK
clock => regT5[1].CLK
clock => regT5[2].CLK
clock => regT5[3].CLK
clock => regT5[4].CLK
clock => regT5[5].CLK
clock => regT5[6].CLK
clock => regT5[7].CLK
clock => regT5[8].CLK
clock => regT5[9].CLK
clock => regT5[10].CLK
clock => regT5[11].CLK
clock => regT5[12].CLK
clock => regT5[13].CLK
clock => regT5[14].CLK
clock => regT5[15].CLK
clock => regT5[16].CLK
clock => regT5[17].CLK
clock => regT5[18].CLK
clock => regT5[19].CLK
clock => regT5[20].CLK
clock => regT5[21].CLK
clock => regT5[22].CLK
clock => regT5[23].CLK
clock => regT5[24].CLK
clock => regT5[25].CLK
clock => regT5[26].CLK
clock => regT5[27].CLK
clock => regT5[28].CLK
clock => regT5[29].CLK
clock => regT5[30].CLK
clock => regT5[31].CLK
clock => regT4[0].CLK
clock => regT4[1].CLK
clock => regT4[2].CLK
clock => regT4[3].CLK
clock => regT4[4].CLK
clock => regT4[5].CLK
clock => regT4[6].CLK
clock => regT4[7].CLK
clock => regT4[8].CLK
clock => regT4[9].CLK
clock => regT4[10].CLK
clock => regT4[11].CLK
clock => regT4[12].CLK
clock => regT4[13].CLK
clock => regT4[14].CLK
clock => regT4[15].CLK
clock => regT4[16].CLK
clock => regT4[17].CLK
clock => regT4[18].CLK
clock => regT4[19].CLK
clock => regT4[20].CLK
clock => regT4[21].CLK
clock => regT4[22].CLK
clock => regT4[23].CLK
clock => regT4[24].CLK
clock => regT4[25].CLK
clock => regT4[26].CLK
clock => regT4[27].CLK
clock => regT4[28].CLK
clock => regT4[29].CLK
clock => regT4[30].CLK
clock => regT4[31].CLK
clock => regT3[0].CLK
clock => regT3[1].CLK
clock => regT3[2].CLK
clock => regT3[3].CLK
clock => regT3[4].CLK
clock => regT3[5].CLK
clock => regT3[6].CLK
clock => regT3[7].CLK
clock => regT3[8].CLK
clock => regT3[9].CLK
clock => regT3[10].CLK
clock => regT3[11].CLK
clock => regT3[12].CLK
clock => regT3[13].CLK
clock => regT3[14].CLK
clock => regT3[15].CLK
clock => regT3[16].CLK
clock => regT3[17].CLK
clock => regT3[18].CLK
clock => regT3[19].CLK
clock => regT3[20].CLK
clock => regT3[21].CLK
clock => regT3[22].CLK
clock => regT3[23].CLK
clock => regT3[24].CLK
clock => regT3[25].CLK
clock => regT3[26].CLK
clock => regT3[27].CLK
clock => regT3[28].CLK
clock => regT3[29].CLK
clock => regT3[30].CLK
clock => regT3[31].CLK
clock => regT2[0].CLK
clock => regT2[1].CLK
clock => regT2[2].CLK
clock => regT2[3].CLK
clock => regT2[4].CLK
clock => regT2[5].CLK
clock => regT2[6].CLK
clock => regT2[7].CLK
clock => regT2[8].CLK
clock => regT2[9].CLK
clock => regT2[10].CLK
clock => regT2[11].CLK
clock => regT2[12].CLK
clock => regT2[13].CLK
clock => regT2[14].CLK
clock => regT2[15].CLK
clock => regT2[16].CLK
clock => regT2[17].CLK
clock => regT2[18].CLK
clock => regT2[19].CLK
clock => regT2[20].CLK
clock => regT2[21].CLK
clock => regT2[22].CLK
clock => regT2[23].CLK
clock => regT2[24].CLK
clock => regT2[25].CLK
clock => regT2[26].CLK
clock => regT2[27].CLK
clock => regT2[28].CLK
clock => regT2[29].CLK
clock => regT2[30].CLK
clock => regT2[31].CLK
clock => regT1[0].CLK
clock => regT1[1].CLK
clock => regT1[2].CLK
clock => regT1[3].CLK
clock => regT1[4].CLK
clock => regT1[5].CLK
clock => regT1[6].CLK
clock => regT1[7].CLK
clock => regT1[8].CLK
clock => regT1[9].CLK
clock => regT1[10].CLK
clock => regT1[11].CLK
clock => regT1[12].CLK
clock => regT1[13].CLK
clock => regT1[14].CLK
clock => regT1[15].CLK
clock => regT1[16].CLK
clock => regT1[17].CLK
clock => regT1[18].CLK
clock => regT1[19].CLK
clock => regT1[20].CLK
clock => regT1[21].CLK
clock => regT1[22].CLK
clock => regT1[23].CLK
clock => regT1[24].CLK
clock => regT1[25].CLK
clock => regT1[26].CLK
clock => regT1[27].CLK
clock => regT1[28].CLK
clock => regT1[29].CLK
clock => regT1[30].CLK
clock => regT1[31].CLK
clock => regT0[0].CLK
clock => regT0[1].CLK
clock => regT0[2].CLK
clock => regT0[3].CLK
clock => regT0[4].CLK
clock => regT0[5].CLK
clock => regT0[6].CLK
clock => regT0[7].CLK
clock => regT0[8].CLK
clock => regT0[9].CLK
clock => regT0[10].CLK
clock => regT0[11].CLK
clock => regT0[12].CLK
clock => regT0[13].CLK
clock => regT0[14].CLK
clock => regT0[15].CLK
clock => regT0[16].CLK
clock => regT0[17].CLK
clock => regT0[18].CLK
clock => regT0[19].CLK
clock => regT0[20].CLK
clock => regT0[21].CLK
clock => regT0[22].CLK
clock => regT0[23].CLK
clock => regT0[24].CLK
clock => regT0[25].CLK
clock => regT0[26].CLK
clock => regT0[27].CLK
clock => regT0[28].CLK
clock => regT0[29].CLK
clock => regT0[30].CLK
clock => regT0[31].CLK
clock => regS7[0].CLK
clock => regS7[1].CLK
clock => regS7[2].CLK
clock => regS7[3].CLK
clock => regS7[4].CLK
clock => regS7[5].CLK
clock => regS7[6].CLK
clock => regS7[7].CLK
clock => regS7[8].CLK
clock => regS7[9].CLK
clock => regS7[10].CLK
clock => regS7[11].CLK
clock => regS7[12].CLK
clock => regS7[13].CLK
clock => regS7[14].CLK
clock => regS7[15].CLK
clock => regS7[16].CLK
clock => regS7[17].CLK
clock => regS7[18].CLK
clock => regS7[19].CLK
clock => regS7[20].CLK
clock => regS7[21].CLK
clock => regS7[22].CLK
clock => regS7[23].CLK
clock => regS7[24].CLK
clock => regS7[25].CLK
clock => regS7[26].CLK
clock => regS7[27].CLK
clock => regS7[28].CLK
clock => regS7[29].CLK
clock => regS7[30].CLK
clock => regS7[31].CLK
clock => regS6[0].CLK
clock => regS6[1].CLK
clock => regS6[2].CLK
clock => regS6[3].CLK
clock => regS6[4].CLK
clock => regS6[5].CLK
clock => regS6[6].CLK
clock => regS6[7].CLK
clock => regS6[8].CLK
clock => regS6[9].CLK
clock => regS6[10].CLK
clock => regS6[11].CLK
clock => regS6[12].CLK
clock => regS6[13].CLK
clock => regS6[14].CLK
clock => regS6[15].CLK
clock => regS6[16].CLK
clock => regS6[17].CLK
clock => regS6[18].CLK
clock => regS6[19].CLK
clock => regS6[20].CLK
clock => regS6[21].CLK
clock => regS6[22].CLK
clock => regS6[23].CLK
clock => regS6[24].CLK
clock => regS6[25].CLK
clock => regS6[26].CLK
clock => regS6[27].CLK
clock => regS6[28].CLK
clock => regS6[29].CLK
clock => regS6[30].CLK
clock => regS6[31].CLK
clock => regS5[0].CLK
clock => regS5[1].CLK
clock => regS5[2].CLK
clock => regS5[3].CLK
clock => regS5[4].CLK
clock => regS5[5].CLK
clock => regS5[6].CLK
clock => regS5[7].CLK
clock => regS5[8].CLK
clock => regS5[9].CLK
clock => regS5[10].CLK
clock => regS5[11].CLK
clock => regS5[12].CLK
clock => regS5[13].CLK
clock => regS5[14].CLK
clock => regS5[15].CLK
clock => regS5[16].CLK
clock => regS5[17].CLK
clock => regS5[18].CLK
clock => regS5[19].CLK
clock => regS5[20].CLK
clock => regS5[21].CLK
clock => regS5[22].CLK
clock => regS5[23].CLK
clock => regS5[24].CLK
clock => regS5[25].CLK
clock => regS5[26].CLK
clock => regS5[27].CLK
clock => regS5[28].CLK
clock => regS5[29].CLK
clock => regS5[30].CLK
clock => regS5[31].CLK
clock => regS4[0].CLK
clock => regS4[1].CLK
clock => regS4[2].CLK
clock => regS4[3].CLK
clock => regS4[4].CLK
clock => regS4[5].CLK
clock => regS4[6].CLK
clock => regS4[7].CLK
clock => regS4[8].CLK
clock => regS4[9].CLK
clock => regS4[10].CLK
clock => regS4[11].CLK
clock => regS4[12].CLK
clock => regS4[13].CLK
clock => regS4[14].CLK
clock => regS4[15].CLK
clock => regS4[16].CLK
clock => regS4[17].CLK
clock => regS4[18].CLK
clock => regS4[19].CLK
clock => regS4[20].CLK
clock => regS4[21].CLK
clock => regS4[22].CLK
clock => regS4[23].CLK
clock => regS4[24].CLK
clock => regS4[25].CLK
clock => regS4[26].CLK
clock => regS4[27].CLK
clock => regS4[28].CLK
clock => regS4[29].CLK
clock => regS4[30].CLK
clock => regS4[31].CLK
clock => regS3[0].CLK
clock => regS3[1].CLK
clock => regS3[2].CLK
clock => regS3[3].CLK
clock => regS3[4].CLK
clock => regS3[5].CLK
clock => regS3[6].CLK
clock => regS3[7].CLK
clock => regS3[8].CLK
clock => regS3[9].CLK
clock => regS3[10].CLK
clock => regS3[11].CLK
clock => regS3[12].CLK
clock => regS3[13].CLK
clock => regS3[14].CLK
clock => regS3[15].CLK
clock => regS3[16].CLK
clock => regS3[17].CLK
clock => regS3[18].CLK
clock => regS3[19].CLK
clock => regS3[20].CLK
clock => regS3[21].CLK
clock => regS3[22].CLK
clock => regS3[23].CLK
clock => regS3[24].CLK
clock => regS3[25].CLK
clock => regS3[26].CLK
clock => regS3[27].CLK
clock => regS3[28].CLK
clock => regS3[29].CLK
clock => regS3[30].CLK
clock => regS3[31].CLK
clock => regS2[0].CLK
clock => regS2[1].CLK
clock => regS2[2].CLK
clock => regS2[3].CLK
clock => regS2[4].CLK
clock => regS2[5].CLK
clock => regS2[6].CLK
clock => regS2[7].CLK
clock => regS2[8].CLK
clock => regS2[9].CLK
clock => regS2[10].CLK
clock => regS2[11].CLK
clock => regS2[12].CLK
clock => regS2[13].CLK
clock => regS2[14].CLK
clock => regS2[15].CLK
clock => regS2[16].CLK
clock => regS2[17].CLK
clock => regS2[18].CLK
clock => regS2[19].CLK
clock => regS2[20].CLK
clock => regS2[21].CLK
clock => regS2[22].CLK
clock => regS2[23].CLK
clock => regS2[24].CLK
clock => regS2[25].CLK
clock => regS2[26].CLK
clock => regS2[27].CLK
clock => regS2[28].CLK
clock => regS2[29].CLK
clock => regS2[30].CLK
clock => regS2[31].CLK
clock => regS1[0].CLK
clock => regS1[1].CLK
clock => regS1[2].CLK
clock => regS1[3].CLK
clock => regS1[4].CLK
clock => regS1[5].CLK
clock => regS1[6].CLK
clock => regS1[7].CLK
clock => regS1[8].CLK
clock => regS1[9].CLK
clock => regS1[10].CLK
clock => regS1[11].CLK
clock => regS1[12].CLK
clock => regS1[13].CLK
clock => regS1[14].CLK
clock => regS1[15].CLK
clock => regS1[16].CLK
clock => regS1[17].CLK
clock => regS1[18].CLK
clock => regS1[19].CLK
clock => regS1[20].CLK
clock => regS1[21].CLK
clock => regS1[22].CLK
clock => regS1[23].CLK
clock => regS1[24].CLK
clock => regS1[25].CLK
clock => regS1[26].CLK
clock => regS1[27].CLK
clock => regS1[28].CLK
clock => regS1[29].CLK
clock => regS1[30].CLK
clock => regS1[31].CLK
clock => regS0[0].CLK
clock => regS0[1].CLK
clock => regS0[2].CLK
clock => regS0[3].CLK
clock => regS0[4].CLK
clock => regS0[5].CLK
clock => regS0[6].CLK
clock => regS0[7].CLK
clock => regS0[8].CLK
clock => regS0[9].CLK
clock => regS0[10].CLK
clock => regS0[11].CLK
clock => regS0[12].CLK
clock => regS0[13].CLK
clock => regS0[14].CLK
clock => regS0[15].CLK
clock => regS0[16].CLK
clock => regS0[17].CLK
clock => regS0[18].CLK
clock => regS0[19].CLK
clock => regS0[20].CLK
clock => regS0[21].CLK
clock => regS0[22].CLK
clock => regS0[23].CLK
clock => regS0[24].CLK
clock => regS0[25].CLK
clock => regS0[26].CLK
clock => regS0[27].CLK
clock => regS0[28].CLK
clock => regS0[29].CLK
clock => regS0[30].CLK
clock => regS0[31].CLK
reset => regT7[0].ACLR
reset => regT7[1].ACLR
reset => regT7[2].ACLR
reset => regT7[3].ACLR
reset => regT7[4].ACLR
reset => regT7[5].ACLR
reset => regT7[6].ACLR
reset => regT7[7].ACLR
reset => regT7[8].ACLR
reset => regT7[9].ACLR
reset => regT7[10].ACLR
reset => regT7[11].ACLR
reset => regT7[12].ACLR
reset => regT7[13].ACLR
reset => regT7[14].ACLR
reset => regT7[15].ACLR
reset => regT7[16].ACLR
reset => regT7[17].ACLR
reset => regT7[18].ACLR
reset => regT7[19].ACLR
reset => regT7[20].ACLR
reset => regT7[21].ACLR
reset => regT7[22].ACLR
reset => regT7[23].ACLR
reset => regT7[24].ACLR
reset => regT7[25].ACLR
reset => regT7[26].ACLR
reset => regT7[27].ACLR
reset => regT7[28].ACLR
reset => regT7[29].ACLR
reset => regT7[30].ACLR
reset => regT7[31].ACLR
reset => regT6[0].ACLR
reset => regT6[1].ACLR
reset => regT6[2].ACLR
reset => regT6[3].ACLR
reset => regT6[4].ACLR
reset => regT6[5].ACLR
reset => regT6[6].ACLR
reset => regT6[7].ACLR
reset => regT6[8].ACLR
reset => regT6[9].ACLR
reset => regT6[10].ACLR
reset => regT6[11].ACLR
reset => regT6[12].ACLR
reset => regT6[13].ACLR
reset => regT6[14].ACLR
reset => regT6[15].ACLR
reset => regT6[16].ACLR
reset => regT6[17].ACLR
reset => regT6[18].ACLR
reset => regT6[19].ACLR
reset => regT6[20].ACLR
reset => regT6[21].ACLR
reset => regT6[22].ACLR
reset => regT6[23].ACLR
reset => regT6[24].ACLR
reset => regT6[25].ACLR
reset => regT6[26].ACLR
reset => regT6[27].ACLR
reset => regT6[28].ACLR
reset => regT6[29].ACLR
reset => regT6[30].ACLR
reset => regT6[31].ACLR
reset => regT5[0].ACLR
reset => regT5[1].ACLR
reset => regT5[2].ACLR
reset => regT5[3].ACLR
reset => regT5[4].ACLR
reset => regT5[5].ACLR
reset => regT5[6].ACLR
reset => regT5[7].ACLR
reset => regT5[8].ACLR
reset => regT5[9].ACLR
reset => regT5[10].ACLR
reset => regT5[11].ACLR
reset => regT5[12].ACLR
reset => regT5[13].ACLR
reset => regT5[14].ACLR
reset => regT5[15].ACLR
reset => regT5[16].ACLR
reset => regT5[17].ACLR
reset => regT5[18].ACLR
reset => regT5[19].ACLR
reset => regT5[20].ACLR
reset => regT5[21].ACLR
reset => regT5[22].ACLR
reset => regT5[23].ACLR
reset => regT5[24].ACLR
reset => regT5[25].ACLR
reset => regT5[26].ACLR
reset => regT5[27].ACLR
reset => regT5[28].ACLR
reset => regT5[29].ACLR
reset => regT5[30].ACLR
reset => regT5[31].ACLR
reset => regT4[0].ACLR
reset => regT4[1].ACLR
reset => regT4[2].ACLR
reset => regT4[3].ACLR
reset => regT4[4].ACLR
reset => regT4[5].ACLR
reset => regT4[6].ACLR
reset => regT4[7].ACLR
reset => regT4[8].ACLR
reset => regT4[9].ACLR
reset => regT4[10].ACLR
reset => regT4[11].ACLR
reset => regT4[12].ACLR
reset => regT4[13].ACLR
reset => regT4[14].ACLR
reset => regT4[15].ACLR
reset => regT4[16].ACLR
reset => regT4[17].ACLR
reset => regT4[18].ACLR
reset => regT4[19].ACLR
reset => regT4[20].ACLR
reset => regT4[21].ACLR
reset => regT4[22].ACLR
reset => regT4[23].ACLR
reset => regT4[24].ACLR
reset => regT4[25].ACLR
reset => regT4[26].ACLR
reset => regT4[27].ACLR
reset => regT4[28].ACLR
reset => regT4[29].ACLR
reset => regT4[30].ACLR
reset => regT4[31].ACLR
reset => regT3[0].ACLR
reset => regT3[1].ACLR
reset => regT3[2].ACLR
reset => regT3[3].ACLR
reset => regT3[4].ACLR
reset => regT3[5].ACLR
reset => regT3[6].ACLR
reset => regT3[7].ACLR
reset => regT3[8].ACLR
reset => regT3[9].ACLR
reset => regT3[10].ACLR
reset => regT3[11].ACLR
reset => regT3[12].ACLR
reset => regT3[13].ACLR
reset => regT3[14].ACLR
reset => regT3[15].ACLR
reset => regT3[16].ACLR
reset => regT3[17].ACLR
reset => regT3[18].ACLR
reset => regT3[19].ACLR
reset => regT3[20].ACLR
reset => regT3[21].ACLR
reset => regT3[22].ACLR
reset => regT3[23].ACLR
reset => regT3[24].ACLR
reset => regT3[25].ACLR
reset => regT3[26].ACLR
reset => regT3[27].ACLR
reset => regT3[28].ACLR
reset => regT3[29].ACLR
reset => regT3[30].ACLR
reset => regT3[31].ACLR
reset => regT2[0].ACLR
reset => regT2[1].ACLR
reset => regT2[2].ACLR
reset => regT2[3].ACLR
reset => regT2[4].ACLR
reset => regT2[5].ACLR
reset => regT2[6].ACLR
reset => regT2[7].ACLR
reset => regT2[8].ACLR
reset => regT2[9].ACLR
reset => regT2[10].ACLR
reset => regT2[11].ACLR
reset => regT2[12].ACLR
reset => regT2[13].ACLR
reset => regT2[14].ACLR
reset => regT2[15].ACLR
reset => regT2[16].ACLR
reset => regT2[17].ACLR
reset => regT2[18].ACLR
reset => regT2[19].ACLR
reset => regT2[20].ACLR
reset => regT2[21].ACLR
reset => regT2[22].ACLR
reset => regT2[23].ACLR
reset => regT2[24].ACLR
reset => regT2[25].ACLR
reset => regT2[26].ACLR
reset => regT2[27].ACLR
reset => regT2[28].ACLR
reset => regT2[29].ACLR
reset => regT2[30].ACLR
reset => regT2[31].ACLR
reset => regT1[0].ACLR
reset => regT1[1].ACLR
reset => regT1[2].ACLR
reset => regT1[3].ACLR
reset => regT1[4].ACLR
reset => regT1[5].ACLR
reset => regT1[6].ACLR
reset => regT1[7].ACLR
reset => regT1[8].ACLR
reset => regT1[9].ACLR
reset => regT1[10].ACLR
reset => regT1[11].ACLR
reset => regT1[12].ACLR
reset => regT1[13].ACLR
reset => regT1[14].ACLR
reset => regT1[15].ACLR
reset => regT1[16].ACLR
reset => regT1[17].ACLR
reset => regT1[18].ACLR
reset => regT1[19].ACLR
reset => regT1[20].ACLR
reset => regT1[21].ACLR
reset => regT1[22].ACLR
reset => regT1[23].ACLR
reset => regT1[24].ACLR
reset => regT1[25].ACLR
reset => regT1[26].ACLR
reset => regT1[27].ACLR
reset => regT1[28].ACLR
reset => regT1[29].ACLR
reset => regT1[30].ACLR
reset => regT1[31].ACLR
reset => regT0[0].ACLR
reset => regT0[1].ACLR
reset => regT0[2].ACLR
reset => regT0[3].ACLR
reset => regT0[4].ACLR
reset => regT0[5].ACLR
reset => regT0[6].ACLR
reset => regT0[7].ACLR
reset => regT0[8].ACLR
reset => regT0[9].ACLR
reset => regT0[10].ACLR
reset => regT0[11].ACLR
reset => regT0[12].ACLR
reset => regT0[13].ACLR
reset => regT0[14].ACLR
reset => regT0[15].ACLR
reset => regT0[16].ACLR
reset => regT0[17].ACLR
reset => regT0[18].ACLR
reset => regT0[19].ACLR
reset => regT0[20].ACLR
reset => regT0[21].ACLR
reset => regT0[22].ACLR
reset => regT0[23].ACLR
reset => regT0[24].ACLR
reset => regT0[25].ACLR
reset => regT0[26].ACLR
reset => regT0[27].ACLR
reset => regT0[28].ACLR
reset => regT0[29].ACLR
reset => regT0[30].ACLR
reset => regT0[31].ACLR
reset => regS7[0].ACLR
reset => regS7[1].ACLR
reset => regS7[2].ACLR
reset => regS7[3].ACLR
reset => regS7[4].ACLR
reset => regS7[5].ACLR
reset => regS7[6].ACLR
reset => regS7[7].ACLR
reset => regS7[8].ACLR
reset => regS7[9].ACLR
reset => regS7[10].ACLR
reset => regS7[11].ACLR
reset => regS7[12].ACLR
reset => regS7[13].ACLR
reset => regS7[14].ACLR
reset => regS7[15].ACLR
reset => regS7[16].ACLR
reset => regS7[17].ACLR
reset => regS7[18].ACLR
reset => regS7[19].ACLR
reset => regS7[20].ACLR
reset => regS7[21].ACLR
reset => regS7[22].ACLR
reset => regS7[23].ACLR
reset => regS7[24].ACLR
reset => regS7[25].ACLR
reset => regS7[26].ACLR
reset => regS7[27].ACLR
reset => regS7[28].ACLR
reset => regS7[29].ACLR
reset => regS7[30].ACLR
reset => regS7[31].ACLR
reset => regS6[0].ACLR
reset => regS6[1].ACLR
reset => regS6[2].ACLR
reset => regS6[3].ACLR
reset => regS6[4].ACLR
reset => regS6[5].ACLR
reset => regS6[6].ACLR
reset => regS6[7].ACLR
reset => regS6[8].ACLR
reset => regS6[9].ACLR
reset => regS6[10].ACLR
reset => regS6[11].ACLR
reset => regS6[12].ACLR
reset => regS6[13].ACLR
reset => regS6[14].ACLR
reset => regS6[15].ACLR
reset => regS6[16].ACLR
reset => regS6[17].ACLR
reset => regS6[18].ACLR
reset => regS6[19].ACLR
reset => regS6[20].ACLR
reset => regS6[21].ACLR
reset => regS6[22].ACLR
reset => regS6[23].ACLR
reset => regS6[24].ACLR
reset => regS6[25].ACLR
reset => regS6[26].ACLR
reset => regS6[27].ACLR
reset => regS6[28].ACLR
reset => regS6[29].ACLR
reset => regS6[30].ACLR
reset => regS6[31].ACLR
reset => regS5[0].ACLR
reset => regS5[1].ACLR
reset => regS5[2].ACLR
reset => regS5[3].ACLR
reset => regS5[4].ACLR
reset => regS5[5].ACLR
reset => regS5[6].ACLR
reset => regS5[7].ACLR
reset => regS5[8].ACLR
reset => regS5[9].ACLR
reset => regS5[10].ACLR
reset => regS5[11].ACLR
reset => regS5[12].ACLR
reset => regS5[13].ACLR
reset => regS5[14].ACLR
reset => regS5[15].ACLR
reset => regS5[16].ACLR
reset => regS5[17].ACLR
reset => regS5[18].ACLR
reset => regS5[19].ACLR
reset => regS5[20].ACLR
reset => regS5[21].ACLR
reset => regS5[22].ACLR
reset => regS5[23].ACLR
reset => regS5[24].ACLR
reset => regS5[25].ACLR
reset => regS5[26].ACLR
reset => regS5[27].ACLR
reset => regS5[28].ACLR
reset => regS5[29].ACLR
reset => regS5[30].ACLR
reset => regS5[31].ACLR
reset => regS4[0].ACLR
reset => regS4[1].ACLR
reset => regS4[2].ACLR
reset => regS4[3].ACLR
reset => regS4[4].ACLR
reset => regS4[5].ACLR
reset => regS4[6].ACLR
reset => regS4[7].ACLR
reset => regS4[8].ACLR
reset => regS4[9].ACLR
reset => regS4[10].ACLR
reset => regS4[11].ACLR
reset => regS4[12].ACLR
reset => regS4[13].ACLR
reset => regS4[14].ACLR
reset => regS4[15].ACLR
reset => regS4[16].ACLR
reset => regS4[17].ACLR
reset => regS4[18].ACLR
reset => regS4[19].ACLR
reset => regS4[20].ACLR
reset => regS4[21].ACLR
reset => regS4[22].ACLR
reset => regS4[23].ACLR
reset => regS4[24].ACLR
reset => regS4[25].ACLR
reset => regS4[26].ACLR
reset => regS4[27].ACLR
reset => regS4[28].ACLR
reset => regS4[29].ACLR
reset => regS4[30].ACLR
reset => regS4[31].ACLR
reset => regS3[0].ACLR
reset => regS3[1].ACLR
reset => regS3[2].ACLR
reset => regS3[3].ACLR
reset => regS3[4].ACLR
reset => regS3[5].ACLR
reset => regS3[6].ACLR
reset => regS3[7].ACLR
reset => regS3[8].ACLR
reset => regS3[9].ACLR
reset => regS3[10].ACLR
reset => regS3[11].ACLR
reset => regS3[12].ACLR
reset => regS3[13].ACLR
reset => regS3[14].ACLR
reset => regS3[15].ACLR
reset => regS3[16].ACLR
reset => regS3[17].ACLR
reset => regS3[18].ACLR
reset => regS3[19].ACLR
reset => regS3[20].ACLR
reset => regS3[21].ACLR
reset => regS3[22].ACLR
reset => regS3[23].ACLR
reset => regS3[24].ACLR
reset => regS3[25].ACLR
reset => regS3[26].ACLR
reset => regS3[27].ACLR
reset => regS3[28].ACLR
reset => regS3[29].ACLR
reset => regS3[30].ACLR
reset => regS3[31].ACLR
reset => regS2[0].ACLR
reset => regS2[1].ACLR
reset => regS2[2].ACLR
reset => regS2[3].ACLR
reset => regS2[4].ACLR
reset => regS2[5].ACLR
reset => regS2[6].ACLR
reset => regS2[7].ACLR
reset => regS2[8].ACLR
reset => regS2[9].ACLR
reset => regS2[10].ACLR
reset => regS2[11].ACLR
reset => regS2[12].ACLR
reset => regS2[13].ACLR
reset => regS2[14].ACLR
reset => regS2[15].ACLR
reset => regS2[16].ACLR
reset => regS2[17].ACLR
reset => regS2[18].ACLR
reset => regS2[19].ACLR
reset => regS2[20].ACLR
reset => regS2[21].ACLR
reset => regS2[22].ACLR
reset => regS2[23].ACLR
reset => regS2[24].ACLR
reset => regS2[25].ACLR
reset => regS2[26].ACLR
reset => regS2[27].ACLR
reset => regS2[28].ACLR
reset => regS2[29].ACLR
reset => regS2[30].ACLR
reset => regS2[31].ACLR
reset => regS1[0].ACLR
reset => regS1[1].ACLR
reset => regS1[2].ACLR
reset => regS1[3].ACLR
reset => regS1[4].ACLR
reset => regS1[5].ACLR
reset => regS1[6].ACLR
reset => regS1[7].ACLR
reset => regS1[8].ACLR
reset => regS1[9].ACLR
reset => regS1[10].ACLR
reset => regS1[11].ACLR
reset => regS1[12].ACLR
reset => regS1[13].ACLR
reset => regS1[14].ACLR
reset => regS1[15].ACLR
reset => regS1[16].ACLR
reset => regS1[17].ACLR
reset => regS1[18].ACLR
reset => regS1[19].ACLR
reset => regS1[20].ACLR
reset => regS1[21].ACLR
reset => regS1[22].ACLR
reset => regS1[23].ACLR
reset => regS1[24].ACLR
reset => regS1[25].ACLR
reset => regS1[26].ACLR
reset => regS1[27].ACLR
reset => regS1[28].ACLR
reset => regS1[29].ACLR
reset => regS1[30].ACLR
reset => regS1[31].ACLR
reset => regS0[0].ACLR
reset => regS0[1].ACLR
reset => regS0[2].ACLR
reset => regS0[3].ACLR
reset => regS0[4].ACLR
reset => regS0[5].ACLR
reset => regS0[6].ACLR
reset => regS0[7].ACLR
reset => regS0[8].ACLR
reset => regS0[9].ACLR
reset => regS0[10].ACLR
reset => regS0[11].ACLR
reset => regS0[12].ACLR
reset => regS0[13].ACLR
reset => regS0[14].ACLR
reset => regS0[15].ACLR
reset => regS0[16].ACLR
reset => regS0[17].ACLR
reset => regS0[18].ACLR
reset => regS0[19].ACLR
reset => regS0[20].ACLR
reset => regS0[21].ACLR
reset => regS0[22].ACLR
reset => regS0[23].ACLR
reset => regS0[24].ACLR
reset => regS0[25].ACLR
reset => regS0[26].ACLR
reset => regS0[27].ACLR
reset => regS0[28].ACLR
reset => regS0[29].ACLR
reset => regS0[30].ACLR
reset => regS0[31].ACLR
reset => regsOutB[0]~reg0.ENA
reset => regsOutA[31]~reg0.ENA
reset => regsOutA[30]~reg0.ENA
reset => regsOutA[29]~reg0.ENA
reset => regsOutA[28]~reg0.ENA
reset => regsOutA[27]~reg0.ENA
reset => regsOutA[26]~reg0.ENA
reset => regsOutA[25]~reg0.ENA
reset => regsOutA[24]~reg0.ENA
reset => regsOutA[23]~reg0.ENA
reset => regsOutA[22]~reg0.ENA
reset => regsOutA[21]~reg0.ENA
reset => regsOutA[20]~reg0.ENA
reset => regsOutA[19]~reg0.ENA
reset => regsOutA[18]~reg0.ENA
reset => regsOutA[17]~reg0.ENA
reset => regsOutA[16]~reg0.ENA
reset => regsOutA[15]~reg0.ENA
reset => regsOutA[14]~reg0.ENA
reset => regsOutA[13]~reg0.ENA
reset => regsOutA[12]~reg0.ENA
reset => regsOutA[11]~reg0.ENA
reset => regsOutA[10]~reg0.ENA
reset => regsOutA[9]~reg0.ENA
reset => regsOutA[8]~reg0.ENA
reset => regsOutA[7]~reg0.ENA
reset => regsOutA[6]~reg0.ENA
reset => regsOutA[5]~reg0.ENA
reset => regsOutA[4]~reg0.ENA
reset => regsOutA[3]~reg0.ENA
reset => regsOutA[2]~reg0.ENA
reset => regsOutA[1]~reg0.ENA
reset => regsOutA[0]~reg0.ENA
reset => regsOutB[31]~reg0.ENA
reset => regsOutB[30]~reg0.ENA
reset => regsOutB[29]~reg0.ENA
reset => regsOutB[28]~reg0.ENA
reset => regsOutB[27]~reg0.ENA
reset => regsOutB[26]~reg0.ENA
reset => regsOutB[25]~reg0.ENA
reset => regsOutB[24]~reg0.ENA
reset => regsOutB[23]~reg0.ENA
reset => regsOutB[22]~reg0.ENA
reset => regsOutB[21]~reg0.ENA
reset => regsOutB[20]~reg0.ENA
reset => regsOutB[19]~reg0.ENA
reset => regsOutB[18]~reg0.ENA
reset => regsOutB[17]~reg0.ENA
reset => regsOutB[16]~reg0.ENA
reset => regsOutB[15]~reg0.ENA
reset => regsOutB[14]~reg0.ENA
reset => regsOutB[13]~reg0.ENA
reset => regsOutB[12]~reg0.ENA
reset => regsOutB[11]~reg0.ENA
reset => regsOutB[10]~reg0.ENA
reset => regsOutB[9]~reg0.ENA
reset => regsOutB[8]~reg0.ENA
reset => regsOutB[7]~reg0.ENA
reset => regsOutB[6]~reg0.ENA
reset => regsOutB[5]~reg0.ENA
reset => regsOutB[4]~reg0.ENA
reset => regsOutB[3]~reg0.ENA
reset => regsOutB[2]~reg0.ENA
reset => regsOutB[1]~reg0.ENA
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutA.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regsOutB.OUTPUTSELECT
registerFileWP => regS0[31].ENA
registerFileWP => regS0[30].ENA
registerFileWP => regS0[29].ENA
registerFileWP => regS0[28].ENA
registerFileWP => regS0[27].ENA
registerFileWP => regS0[26].ENA
registerFileWP => regS0[25].ENA
registerFileWP => regS0[24].ENA
registerFileWP => regS0[23].ENA
registerFileWP => regS0[22].ENA
registerFileWP => regS0[21].ENA
registerFileWP => regS0[20].ENA
registerFileWP => regS0[19].ENA
registerFileWP => regS0[18].ENA
registerFileWP => regS0[17].ENA
registerFileWP => regS0[16].ENA
registerFileWP => regS0[15].ENA
registerFileWP => regS0[14].ENA
registerFileWP => regS0[13].ENA
registerFileWP => regS0[12].ENA
registerFileWP => regS0[11].ENA
registerFileWP => regS0[10].ENA
registerFileWP => regS0[9].ENA
registerFileWP => regS0[8].ENA
registerFileWP => regS0[7].ENA
registerFileWP => regS0[6].ENA
registerFileWP => regS0[5].ENA
registerFileWP => regS0[4].ENA
registerFileWP => regS0[3].ENA
registerFileWP => regS0[2].ENA
registerFileWP => regS0[1].ENA
registerFileWP => regS0[0].ENA
registerFileWP => regS1[31].ENA
registerFileWP => regS1[30].ENA
registerFileWP => regS1[29].ENA
registerFileWP => regS1[28].ENA
registerFileWP => regS1[27].ENA
registerFileWP => regS1[26].ENA
registerFileWP => regS1[25].ENA
registerFileWP => regS1[24].ENA
registerFileWP => regS1[23].ENA
registerFileWP => regS1[22].ENA
registerFileWP => regS1[21].ENA
registerFileWP => regS1[20].ENA
registerFileWP => regS1[19].ENA
registerFileWP => regS1[18].ENA
registerFileWP => regS1[17].ENA
registerFileWP => regS1[16].ENA
registerFileWP => regS1[15].ENA
registerFileWP => regS1[14].ENA
registerFileWP => regS1[13].ENA
registerFileWP => regS1[12].ENA
registerFileWP => regS1[11].ENA
registerFileWP => regS1[10].ENA
registerFileWP => regS1[9].ENA
registerFileWP => regS1[8].ENA
registerFileWP => regS1[7].ENA
registerFileWP => regS1[6].ENA
registerFileWP => regS1[5].ENA
registerFileWP => regS1[4].ENA
registerFileWP => regS1[3].ENA
registerFileWP => regS1[2].ENA
registerFileWP => regS1[1].ENA
registerFileWP => regS1[0].ENA
registerFileWP => regS2[31].ENA
registerFileWP => regS2[30].ENA
registerFileWP => regS2[29].ENA
registerFileWP => regS2[28].ENA
registerFileWP => regS2[27].ENA
registerFileWP => regS2[26].ENA
registerFileWP => regS2[25].ENA
registerFileWP => regS2[24].ENA
registerFileWP => regS2[23].ENA
registerFileWP => regS2[22].ENA
registerFileWP => regS2[21].ENA
registerFileWP => regS2[20].ENA
registerFileWP => regS2[19].ENA
registerFileWP => regS2[18].ENA
registerFileWP => regS2[17].ENA
registerFileWP => regS2[16].ENA
registerFileWP => regS2[15].ENA
registerFileWP => regS2[14].ENA
registerFileWP => regS2[13].ENA
registerFileWP => regS2[12].ENA
registerFileWP => regS2[11].ENA
registerFileWP => regS2[10].ENA
registerFileWP => regS2[9].ENA
registerFileWP => regS2[8].ENA
registerFileWP => regS2[7].ENA
registerFileWP => regS2[6].ENA
registerFileWP => regS2[5].ENA
registerFileWP => regS2[4].ENA
registerFileWP => regS2[3].ENA
registerFileWP => regS2[2].ENA
registerFileWP => regS2[1].ENA
registerFileWP => regS2[0].ENA
registerFileWP => regS3[31].ENA
registerFileWP => regS3[30].ENA
registerFileWP => regS3[29].ENA
registerFileWP => regS3[28].ENA
registerFileWP => regS3[27].ENA
registerFileWP => regS3[26].ENA
registerFileWP => regS3[25].ENA
registerFileWP => regS3[24].ENA
registerFileWP => regS3[23].ENA
registerFileWP => regS3[22].ENA
registerFileWP => regS3[21].ENA
registerFileWP => regS3[20].ENA
registerFileWP => regS3[19].ENA
registerFileWP => regS3[18].ENA
registerFileWP => regS3[17].ENA
registerFileWP => regS3[16].ENA
registerFileWP => regS3[15].ENA
registerFileWP => regS3[14].ENA
registerFileWP => regS3[13].ENA
registerFileWP => regS3[12].ENA
registerFileWP => regS3[11].ENA
registerFileWP => regS3[10].ENA
registerFileWP => regS3[9].ENA
registerFileWP => regS3[8].ENA
registerFileWP => regS3[7].ENA
registerFileWP => regS3[6].ENA
registerFileWP => regS3[5].ENA
registerFileWP => regS3[4].ENA
registerFileWP => regS3[3].ENA
registerFileWP => regS3[2].ENA
registerFileWP => regS3[1].ENA
registerFileWP => regS3[0].ENA
registerFileWP => regS4[31].ENA
registerFileWP => regS4[30].ENA
registerFileWP => regS4[29].ENA
registerFileWP => regS4[28].ENA
registerFileWP => regS4[27].ENA
registerFileWP => regS4[26].ENA
registerFileWP => regS4[25].ENA
registerFileWP => regS4[24].ENA
registerFileWP => regS4[23].ENA
registerFileWP => regS4[22].ENA
registerFileWP => regS4[21].ENA
registerFileWP => regS4[20].ENA
registerFileWP => regS4[19].ENA
registerFileWP => regS4[18].ENA
registerFileWP => regS4[17].ENA
registerFileWP => regS4[16].ENA
registerFileWP => regS4[15].ENA
registerFileWP => regS4[14].ENA
registerFileWP => regS4[13].ENA
registerFileWP => regS4[12].ENA
registerFileWP => regS4[11].ENA
registerFileWP => regS4[10].ENA
registerFileWP => regS4[9].ENA
registerFileWP => regS4[8].ENA
registerFileWP => regS4[7].ENA
registerFileWP => regS4[6].ENA
registerFileWP => regS4[5].ENA
registerFileWP => regS4[4].ENA
registerFileWP => regS4[3].ENA
registerFileWP => regS4[2].ENA
registerFileWP => regS4[1].ENA
registerFileWP => regS4[0].ENA
registerFileWP => regS5[31].ENA
registerFileWP => regS5[30].ENA
registerFileWP => regS5[29].ENA
registerFileWP => regS5[28].ENA
registerFileWP => regS5[27].ENA
registerFileWP => regS5[26].ENA
registerFileWP => regS5[25].ENA
registerFileWP => regS5[24].ENA
registerFileWP => regS5[23].ENA
registerFileWP => regS5[22].ENA
registerFileWP => regS5[21].ENA
registerFileWP => regS5[20].ENA
registerFileWP => regS5[19].ENA
registerFileWP => regS5[18].ENA
registerFileWP => regS5[17].ENA
registerFileWP => regS5[16].ENA
registerFileWP => regS5[15].ENA
registerFileWP => regS5[14].ENA
registerFileWP => regS5[13].ENA
registerFileWP => regS5[12].ENA
registerFileWP => regS5[11].ENA
registerFileWP => regS5[10].ENA
registerFileWP => regS5[9].ENA
registerFileWP => regS5[8].ENA
registerFileWP => regS5[7].ENA
registerFileWP => regS5[6].ENA
registerFileWP => regS5[5].ENA
registerFileWP => regS5[4].ENA
registerFileWP => regS5[3].ENA
registerFileWP => regS5[2].ENA
registerFileWP => regS5[1].ENA
registerFileWP => regS5[0].ENA
registerFileWP => regS6[31].ENA
registerFileWP => regS6[30].ENA
registerFileWP => regS6[29].ENA
registerFileWP => regS6[28].ENA
registerFileWP => regS6[27].ENA
registerFileWP => regS6[26].ENA
registerFileWP => regS6[25].ENA
registerFileWP => regS6[24].ENA
registerFileWP => regS6[23].ENA
registerFileWP => regS6[22].ENA
registerFileWP => regS6[21].ENA
registerFileWP => regS6[20].ENA
registerFileWP => regS6[19].ENA
registerFileWP => regS6[18].ENA
registerFileWP => regS6[17].ENA
registerFileWP => regS6[16].ENA
registerFileWP => regS6[15].ENA
registerFileWP => regS6[14].ENA
registerFileWP => regS6[13].ENA
registerFileWP => regS6[12].ENA
registerFileWP => regS6[11].ENA
registerFileWP => regS6[10].ENA
registerFileWP => regS6[9].ENA
registerFileWP => regS6[8].ENA
registerFileWP => regS6[7].ENA
registerFileWP => regS6[6].ENA
registerFileWP => regS6[5].ENA
registerFileWP => regS6[4].ENA
registerFileWP => regS6[3].ENA
registerFileWP => regS6[2].ENA
registerFileWP => regS6[1].ENA
registerFileWP => regS6[0].ENA
registerFileWP => regS7[31].ENA
registerFileWP => regS7[30].ENA
registerFileWP => regS7[29].ENA
registerFileWP => regS7[28].ENA
registerFileWP => regS7[27].ENA
registerFileWP => regS7[26].ENA
registerFileWP => regS7[25].ENA
registerFileWP => regS7[24].ENA
registerFileWP => regS7[23].ENA
registerFileWP => regS7[22].ENA
registerFileWP => regS7[21].ENA
registerFileWP => regS7[20].ENA
registerFileWP => regS7[19].ENA
registerFileWP => regS7[18].ENA
registerFileWP => regS7[17].ENA
registerFileWP => regS7[16].ENA
registerFileWP => regS7[15].ENA
registerFileWP => regS7[14].ENA
registerFileWP => regS7[13].ENA
registerFileWP => regS7[12].ENA
registerFileWP => regS7[11].ENA
registerFileWP => regS7[10].ENA
registerFileWP => regS7[9].ENA
registerFileWP => regS7[8].ENA
registerFileWP => regS7[7].ENA
registerFileWP => regS7[6].ENA
registerFileWP => regS7[5].ENA
registerFileWP => regS7[4].ENA
registerFileWP => regS7[3].ENA
registerFileWP => regS7[2].ENA
registerFileWP => regS7[1].ENA
registerFileWP => regS7[0].ENA
registerFileWP => regT0[31].ENA
registerFileWP => regT0[30].ENA
registerFileWP => regT0[29].ENA
registerFileWP => regT0[28].ENA
registerFileWP => regT0[27].ENA
registerFileWP => regT0[26].ENA
registerFileWP => regT0[25].ENA
registerFileWP => regT0[24].ENA
registerFileWP => regT0[23].ENA
registerFileWP => regT0[22].ENA
registerFileWP => regT0[21].ENA
registerFileWP => regT0[20].ENA
registerFileWP => regT0[19].ENA
registerFileWP => regT0[18].ENA
registerFileWP => regT0[17].ENA
registerFileWP => regT0[16].ENA
registerFileWP => regT0[15].ENA
registerFileWP => regT0[14].ENA
registerFileWP => regT0[13].ENA
registerFileWP => regT0[12].ENA
registerFileWP => regT0[11].ENA
registerFileWP => regT0[10].ENA
registerFileWP => regT0[9].ENA
registerFileWP => regT0[8].ENA
registerFileWP => regT0[7].ENA
registerFileWP => regT0[6].ENA
registerFileWP => regT0[5].ENA
registerFileWP => regT0[4].ENA
registerFileWP => regT0[3].ENA
registerFileWP => regT0[2].ENA
registerFileWP => regT0[1].ENA
registerFileWP => regT0[0].ENA
registerFileWP => regT1[31].ENA
registerFileWP => regT1[30].ENA
registerFileWP => regT1[29].ENA
registerFileWP => regT1[28].ENA
registerFileWP => regT1[27].ENA
registerFileWP => regT1[26].ENA
registerFileWP => regT1[25].ENA
registerFileWP => regT1[24].ENA
registerFileWP => regT1[23].ENA
registerFileWP => regT1[22].ENA
registerFileWP => regT1[21].ENA
registerFileWP => regT1[20].ENA
registerFileWP => regT1[19].ENA
registerFileWP => regT1[18].ENA
registerFileWP => regT1[17].ENA
registerFileWP => regT1[16].ENA
registerFileWP => regT1[15].ENA
registerFileWP => regT1[14].ENA
registerFileWP => regT1[13].ENA
registerFileWP => regT1[12].ENA
registerFileWP => regT1[11].ENA
registerFileWP => regT1[10].ENA
registerFileWP => regT1[9].ENA
registerFileWP => regT1[8].ENA
registerFileWP => regT1[7].ENA
registerFileWP => regT1[6].ENA
registerFileWP => regT1[5].ENA
registerFileWP => regT1[4].ENA
registerFileWP => regT1[3].ENA
registerFileWP => regT1[2].ENA
registerFileWP => regT1[1].ENA
registerFileWP => regT1[0].ENA
registerFileWP => regT2[31].ENA
registerFileWP => regT2[30].ENA
registerFileWP => regT2[29].ENA
registerFileWP => regT2[28].ENA
registerFileWP => regT2[27].ENA
registerFileWP => regT2[26].ENA
registerFileWP => regT2[25].ENA
registerFileWP => regT2[24].ENA
registerFileWP => regT2[23].ENA
registerFileWP => regT2[22].ENA
registerFileWP => regT2[21].ENA
registerFileWP => regT2[20].ENA
registerFileWP => regT2[19].ENA
registerFileWP => regT2[18].ENA
registerFileWP => regT2[17].ENA
registerFileWP => regT2[16].ENA
registerFileWP => regT2[15].ENA
registerFileWP => regT2[14].ENA
registerFileWP => regT2[13].ENA
registerFileWP => regT2[12].ENA
registerFileWP => regT2[11].ENA
registerFileWP => regT2[10].ENA
registerFileWP => regT2[9].ENA
registerFileWP => regT2[8].ENA
registerFileWP => regT2[7].ENA
registerFileWP => regT2[6].ENA
registerFileWP => regT2[5].ENA
registerFileWP => regT2[4].ENA
registerFileWP => regT2[3].ENA
registerFileWP => regT2[2].ENA
registerFileWP => regT2[1].ENA
registerFileWP => regT2[0].ENA
registerFileWP => regT3[31].ENA
registerFileWP => regT3[30].ENA
registerFileWP => regT3[29].ENA
registerFileWP => regT3[28].ENA
registerFileWP => regT3[27].ENA
registerFileWP => regT3[26].ENA
registerFileWP => regT3[25].ENA
registerFileWP => regT3[24].ENA
registerFileWP => regT3[23].ENA
registerFileWP => regT3[22].ENA
registerFileWP => regT3[21].ENA
registerFileWP => regT3[20].ENA
registerFileWP => regT3[19].ENA
registerFileWP => regT3[18].ENA
registerFileWP => regT3[17].ENA
registerFileWP => regT3[16].ENA
registerFileWP => regT3[15].ENA
registerFileWP => regT3[14].ENA
registerFileWP => regT3[13].ENA
registerFileWP => regT3[12].ENA
registerFileWP => regT3[11].ENA
registerFileWP => regT3[10].ENA
registerFileWP => regT3[9].ENA
registerFileWP => regT3[8].ENA
registerFileWP => regT3[7].ENA
registerFileWP => regT3[6].ENA
registerFileWP => regT3[5].ENA
registerFileWP => regT3[4].ENA
registerFileWP => regT3[3].ENA
registerFileWP => regT3[2].ENA
registerFileWP => regT3[1].ENA
registerFileWP => regT3[0].ENA
registerFileWP => regT4[31].ENA
registerFileWP => regT4[30].ENA
registerFileWP => regT4[29].ENA
registerFileWP => regT4[28].ENA
registerFileWP => regT4[27].ENA
registerFileWP => regT4[26].ENA
registerFileWP => regT4[25].ENA
registerFileWP => regT4[24].ENA
registerFileWP => regT4[23].ENA
registerFileWP => regT4[22].ENA
registerFileWP => regT4[21].ENA
registerFileWP => regT4[20].ENA
registerFileWP => regT4[19].ENA
registerFileWP => regT4[18].ENA
registerFileWP => regT4[17].ENA
registerFileWP => regT4[16].ENA
registerFileWP => regT4[15].ENA
registerFileWP => regT4[14].ENA
registerFileWP => regT4[13].ENA
registerFileWP => regT4[12].ENA
registerFileWP => regT4[11].ENA
registerFileWP => regT4[10].ENA
registerFileWP => regT4[9].ENA
registerFileWP => regT4[8].ENA
registerFileWP => regT4[7].ENA
registerFileWP => regT4[6].ENA
registerFileWP => regT4[5].ENA
registerFileWP => regT4[4].ENA
registerFileWP => regT4[3].ENA
registerFileWP => regT4[2].ENA
registerFileWP => regT4[1].ENA
registerFileWP => regT4[0].ENA
registerFileWP => regT5[31].ENA
registerFileWP => regT5[30].ENA
registerFileWP => regT5[29].ENA
registerFileWP => regT5[28].ENA
registerFileWP => regT5[27].ENA
registerFileWP => regT5[26].ENA
registerFileWP => regT5[25].ENA
registerFileWP => regT5[24].ENA
registerFileWP => regT5[23].ENA
registerFileWP => regT5[22].ENA
registerFileWP => regT5[21].ENA
registerFileWP => regT5[20].ENA
registerFileWP => regT5[19].ENA
registerFileWP => regT5[18].ENA
registerFileWP => regT5[17].ENA
registerFileWP => regT5[16].ENA
registerFileWP => regT5[15].ENA
registerFileWP => regT5[14].ENA
registerFileWP => regT5[13].ENA
registerFileWP => regT5[12].ENA
registerFileWP => regT5[11].ENA
registerFileWP => regT5[10].ENA
registerFileWP => regT5[9].ENA
registerFileWP => regT5[8].ENA
registerFileWP => regT5[7].ENA
registerFileWP => regT5[6].ENA
registerFileWP => regT5[5].ENA
registerFileWP => regT5[4].ENA
registerFileWP => regT5[3].ENA
registerFileWP => regT5[2].ENA
registerFileWP => regT5[1].ENA
registerFileWP => regT5[0].ENA
registerFileWP => regT6[31].ENA
registerFileWP => regT6[30].ENA
registerFileWP => regT6[29].ENA
registerFileWP => regT6[28].ENA
registerFileWP => regT6[27].ENA
registerFileWP => regT6[26].ENA
registerFileWP => regT6[25].ENA
registerFileWP => regT6[24].ENA
registerFileWP => regT6[23].ENA
registerFileWP => regT6[22].ENA
registerFileWP => regT6[21].ENA
registerFileWP => regT6[20].ENA
registerFileWP => regT6[19].ENA
registerFileWP => regT6[18].ENA
registerFileWP => regT6[17].ENA
registerFileWP => regT6[16].ENA
registerFileWP => regT6[15].ENA
registerFileWP => regT6[14].ENA
registerFileWP => regT6[13].ENA
registerFileWP => regT6[12].ENA
registerFileWP => regT6[11].ENA
registerFileWP => regT6[10].ENA
registerFileWP => regT6[9].ENA
registerFileWP => regT6[8].ENA
registerFileWP => regT6[7].ENA
registerFileWP => regT6[6].ENA
registerFileWP => regT6[5].ENA
registerFileWP => regT6[4].ENA
registerFileWP => regT6[3].ENA
registerFileWP => regT6[2].ENA
registerFileWP => regT6[1].ENA
registerFileWP => regT6[0].ENA
registerFileWP => regT7[31].ENA
registerFileWP => regT7[30].ENA
registerFileWP => regT7[29].ENA
registerFileWP => regT7[28].ENA
registerFileWP => regT7[27].ENA
registerFileWP => regT7[26].ENA
registerFileWP => regT7[25].ENA
registerFileWP => regT7[24].ENA
registerFileWP => regT7[23].ENA
registerFileWP => regT7[22].ENA
registerFileWP => regT7[21].ENA
registerFileWP => regT7[20].ENA
registerFileWP => regT7[19].ENA
registerFileWP => regT7[18].ENA
registerFileWP => regT7[17].ENA
registerFileWP => regT7[16].ENA
registerFileWP => regT7[15].ENA
registerFileWP => regT7[14].ENA
registerFileWP => regT7[13].ENA
registerFileWP => regT7[12].ENA
registerFileWP => regT7[11].ENA
registerFileWP => regT7[10].ENA
registerFileWP => regT7[9].ENA
registerFileWP => regT7[8].ENA
registerFileWP => regT7[7].ENA
registerFileWP => regT7[6].ENA
registerFileWP => regT7[5].ENA
registerFileWP => regT7[4].ENA
registerFileWP => regT7[3].ENA
registerFileWP => regT7[2].ENA
registerFileWP => regT7[1].ENA
registerFileWP => regT7[0].ENA
regS[0] => Mux0.IN20
regS[0] => Mux1.IN20
regS[0] => Mux2.IN20
regS[0] => Mux3.IN20
regS[0] => Mux4.IN20
regS[0] => Mux5.IN20
regS[0] => Mux6.IN20
regS[0] => Mux7.IN20
regS[0] => Mux8.IN20
regS[0] => Mux9.IN20
regS[0] => Mux10.IN20
regS[0] => Mux11.IN20
regS[0] => Mux12.IN20
regS[0] => Mux13.IN20
regS[0] => Mux14.IN20
regS[0] => Mux15.IN20
regS[0] => Mux16.IN20
regS[0] => Mux17.IN20
regS[0] => Mux18.IN20
regS[0] => Mux19.IN20
regS[0] => Mux20.IN20
regS[0] => Mux21.IN20
regS[0] => Mux22.IN20
regS[0] => Mux23.IN20
regS[0] => Mux24.IN20
regS[0] => Mux25.IN20
regS[0] => Mux26.IN20
regS[0] => Mux27.IN20
regS[0] => Mux28.IN20
regS[0] => Mux29.IN20
regS[0] => Mux30.IN20
regS[0] => Mux31.IN20
regS[1] => Mux0.IN19
regS[1] => Mux1.IN19
regS[1] => Mux2.IN19
regS[1] => Mux3.IN19
regS[1] => Mux4.IN19
regS[1] => Mux5.IN19
regS[1] => Mux6.IN19
regS[1] => Mux7.IN19
regS[1] => Mux8.IN19
regS[1] => Mux9.IN19
regS[1] => Mux10.IN19
regS[1] => Mux11.IN19
regS[1] => Mux12.IN19
regS[1] => Mux13.IN19
regS[1] => Mux14.IN19
regS[1] => Mux15.IN19
regS[1] => Mux16.IN19
regS[1] => Mux17.IN19
regS[1] => Mux18.IN19
regS[1] => Mux19.IN19
regS[1] => Mux20.IN19
regS[1] => Mux21.IN19
regS[1] => Mux22.IN19
regS[1] => Mux23.IN19
regS[1] => Mux24.IN19
regS[1] => Mux25.IN19
regS[1] => Mux26.IN19
regS[1] => Mux27.IN19
regS[1] => Mux28.IN19
regS[1] => Mux29.IN19
regS[1] => Mux30.IN19
regS[1] => Mux31.IN19
regS[2] => Mux0.IN18
regS[2] => Mux1.IN18
regS[2] => Mux2.IN18
regS[2] => Mux3.IN18
regS[2] => Mux4.IN18
regS[2] => Mux5.IN18
regS[2] => Mux6.IN18
regS[2] => Mux7.IN18
regS[2] => Mux8.IN18
regS[2] => Mux9.IN18
regS[2] => Mux10.IN18
regS[2] => Mux11.IN18
regS[2] => Mux12.IN18
regS[2] => Mux13.IN18
regS[2] => Mux14.IN18
regS[2] => Mux15.IN18
regS[2] => Mux16.IN18
regS[2] => Mux17.IN18
regS[2] => Mux18.IN18
regS[2] => Mux19.IN18
regS[2] => Mux20.IN18
regS[2] => Mux21.IN18
regS[2] => Mux22.IN18
regS[2] => Mux23.IN18
regS[2] => Mux24.IN18
regS[2] => Mux25.IN18
regS[2] => Mux26.IN18
regS[2] => Mux27.IN18
regS[2] => Mux28.IN18
regS[2] => Mux29.IN18
regS[2] => Mux30.IN18
regS[2] => Mux31.IN18
regS[3] => Mux0.IN17
regS[3] => Mux1.IN17
regS[3] => Mux2.IN17
regS[3] => Mux3.IN17
regS[3] => Mux4.IN17
regS[3] => Mux5.IN17
regS[3] => Mux6.IN17
regS[3] => Mux7.IN17
regS[3] => Mux8.IN17
regS[3] => Mux9.IN17
regS[3] => Mux10.IN17
regS[3] => Mux11.IN17
regS[3] => Mux12.IN17
regS[3] => Mux13.IN17
regS[3] => Mux14.IN17
regS[3] => Mux15.IN17
regS[3] => Mux16.IN17
regS[3] => Mux17.IN17
regS[3] => Mux18.IN17
regS[3] => Mux19.IN17
regS[3] => Mux20.IN17
regS[3] => Mux21.IN17
regS[3] => Mux22.IN17
regS[3] => Mux23.IN17
regS[3] => Mux24.IN17
regS[3] => Mux25.IN17
regS[3] => Mux26.IN17
regS[3] => Mux27.IN17
regS[3] => Mux28.IN17
regS[3] => Mux29.IN17
regS[3] => Mux30.IN17
regS[3] => Mux31.IN17
regS[4] => Mux0.IN16
regS[4] => Mux1.IN16
regS[4] => Mux2.IN16
regS[4] => Mux3.IN16
regS[4] => Mux4.IN16
regS[4] => Mux5.IN16
regS[4] => Mux6.IN16
regS[4] => Mux7.IN16
regS[4] => Mux8.IN16
regS[4] => Mux9.IN16
regS[4] => Mux10.IN16
regS[4] => Mux11.IN16
regS[4] => Mux12.IN16
regS[4] => Mux13.IN16
regS[4] => Mux14.IN16
regS[4] => Mux15.IN16
regS[4] => Mux16.IN16
regS[4] => Mux17.IN16
regS[4] => Mux18.IN16
regS[4] => Mux19.IN16
regS[4] => Mux20.IN16
regS[4] => Mux21.IN16
regS[4] => Mux22.IN16
regS[4] => Mux23.IN16
regS[4] => Mux24.IN16
regS[4] => Mux25.IN16
regS[4] => Mux26.IN16
regS[4] => Mux27.IN16
regS[4] => Mux28.IN16
regS[4] => Mux29.IN16
regS[4] => Mux30.IN16
regS[4] => Mux31.IN16
regT[0] => Mux32.IN20
regT[0] => Mux33.IN20
regT[0] => Mux34.IN20
regT[0] => Mux35.IN20
regT[0] => Mux36.IN20
regT[0] => Mux37.IN20
regT[0] => Mux38.IN20
regT[0] => Mux39.IN20
regT[0] => Mux40.IN20
regT[0] => Mux41.IN20
regT[0] => Mux42.IN20
regT[0] => Mux43.IN20
regT[0] => Mux44.IN20
regT[0] => Mux45.IN20
regT[0] => Mux46.IN20
regT[0] => Mux47.IN20
regT[0] => Mux48.IN20
regT[0] => Mux49.IN20
regT[0] => Mux50.IN20
regT[0] => Mux51.IN20
regT[0] => Mux52.IN20
regT[0] => Mux53.IN20
regT[0] => Mux54.IN20
regT[0] => Mux55.IN20
regT[0] => Mux56.IN20
regT[0] => Mux57.IN20
regT[0] => Mux58.IN20
regT[0] => Mux59.IN20
regT[0] => Mux60.IN20
regT[0] => Mux61.IN20
regT[0] => Mux62.IN20
regT[0] => Mux63.IN20
regT[1] => Mux32.IN19
regT[1] => Mux33.IN19
regT[1] => Mux34.IN19
regT[1] => Mux35.IN19
regT[1] => Mux36.IN19
regT[1] => Mux37.IN19
regT[1] => Mux38.IN19
regT[1] => Mux39.IN19
regT[1] => Mux40.IN19
regT[1] => Mux41.IN19
regT[1] => Mux42.IN19
regT[1] => Mux43.IN19
regT[1] => Mux44.IN19
regT[1] => Mux45.IN19
regT[1] => Mux46.IN19
regT[1] => Mux47.IN19
regT[1] => Mux48.IN19
regT[1] => Mux49.IN19
regT[1] => Mux50.IN19
regT[1] => Mux51.IN19
regT[1] => Mux52.IN19
regT[1] => Mux53.IN19
regT[1] => Mux54.IN19
regT[1] => Mux55.IN19
regT[1] => Mux56.IN19
regT[1] => Mux57.IN19
regT[1] => Mux58.IN19
regT[1] => Mux59.IN19
regT[1] => Mux60.IN19
regT[1] => Mux61.IN19
regT[1] => Mux62.IN19
regT[1] => Mux63.IN19
regT[2] => Mux32.IN18
regT[2] => Mux33.IN18
regT[2] => Mux34.IN18
regT[2] => Mux35.IN18
regT[2] => Mux36.IN18
regT[2] => Mux37.IN18
regT[2] => Mux38.IN18
regT[2] => Mux39.IN18
regT[2] => Mux40.IN18
regT[2] => Mux41.IN18
regT[2] => Mux42.IN18
regT[2] => Mux43.IN18
regT[2] => Mux44.IN18
regT[2] => Mux45.IN18
regT[2] => Mux46.IN18
regT[2] => Mux47.IN18
regT[2] => Mux48.IN18
regT[2] => Mux49.IN18
regT[2] => Mux50.IN18
regT[2] => Mux51.IN18
regT[2] => Mux52.IN18
regT[2] => Mux53.IN18
regT[2] => Mux54.IN18
regT[2] => Mux55.IN18
regT[2] => Mux56.IN18
regT[2] => Mux57.IN18
regT[2] => Mux58.IN18
regT[2] => Mux59.IN18
regT[2] => Mux60.IN18
regT[2] => Mux61.IN18
regT[2] => Mux62.IN18
regT[2] => Mux63.IN18
regT[3] => Mux32.IN17
regT[3] => Mux33.IN17
regT[3] => Mux34.IN17
regT[3] => Mux35.IN17
regT[3] => Mux36.IN17
regT[3] => Mux37.IN17
regT[3] => Mux38.IN17
regT[3] => Mux39.IN17
regT[3] => Mux40.IN17
regT[3] => Mux41.IN17
regT[3] => Mux42.IN17
regT[3] => Mux43.IN17
regT[3] => Mux44.IN17
regT[3] => Mux45.IN17
regT[3] => Mux46.IN17
regT[3] => Mux47.IN17
regT[3] => Mux48.IN17
regT[3] => Mux49.IN17
regT[3] => Mux50.IN17
regT[3] => Mux51.IN17
regT[3] => Mux52.IN17
regT[3] => Mux53.IN17
regT[3] => Mux54.IN17
regT[3] => Mux55.IN17
regT[3] => Mux56.IN17
regT[3] => Mux57.IN17
regT[3] => Mux58.IN17
regT[3] => Mux59.IN17
regT[3] => Mux60.IN17
regT[3] => Mux61.IN17
regT[3] => Mux62.IN17
regT[3] => Mux63.IN17
regT[4] => Mux32.IN16
regT[4] => Mux33.IN16
regT[4] => Mux34.IN16
regT[4] => Mux35.IN16
regT[4] => Mux36.IN16
regT[4] => Mux37.IN16
regT[4] => Mux38.IN16
regT[4] => Mux39.IN16
regT[4] => Mux40.IN16
regT[4] => Mux41.IN16
regT[4] => Mux42.IN16
regT[4] => Mux43.IN16
regT[4] => Mux44.IN16
regT[4] => Mux45.IN16
regT[4] => Mux46.IN16
regT[4] => Mux47.IN16
regT[4] => Mux48.IN16
regT[4] => Mux49.IN16
regT[4] => Mux50.IN16
regT[4] => Mux51.IN16
regT[4] => Mux52.IN16
regT[4] => Mux53.IN16
regT[4] => Mux54.IN16
regT[4] => Mux55.IN16
regT[4] => Mux56.IN16
regT[4] => Mux57.IN16
regT[4] => Mux58.IN16
regT[4] => Mux59.IN16
regT[4] => Mux60.IN16
regT[4] => Mux61.IN16
regT[4] => Mux62.IN16
regT[4] => Mux63.IN16
regD[0] => Decoder0.IN4
regD[1] => Decoder0.IN3
regD[2] => Decoder0.IN2
regD[3] => Decoder0.IN1
regD[4] => Decoder0.IN0
regsIn[0] => regT7.DATAB
regsIn[0] => regT6.DATAB
regsIn[0] => regT5.DATAB
regsIn[0] => regT4.DATAB
regsIn[0] => regT3.DATAB
regsIn[0] => regT2.DATAB
regsIn[0] => regT1.DATAB
regsIn[0] => regT0.DATAB
regsIn[0] => regS7.DATAB
regsIn[0] => regS6.DATAB
regsIn[0] => regS5.DATAB
regsIn[0] => regS4.DATAB
regsIn[0] => regS3.DATAB
regsIn[0] => regS2.DATAB
regsIn[0] => regS1.DATAB
regsIn[0] => regS0.DATAB
regsIn[1] => regT7.DATAB
regsIn[1] => regT6.DATAB
regsIn[1] => regT5.DATAB
regsIn[1] => regT4.DATAB
regsIn[1] => regT3.DATAB
regsIn[1] => regT2.DATAB
regsIn[1] => regT1.DATAB
regsIn[1] => regT0.DATAB
regsIn[1] => regS7.DATAB
regsIn[1] => regS6.DATAB
regsIn[1] => regS5.DATAB
regsIn[1] => regS4.DATAB
regsIn[1] => regS3.DATAB
regsIn[1] => regS2.DATAB
regsIn[1] => regS1.DATAB
regsIn[1] => regS0.DATAB
regsIn[2] => regT7.DATAB
regsIn[2] => regT6.DATAB
regsIn[2] => regT5.DATAB
regsIn[2] => regT4.DATAB
regsIn[2] => regT3.DATAB
regsIn[2] => regT2.DATAB
regsIn[2] => regT1.DATAB
regsIn[2] => regT0.DATAB
regsIn[2] => regS7.DATAB
regsIn[2] => regS6.DATAB
regsIn[2] => regS5.DATAB
regsIn[2] => regS4.DATAB
regsIn[2] => regS3.DATAB
regsIn[2] => regS2.DATAB
regsIn[2] => regS1.DATAB
regsIn[2] => regS0.DATAB
regsIn[3] => regT7.DATAB
regsIn[3] => regT6.DATAB
regsIn[3] => regT5.DATAB
regsIn[3] => regT4.DATAB
regsIn[3] => regT3.DATAB
regsIn[3] => regT2.DATAB
regsIn[3] => regT1.DATAB
regsIn[3] => regT0.DATAB
regsIn[3] => regS7.DATAB
regsIn[3] => regS6.DATAB
regsIn[3] => regS5.DATAB
regsIn[3] => regS4.DATAB
regsIn[3] => regS3.DATAB
regsIn[3] => regS2.DATAB
regsIn[3] => regS1.DATAB
regsIn[3] => regS0.DATAB
regsIn[4] => regT7.DATAB
regsIn[4] => regT6.DATAB
regsIn[4] => regT5.DATAB
regsIn[4] => regT4.DATAB
regsIn[4] => regT3.DATAB
regsIn[4] => regT2.DATAB
regsIn[4] => regT1.DATAB
regsIn[4] => regT0.DATAB
regsIn[4] => regS7.DATAB
regsIn[4] => regS6.DATAB
regsIn[4] => regS5.DATAB
regsIn[4] => regS4.DATAB
regsIn[4] => regS3.DATAB
regsIn[4] => regS2.DATAB
regsIn[4] => regS1.DATAB
regsIn[4] => regS0.DATAB
regsIn[5] => regT7.DATAB
regsIn[5] => regT6.DATAB
regsIn[5] => regT5.DATAB
regsIn[5] => regT4.DATAB
regsIn[5] => regT3.DATAB
regsIn[5] => regT2.DATAB
regsIn[5] => regT1.DATAB
regsIn[5] => regT0.DATAB
regsIn[5] => regS7.DATAB
regsIn[5] => regS6.DATAB
regsIn[5] => regS5.DATAB
regsIn[5] => regS4.DATAB
regsIn[5] => regS3.DATAB
regsIn[5] => regS2.DATAB
regsIn[5] => regS1.DATAB
regsIn[5] => regS0.DATAB
regsIn[6] => regT7.DATAB
regsIn[6] => regT6.DATAB
regsIn[6] => regT5.DATAB
regsIn[6] => regT4.DATAB
regsIn[6] => regT3.DATAB
regsIn[6] => regT2.DATAB
regsIn[6] => regT1.DATAB
regsIn[6] => regT0.DATAB
regsIn[6] => regS7.DATAB
regsIn[6] => regS6.DATAB
regsIn[6] => regS5.DATAB
regsIn[6] => regS4.DATAB
regsIn[6] => regS3.DATAB
regsIn[6] => regS2.DATAB
regsIn[6] => regS1.DATAB
regsIn[6] => regS0.DATAB
regsIn[7] => regT7.DATAB
regsIn[7] => regT6.DATAB
regsIn[7] => regT5.DATAB
regsIn[7] => regT4.DATAB
regsIn[7] => regT3.DATAB
regsIn[7] => regT2.DATAB
regsIn[7] => regT1.DATAB
regsIn[7] => regT0.DATAB
regsIn[7] => regS7.DATAB
regsIn[7] => regS6.DATAB
regsIn[7] => regS5.DATAB
regsIn[7] => regS4.DATAB
regsIn[7] => regS3.DATAB
regsIn[7] => regS2.DATAB
regsIn[7] => regS1.DATAB
regsIn[7] => regS0.DATAB
regsIn[8] => regT7.DATAB
regsIn[8] => regT6.DATAB
regsIn[8] => regT5.DATAB
regsIn[8] => regT4.DATAB
regsIn[8] => regT3.DATAB
regsIn[8] => regT2.DATAB
regsIn[8] => regT1.DATAB
regsIn[8] => regT0.DATAB
regsIn[8] => regS7.DATAB
regsIn[8] => regS6.DATAB
regsIn[8] => regS5.DATAB
regsIn[8] => regS4.DATAB
regsIn[8] => regS3.DATAB
regsIn[8] => regS2.DATAB
regsIn[8] => regS1.DATAB
regsIn[8] => regS0.DATAB
regsIn[9] => regT7.DATAB
regsIn[9] => regT6.DATAB
regsIn[9] => regT5.DATAB
regsIn[9] => regT4.DATAB
regsIn[9] => regT3.DATAB
regsIn[9] => regT2.DATAB
regsIn[9] => regT1.DATAB
regsIn[9] => regT0.DATAB
regsIn[9] => regS7.DATAB
regsIn[9] => regS6.DATAB
regsIn[9] => regS5.DATAB
regsIn[9] => regS4.DATAB
regsIn[9] => regS3.DATAB
regsIn[9] => regS2.DATAB
regsIn[9] => regS1.DATAB
regsIn[9] => regS0.DATAB
regsIn[10] => regT7.DATAB
regsIn[10] => regT6.DATAB
regsIn[10] => regT5.DATAB
regsIn[10] => regT4.DATAB
regsIn[10] => regT3.DATAB
regsIn[10] => regT2.DATAB
regsIn[10] => regT1.DATAB
regsIn[10] => regT0.DATAB
regsIn[10] => regS7.DATAB
regsIn[10] => regS6.DATAB
regsIn[10] => regS5.DATAB
regsIn[10] => regS4.DATAB
regsIn[10] => regS3.DATAB
regsIn[10] => regS2.DATAB
regsIn[10] => regS1.DATAB
regsIn[10] => regS0.DATAB
regsIn[11] => regT7.DATAB
regsIn[11] => regT6.DATAB
regsIn[11] => regT5.DATAB
regsIn[11] => regT4.DATAB
regsIn[11] => regT3.DATAB
regsIn[11] => regT2.DATAB
regsIn[11] => regT1.DATAB
regsIn[11] => regT0.DATAB
regsIn[11] => regS7.DATAB
regsIn[11] => regS6.DATAB
regsIn[11] => regS5.DATAB
regsIn[11] => regS4.DATAB
regsIn[11] => regS3.DATAB
regsIn[11] => regS2.DATAB
regsIn[11] => regS1.DATAB
regsIn[11] => regS0.DATAB
regsIn[12] => regT7.DATAB
regsIn[12] => regT6.DATAB
regsIn[12] => regT5.DATAB
regsIn[12] => regT4.DATAB
regsIn[12] => regT3.DATAB
regsIn[12] => regT2.DATAB
regsIn[12] => regT1.DATAB
regsIn[12] => regT0.DATAB
regsIn[12] => regS7.DATAB
regsIn[12] => regS6.DATAB
regsIn[12] => regS5.DATAB
regsIn[12] => regS4.DATAB
regsIn[12] => regS3.DATAB
regsIn[12] => regS2.DATAB
regsIn[12] => regS1.DATAB
regsIn[12] => regS0.DATAB
regsIn[13] => regT7.DATAB
regsIn[13] => regT6.DATAB
regsIn[13] => regT5.DATAB
regsIn[13] => regT4.DATAB
regsIn[13] => regT3.DATAB
regsIn[13] => regT2.DATAB
regsIn[13] => regT1.DATAB
regsIn[13] => regT0.DATAB
regsIn[13] => regS7.DATAB
regsIn[13] => regS6.DATAB
regsIn[13] => regS5.DATAB
regsIn[13] => regS4.DATAB
regsIn[13] => regS3.DATAB
regsIn[13] => regS2.DATAB
regsIn[13] => regS1.DATAB
regsIn[13] => regS0.DATAB
regsIn[14] => regT7.DATAB
regsIn[14] => regT6.DATAB
regsIn[14] => regT5.DATAB
regsIn[14] => regT4.DATAB
regsIn[14] => regT3.DATAB
regsIn[14] => regT2.DATAB
regsIn[14] => regT1.DATAB
regsIn[14] => regT0.DATAB
regsIn[14] => regS7.DATAB
regsIn[14] => regS6.DATAB
regsIn[14] => regS5.DATAB
regsIn[14] => regS4.DATAB
regsIn[14] => regS3.DATAB
regsIn[14] => regS2.DATAB
regsIn[14] => regS1.DATAB
regsIn[14] => regS0.DATAB
regsIn[15] => regT7.DATAB
regsIn[15] => regT6.DATAB
regsIn[15] => regT5.DATAB
regsIn[15] => regT4.DATAB
regsIn[15] => regT3.DATAB
regsIn[15] => regT2.DATAB
regsIn[15] => regT1.DATAB
regsIn[15] => regT0.DATAB
regsIn[15] => regS7.DATAB
regsIn[15] => regS6.DATAB
regsIn[15] => regS5.DATAB
regsIn[15] => regS4.DATAB
regsIn[15] => regS3.DATAB
regsIn[15] => regS2.DATAB
regsIn[15] => regS1.DATAB
regsIn[15] => regS0.DATAB
regsIn[16] => regT7.DATAB
regsIn[16] => regT6.DATAB
regsIn[16] => regT5.DATAB
regsIn[16] => regT4.DATAB
regsIn[16] => regT3.DATAB
regsIn[16] => regT2.DATAB
regsIn[16] => regT1.DATAB
regsIn[16] => regT0.DATAB
regsIn[16] => regS7.DATAB
regsIn[16] => regS6.DATAB
regsIn[16] => regS5.DATAB
regsIn[16] => regS4.DATAB
regsIn[16] => regS3.DATAB
regsIn[16] => regS2.DATAB
regsIn[16] => regS1.DATAB
regsIn[16] => regS0.DATAB
regsIn[17] => regT7.DATAB
regsIn[17] => regT6.DATAB
regsIn[17] => regT5.DATAB
regsIn[17] => regT4.DATAB
regsIn[17] => regT3.DATAB
regsIn[17] => regT2.DATAB
regsIn[17] => regT1.DATAB
regsIn[17] => regT0.DATAB
regsIn[17] => regS7.DATAB
regsIn[17] => regS6.DATAB
regsIn[17] => regS5.DATAB
regsIn[17] => regS4.DATAB
regsIn[17] => regS3.DATAB
regsIn[17] => regS2.DATAB
regsIn[17] => regS1.DATAB
regsIn[17] => regS0.DATAB
regsIn[18] => regT7.DATAB
regsIn[18] => regT6.DATAB
regsIn[18] => regT5.DATAB
regsIn[18] => regT4.DATAB
regsIn[18] => regT3.DATAB
regsIn[18] => regT2.DATAB
regsIn[18] => regT1.DATAB
regsIn[18] => regT0.DATAB
regsIn[18] => regS7.DATAB
regsIn[18] => regS6.DATAB
regsIn[18] => regS5.DATAB
regsIn[18] => regS4.DATAB
regsIn[18] => regS3.DATAB
regsIn[18] => regS2.DATAB
regsIn[18] => regS1.DATAB
regsIn[18] => regS0.DATAB
regsIn[19] => regT7.DATAB
regsIn[19] => regT6.DATAB
regsIn[19] => regT5.DATAB
regsIn[19] => regT4.DATAB
regsIn[19] => regT3.DATAB
regsIn[19] => regT2.DATAB
regsIn[19] => regT1.DATAB
regsIn[19] => regT0.DATAB
regsIn[19] => regS7.DATAB
regsIn[19] => regS6.DATAB
regsIn[19] => regS5.DATAB
regsIn[19] => regS4.DATAB
regsIn[19] => regS3.DATAB
regsIn[19] => regS2.DATAB
regsIn[19] => regS1.DATAB
regsIn[19] => regS0.DATAB
regsIn[20] => regT7.DATAB
regsIn[20] => regT6.DATAB
regsIn[20] => regT5.DATAB
regsIn[20] => regT4.DATAB
regsIn[20] => regT3.DATAB
regsIn[20] => regT2.DATAB
regsIn[20] => regT1.DATAB
regsIn[20] => regT0.DATAB
regsIn[20] => regS7.DATAB
regsIn[20] => regS6.DATAB
regsIn[20] => regS5.DATAB
regsIn[20] => regS4.DATAB
regsIn[20] => regS3.DATAB
regsIn[20] => regS2.DATAB
regsIn[20] => regS1.DATAB
regsIn[20] => regS0.DATAB
regsIn[21] => regT7.DATAB
regsIn[21] => regT6.DATAB
regsIn[21] => regT5.DATAB
regsIn[21] => regT4.DATAB
regsIn[21] => regT3.DATAB
regsIn[21] => regT2.DATAB
regsIn[21] => regT1.DATAB
regsIn[21] => regT0.DATAB
regsIn[21] => regS7.DATAB
regsIn[21] => regS6.DATAB
regsIn[21] => regS5.DATAB
regsIn[21] => regS4.DATAB
regsIn[21] => regS3.DATAB
regsIn[21] => regS2.DATAB
regsIn[21] => regS1.DATAB
regsIn[21] => regS0.DATAB
regsIn[22] => regT7.DATAB
regsIn[22] => regT6.DATAB
regsIn[22] => regT5.DATAB
regsIn[22] => regT4.DATAB
regsIn[22] => regT3.DATAB
regsIn[22] => regT2.DATAB
regsIn[22] => regT1.DATAB
regsIn[22] => regT0.DATAB
regsIn[22] => regS7.DATAB
regsIn[22] => regS6.DATAB
regsIn[22] => regS5.DATAB
regsIn[22] => regS4.DATAB
regsIn[22] => regS3.DATAB
regsIn[22] => regS2.DATAB
regsIn[22] => regS1.DATAB
regsIn[22] => regS0.DATAB
regsIn[23] => regT7.DATAB
regsIn[23] => regT6.DATAB
regsIn[23] => regT5.DATAB
regsIn[23] => regT4.DATAB
regsIn[23] => regT3.DATAB
regsIn[23] => regT2.DATAB
regsIn[23] => regT1.DATAB
regsIn[23] => regT0.DATAB
regsIn[23] => regS7.DATAB
regsIn[23] => regS6.DATAB
regsIn[23] => regS5.DATAB
regsIn[23] => regS4.DATAB
regsIn[23] => regS3.DATAB
regsIn[23] => regS2.DATAB
regsIn[23] => regS1.DATAB
regsIn[23] => regS0.DATAB
regsIn[24] => regT7.DATAB
regsIn[24] => regT6.DATAB
regsIn[24] => regT5.DATAB
regsIn[24] => regT4.DATAB
regsIn[24] => regT3.DATAB
regsIn[24] => regT2.DATAB
regsIn[24] => regT1.DATAB
regsIn[24] => regT0.DATAB
regsIn[24] => regS7.DATAB
regsIn[24] => regS6.DATAB
regsIn[24] => regS5.DATAB
regsIn[24] => regS4.DATAB
regsIn[24] => regS3.DATAB
regsIn[24] => regS2.DATAB
regsIn[24] => regS1.DATAB
regsIn[24] => regS0.DATAB
regsIn[25] => regT7.DATAB
regsIn[25] => regT6.DATAB
regsIn[25] => regT5.DATAB
regsIn[25] => regT4.DATAB
regsIn[25] => regT3.DATAB
regsIn[25] => regT2.DATAB
regsIn[25] => regT1.DATAB
regsIn[25] => regT0.DATAB
regsIn[25] => regS7.DATAB
regsIn[25] => regS6.DATAB
regsIn[25] => regS5.DATAB
regsIn[25] => regS4.DATAB
regsIn[25] => regS3.DATAB
regsIn[25] => regS2.DATAB
regsIn[25] => regS1.DATAB
regsIn[25] => regS0.DATAB
regsIn[26] => regT7.DATAB
regsIn[26] => regT6.DATAB
regsIn[26] => regT5.DATAB
regsIn[26] => regT4.DATAB
regsIn[26] => regT3.DATAB
regsIn[26] => regT2.DATAB
regsIn[26] => regT1.DATAB
regsIn[26] => regT0.DATAB
regsIn[26] => regS7.DATAB
regsIn[26] => regS6.DATAB
regsIn[26] => regS5.DATAB
regsIn[26] => regS4.DATAB
regsIn[26] => regS3.DATAB
regsIn[26] => regS2.DATAB
regsIn[26] => regS1.DATAB
regsIn[26] => regS0.DATAB
regsIn[27] => regT7.DATAB
regsIn[27] => regT6.DATAB
regsIn[27] => regT5.DATAB
regsIn[27] => regT4.DATAB
regsIn[27] => regT3.DATAB
regsIn[27] => regT2.DATAB
regsIn[27] => regT1.DATAB
regsIn[27] => regT0.DATAB
regsIn[27] => regS7.DATAB
regsIn[27] => regS6.DATAB
regsIn[27] => regS5.DATAB
regsIn[27] => regS4.DATAB
regsIn[27] => regS3.DATAB
regsIn[27] => regS2.DATAB
regsIn[27] => regS1.DATAB
regsIn[27] => regS0.DATAB
regsIn[28] => regT7.DATAB
regsIn[28] => regT6.DATAB
regsIn[28] => regT5.DATAB
regsIn[28] => regT4.DATAB
regsIn[28] => regT3.DATAB
regsIn[28] => regT2.DATAB
regsIn[28] => regT1.DATAB
regsIn[28] => regT0.DATAB
regsIn[28] => regS7.DATAB
regsIn[28] => regS6.DATAB
regsIn[28] => regS5.DATAB
regsIn[28] => regS4.DATAB
regsIn[28] => regS3.DATAB
regsIn[28] => regS2.DATAB
regsIn[28] => regS1.DATAB
regsIn[28] => regS0.DATAB
regsIn[29] => regT7.DATAB
regsIn[29] => regT6.DATAB
regsIn[29] => regT5.DATAB
regsIn[29] => regT4.DATAB
regsIn[29] => regT3.DATAB
regsIn[29] => regT2.DATAB
regsIn[29] => regT1.DATAB
regsIn[29] => regT0.DATAB
regsIn[29] => regS7.DATAB
regsIn[29] => regS6.DATAB
regsIn[29] => regS5.DATAB
regsIn[29] => regS4.DATAB
regsIn[29] => regS3.DATAB
regsIn[29] => regS2.DATAB
regsIn[29] => regS1.DATAB
regsIn[29] => regS0.DATAB
regsIn[30] => regT7.DATAB
regsIn[30] => regT6.DATAB
regsIn[30] => regT5.DATAB
regsIn[30] => regT4.DATAB
regsIn[30] => regT3.DATAB
regsIn[30] => regT2.DATAB
regsIn[30] => regT1.DATAB
regsIn[30] => regT0.DATAB
regsIn[30] => regS7.DATAB
regsIn[30] => regS6.DATAB
regsIn[30] => regS5.DATAB
regsIn[30] => regS4.DATAB
regsIn[30] => regS3.DATAB
regsIn[30] => regS2.DATAB
regsIn[30] => regS1.DATAB
regsIn[30] => regS0.DATAB
regsIn[31] => regT7.DATAB
regsIn[31] => regT6.DATAB
regsIn[31] => regT5.DATAB
regsIn[31] => regT4.DATAB
regsIn[31] => regT3.DATAB
regsIn[31] => regT2.DATAB
regsIn[31] => regT1.DATAB
regsIn[31] => regT0.DATAB
regsIn[31] => regS7.DATAB
regsIn[31] => regS6.DATAB
regsIn[31] => regS5.DATAB
regsIn[31] => regS4.DATAB
regsIn[31] => regS3.DATAB
regsIn[31] => regS2.DATAB
regsIn[31] => regS1.DATAB
regsIn[31] => regS0.DATAB
regsOutA[0] <= regsOutA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[1] <= regsOutA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[2] <= regsOutA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[3] <= regsOutA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[4] <= regsOutA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[5] <= regsOutA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[6] <= regsOutA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[7] <= regsOutA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[8] <= regsOutA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[9] <= regsOutA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[10] <= regsOutA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[11] <= regsOutA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[12] <= regsOutA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[13] <= regsOutA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[14] <= regsOutA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[15] <= regsOutA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[16] <= regsOutA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[17] <= regsOutA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[18] <= regsOutA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[19] <= regsOutA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[20] <= regsOutA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[21] <= regsOutA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[22] <= regsOutA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[23] <= regsOutA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[24] <= regsOutA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[25] <= regsOutA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[26] <= regsOutA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[27] <= regsOutA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[28] <= regsOutA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[29] <= regsOutA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[30] <= regsOutA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutA[31] <= regsOutA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[0] <= regsOutB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[1] <= regsOutB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[2] <= regsOutB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[3] <= regsOutB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[4] <= regsOutB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[5] <= regsOutB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[6] <= regsOutB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[7] <= regsOutB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[8] <= regsOutB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[9] <= regsOutB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[10] <= regsOutB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[11] <= regsOutB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[12] <= regsOutB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[13] <= regsOutB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[14] <= regsOutB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[15] <= regsOutB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[16] <= regsOutB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[17] <= regsOutB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[18] <= regsOutB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[19] <= regsOutB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[20] <= regsOutB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[21] <= regsOutB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[22] <= regsOutB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[23] <= regsOutB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[24] <= regsOutB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[25] <= regsOutB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[26] <= regsOutB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[27] <= regsOutB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[28] <= regsOutB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[29] <= regsOutB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[30] <= regsOutB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regsOutB[31] <= regsOutB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Register:ctrR1
regIn[0] => regOut[0]~reg0.DATAIN
regIn[1] => regOut[1]~reg0.DATAIN
regIn[2] => regOut[2]~reg0.DATAIN
regIn[3] => regOut[3]~reg0.DATAIN
regIn[4] => regOut[4]~reg0.DATAIN
regIn[5] => regOut[5]~reg0.DATAIN
regIn[6] => regOut[6]~reg0.DATAIN
regIn[7] => regOut[7]~reg0.DATAIN
regIn[8] => regOut[8]~reg0.DATAIN
regIn[9] => regOut[9]~reg0.DATAIN
regIn[10] => regOut[10]~reg0.DATAIN
regIn[11] => regOut[11]~reg0.DATAIN
regIn[12] => regOut[12]~reg0.DATAIN
regIn[13] => regOut[13]~reg0.DATAIN
regIn[14] => regOut[14]~reg0.DATAIN
regIn[15] => regOut[15]~reg0.DATAIN
regIn[16] => regOut[16]~reg0.DATAIN
regIn[17] => regOut[17]~reg0.DATAIN
regIn[18] => regOut[18]~reg0.DATAIN
regIn[19] => regOut[19]~reg0.DATAIN
regIn[20] => regOut[20]~reg0.DATAIN
regIn[21] => regOut[21]~reg0.DATAIN
regIn[22] => regOut[22]~reg0.DATAIN
regIn[23] => regOut[23]~reg0.DATAIN
regIn[24] => regOut[24]~reg0.DATAIN
regIn[25] => regOut[25]~reg0.DATAIN
regIn[26] => regOut[26]~reg0.DATAIN
regIn[27] => regOut[27]~reg0.DATAIN
regIn[28] => regOut[28]~reg0.DATAIN
regIn[29] => regOut[29]~reg0.DATAIN
regIn[30] => regOut[30]~reg0.DATAIN
regIn[31] => regOut[31]~reg0.DATAIN
clock => regOut[0]~reg0.CLK
clock => regOut[1]~reg0.CLK
clock => regOut[2]~reg0.CLK
clock => regOut[3]~reg0.CLK
clock => regOut[4]~reg0.CLK
clock => regOut[5]~reg0.CLK
clock => regOut[6]~reg0.CLK
clock => regOut[7]~reg0.CLK
clock => regOut[8]~reg0.CLK
clock => regOut[9]~reg0.CLK
clock => regOut[10]~reg0.CLK
clock => regOut[11]~reg0.CLK
clock => regOut[12]~reg0.CLK
clock => regOut[13]~reg0.CLK
clock => regOut[14]~reg0.CLK
clock => regOut[15]~reg0.CLK
clock => regOut[16]~reg0.CLK
clock => regOut[17]~reg0.CLK
clock => regOut[18]~reg0.CLK
clock => regOut[19]~reg0.CLK
clock => regOut[20]~reg0.CLK
clock => regOut[21]~reg0.CLK
clock => regOut[22]~reg0.CLK
clock => regOut[23]~reg0.CLK
clock => regOut[24]~reg0.CLK
clock => regOut[25]~reg0.CLK
clock => regOut[26]~reg0.CLK
clock => regOut[27]~reg0.CLK
clock => regOut[28]~reg0.CLK
clock => regOut[29]~reg0.CLK
clock => regOut[30]~reg0.CLK
clock => regOut[31]~reg0.CLK
reset => regOut[0]~reg0.ACLR
reset => regOut[1]~reg0.ACLR
reset => regOut[2]~reg0.ACLR
reset => regOut[3]~reg0.ACLR
reset => regOut[4]~reg0.ACLR
reset => regOut[5]~reg0.ACLR
reset => regOut[6]~reg0.ACLR
reset => regOut[7]~reg0.ACLR
reset => regOut[8]~reg0.ACLR
reset => regOut[9]~reg0.ACLR
reset => regOut[10]~reg0.ACLR
reset => regOut[11]~reg0.ACLR
reset => regOut[12]~reg0.ACLR
reset => regOut[13]~reg0.ACLR
reset => regOut[14]~reg0.ACLR
reset => regOut[15]~reg0.ACLR
reset => regOut[16]~reg0.ACLR
reset => regOut[17]~reg0.ACLR
reset => regOut[18]~reg0.ACLR
reset => regOut[19]~reg0.ACLR
reset => regOut[20]~reg0.ACLR
reset => regOut[21]~reg0.ACLR
reset => regOut[22]~reg0.ACLR
reset => regOut[23]~reg0.ACLR
reset => regOut[24]~reg0.ACLR
reset => regOut[25]~reg0.ACLR
reset => regOut[26]~reg0.ACLR
reset => regOut[27]~reg0.ACLR
reset => regOut[28]~reg0.ACLR
reset => regOut[29]~reg0.ACLR
reset => regOut[30]~reg0.ACLR
reset => regOut[31]~reg0.ACLR
regOut[0] <= regOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[1] <= regOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[2] <= regOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[3] <= regOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[4] <= regOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[5] <= regOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[6] <= regOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[7] <= regOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[8] <= regOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[9] <= regOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[10] <= regOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[11] <= regOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[12] <= regOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[13] <= regOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[14] <= regOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[15] <= regOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[16] <= regOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[17] <= regOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[18] <= regOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[19] <= regOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[20] <= regOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[21] <= regOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[22] <= regOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[23] <= regOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[24] <= regOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[25] <= regOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[26] <= regOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[27] <= regOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[28] <= regOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[29] <= regOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[30] <= regOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[31] <= regOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Register:imm
regIn[0] => regOut[0]~reg0.DATAIN
regIn[1] => regOut[1]~reg0.DATAIN
regIn[2] => regOut[2]~reg0.DATAIN
regIn[3] => regOut[3]~reg0.DATAIN
regIn[4] => regOut[4]~reg0.DATAIN
regIn[5] => regOut[5]~reg0.DATAIN
regIn[6] => regOut[6]~reg0.DATAIN
regIn[7] => regOut[7]~reg0.DATAIN
regIn[8] => regOut[8]~reg0.DATAIN
regIn[9] => regOut[9]~reg0.DATAIN
regIn[10] => regOut[10]~reg0.DATAIN
regIn[11] => regOut[11]~reg0.DATAIN
regIn[12] => regOut[12]~reg0.DATAIN
regIn[13] => regOut[13]~reg0.DATAIN
regIn[14] => regOut[14]~reg0.DATAIN
regIn[15] => regOut[15]~reg0.DATAIN
regIn[16] => regOut[16]~reg0.DATAIN
regIn[17] => regOut[17]~reg0.DATAIN
regIn[18] => regOut[18]~reg0.DATAIN
regIn[19] => regOut[19]~reg0.DATAIN
regIn[20] => regOut[20]~reg0.DATAIN
regIn[21] => regOut[21]~reg0.DATAIN
regIn[22] => regOut[22]~reg0.DATAIN
regIn[23] => regOut[23]~reg0.DATAIN
regIn[24] => regOut[24]~reg0.DATAIN
regIn[25] => regOut[25]~reg0.DATAIN
regIn[26] => regOut[26]~reg0.DATAIN
regIn[27] => regOut[27]~reg0.DATAIN
regIn[28] => regOut[28]~reg0.DATAIN
regIn[29] => regOut[29]~reg0.DATAIN
regIn[30] => regOut[30]~reg0.DATAIN
regIn[31] => regOut[31]~reg0.DATAIN
clock => regOut[0]~reg0.CLK
clock => regOut[1]~reg0.CLK
clock => regOut[2]~reg0.CLK
clock => regOut[3]~reg0.CLK
clock => regOut[4]~reg0.CLK
clock => regOut[5]~reg0.CLK
clock => regOut[6]~reg0.CLK
clock => regOut[7]~reg0.CLK
clock => regOut[8]~reg0.CLK
clock => regOut[9]~reg0.CLK
clock => regOut[10]~reg0.CLK
clock => regOut[11]~reg0.CLK
clock => regOut[12]~reg0.CLK
clock => regOut[13]~reg0.CLK
clock => regOut[14]~reg0.CLK
clock => regOut[15]~reg0.CLK
clock => regOut[16]~reg0.CLK
clock => regOut[17]~reg0.CLK
clock => regOut[18]~reg0.CLK
clock => regOut[19]~reg0.CLK
clock => regOut[20]~reg0.CLK
clock => regOut[21]~reg0.CLK
clock => regOut[22]~reg0.CLK
clock => regOut[23]~reg0.CLK
clock => regOut[24]~reg0.CLK
clock => regOut[25]~reg0.CLK
clock => regOut[26]~reg0.CLK
clock => regOut[27]~reg0.CLK
clock => regOut[28]~reg0.CLK
clock => regOut[29]~reg0.CLK
clock => regOut[30]~reg0.CLK
clock => regOut[31]~reg0.CLK
reset => regOut[0]~reg0.ACLR
reset => regOut[1]~reg0.ACLR
reset => regOut[2]~reg0.ACLR
reset => regOut[3]~reg0.ACLR
reset => regOut[4]~reg0.ACLR
reset => regOut[5]~reg0.ACLR
reset => regOut[6]~reg0.ACLR
reset => regOut[7]~reg0.ACLR
reset => regOut[8]~reg0.ACLR
reset => regOut[9]~reg0.ACLR
reset => regOut[10]~reg0.ACLR
reset => regOut[11]~reg0.ACLR
reset => regOut[12]~reg0.ACLR
reset => regOut[13]~reg0.ACLR
reset => regOut[14]~reg0.ACLR
reset => regOut[15]~reg0.ACLR
reset => regOut[16]~reg0.ACLR
reset => regOut[17]~reg0.ACLR
reset => regOut[18]~reg0.ACLR
reset => regOut[19]~reg0.ACLR
reset => regOut[20]~reg0.ACLR
reset => regOut[21]~reg0.ACLR
reset => regOut[22]~reg0.ACLR
reset => regOut[23]~reg0.ACLR
reset => regOut[24]~reg0.ACLR
reset => regOut[25]~reg0.ACLR
reset => regOut[26]~reg0.ACLR
reset => regOut[27]~reg0.ACLR
reset => regOut[28]~reg0.ACLR
reset => regOut[29]~reg0.ACLR
reset => regOut[30]~reg0.ACLR
reset => regOut[31]~reg0.ACLR
regOut[0] <= regOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[1] <= regOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[2] <= regOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[3] <= regOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[4] <= regOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[5] <= regOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[6] <= regOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[7] <= regOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[8] <= regOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[9] <= regOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[10] <= regOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[11] <= regOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[12] <= regOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[13] <= regOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[14] <= regOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[15] <= regOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[16] <= regOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[17] <= regOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[18] <= regOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[19] <= regOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[20] <= regOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[21] <= regOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[22] <= regOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[23] <= regOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[24] <= regOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[25] <= regOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[26] <= regOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[27] <= regOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[28] <= regOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[29] <= regOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[30] <= regOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[31] <= regOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux:mux1
muxInA[0] => muxOut.DATAA
muxInA[1] => muxOut.DATAA
muxInA[2] => muxOut.DATAA
muxInA[3] => muxOut.DATAA
muxInA[4] => muxOut.DATAA
muxInA[5] => muxOut.DATAA
muxInA[6] => muxOut.DATAA
muxInA[7] => muxOut.DATAA
muxInA[8] => muxOut.DATAA
muxInA[9] => muxOut.DATAA
muxInA[10] => muxOut.DATAA
muxInA[11] => muxOut.DATAA
muxInA[12] => muxOut.DATAA
muxInA[13] => muxOut.DATAA
muxInA[14] => muxOut.DATAA
muxInA[15] => muxOut.DATAA
muxInA[16] => muxOut.DATAA
muxInA[17] => muxOut.DATAA
muxInA[18] => muxOut.DATAA
muxInA[19] => muxOut.DATAA
muxInA[20] => muxOut.DATAA
muxInA[21] => muxOut.DATAA
muxInA[22] => muxOut.DATAA
muxInA[23] => muxOut.DATAA
muxInA[24] => muxOut.DATAA
muxInA[25] => muxOut.DATAA
muxInA[26] => muxOut.DATAA
muxInA[27] => muxOut.DATAA
muxInA[28] => muxOut.DATAA
muxInA[29] => muxOut.DATAA
muxInA[30] => muxOut.DATAA
muxInA[31] => muxOut.DATAA
muxInB[0] => muxOut.DATAB
muxInB[1] => muxOut.DATAB
muxInB[2] => muxOut.DATAB
muxInB[3] => muxOut.DATAB
muxInB[4] => muxOut.DATAB
muxInB[5] => muxOut.DATAB
muxInB[6] => muxOut.DATAB
muxInB[7] => muxOut.DATAB
muxInB[8] => muxOut.DATAB
muxInB[9] => muxOut.DATAB
muxInB[10] => muxOut.DATAB
muxInB[11] => muxOut.DATAB
muxInB[12] => muxOut.DATAB
muxInB[13] => muxOut.DATAB
muxInB[14] => muxOut.DATAB
muxInB[15] => muxOut.DATAB
muxInB[16] => muxOut.DATAB
muxInB[17] => muxOut.DATAB
muxInB[18] => muxOut.DATAB
muxInB[19] => muxOut.DATAB
muxInB[20] => muxOut.DATAB
muxInB[21] => muxOut.DATAB
muxInB[22] => muxOut.DATAB
muxInB[23] => muxOut.DATAB
muxInB[24] => muxOut.DATAB
muxInB[25] => muxOut.DATAB
muxInB[26] => muxOut.DATAB
muxInB[27] => muxOut.DATAB
muxInB[28] => muxOut.DATAB
muxInB[29] => muxOut.DATAB
muxInB[30] => muxOut.DATAB
muxInB[31] => muxOut.DATAB
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
muxOut[0] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[1] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[2] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[3] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[4] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[5] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[6] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[7] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[8] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[9] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[10] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[11] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[12] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[13] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[14] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[15] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[16] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[17] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[18] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[19] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[20] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[21] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[22] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[23] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[24] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[25] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[26] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[27] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[28] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[29] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[30] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[31] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ALU:alu1
clock2 => clock2.IN1
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
reset => ULAout.OUTPUTSELECT
ULAops[0] => Mux0.IN9
ULAops[0] => Mux1.IN9
ULAops[0] => Mux2.IN9
ULAops[0] => Mux3.IN9
ULAops[0] => Mux4.IN9
ULAops[0] => Mux5.IN9
ULAops[0] => Mux6.IN9
ULAops[0] => Mux7.IN9
ULAops[0] => Mux8.IN9
ULAops[0] => Mux9.IN9
ULAops[0] => Mux10.IN9
ULAops[0] => Mux11.IN9
ULAops[0] => Mux12.IN9
ULAops[0] => Mux13.IN9
ULAops[0] => Mux14.IN9
ULAops[0] => Mux15.IN9
ULAops[0] => Mux16.IN9
ULAops[0] => Mux17.IN9
ULAops[0] => Mux18.IN9
ULAops[0] => Mux19.IN9
ULAops[0] => Mux20.IN9
ULAops[0] => Mux21.IN9
ULAops[0] => Mux22.IN9
ULAops[0] => Mux23.IN9
ULAops[0] => Mux24.IN9
ULAops[0] => Mux25.IN9
ULAops[0] => Mux26.IN9
ULAops[0] => Mux27.IN9
ULAops[0] => Mux28.IN9
ULAops[0] => Mux29.IN9
ULAops[0] => Mux30.IN9
ULAops[0] => Mux31.IN9
ULAops[0] => Equal0.IN1
ULAops[1] => Mux0.IN8
ULAops[1] => Mux1.IN8
ULAops[1] => Mux2.IN8
ULAops[1] => Mux3.IN8
ULAops[1] => Mux4.IN8
ULAops[1] => Mux5.IN8
ULAops[1] => Mux6.IN8
ULAops[1] => Mux7.IN8
ULAops[1] => Mux8.IN8
ULAops[1] => Mux9.IN8
ULAops[1] => Mux10.IN8
ULAops[1] => Mux11.IN8
ULAops[1] => Mux12.IN8
ULAops[1] => Mux13.IN8
ULAops[1] => Mux14.IN8
ULAops[1] => Mux15.IN8
ULAops[1] => Mux16.IN8
ULAops[1] => Mux17.IN8
ULAops[1] => Mux18.IN8
ULAops[1] => Mux19.IN8
ULAops[1] => Mux20.IN8
ULAops[1] => Mux21.IN8
ULAops[1] => Mux22.IN8
ULAops[1] => Mux23.IN8
ULAops[1] => Mux24.IN8
ULAops[1] => Mux25.IN8
ULAops[1] => Mux26.IN8
ULAops[1] => Mux27.IN8
ULAops[1] => Mux28.IN8
ULAops[1] => Mux29.IN8
ULAops[1] => Mux30.IN8
ULAops[1] => Mux31.IN8
ULAops[1] => Equal0.IN0
ULAops[2] => Mux0.IN7
ULAops[2] => Mux1.IN7
ULAops[2] => Mux2.IN7
ULAops[2] => Mux3.IN7
ULAops[2] => Mux4.IN7
ULAops[2] => Mux5.IN7
ULAops[2] => Mux6.IN7
ULAops[2] => Mux7.IN7
ULAops[2] => Mux8.IN7
ULAops[2] => Mux9.IN7
ULAops[2] => Mux10.IN7
ULAops[2] => Mux11.IN7
ULAops[2] => Mux12.IN7
ULAops[2] => Mux13.IN7
ULAops[2] => Mux14.IN7
ULAops[2] => Mux15.IN7
ULAops[2] => Mux16.IN7
ULAops[2] => Mux17.IN7
ULAops[2] => Mux18.IN7
ULAops[2] => Mux19.IN7
ULAops[2] => Mux20.IN7
ULAops[2] => Mux21.IN7
ULAops[2] => Mux22.IN7
ULAops[2] => Mux23.IN7
ULAops[2] => Mux24.IN7
ULAops[2] => Mux25.IN7
ULAops[2] => Mux26.IN7
ULAops[2] => Mux27.IN7
ULAops[2] => Mux28.IN7
ULAops[2] => Mux29.IN7
ULAops[2] => Mux30.IN7
ULAops[2] => Mux31.IN7
ULAops[2] => Equal0.IN31
ULAa[0] => ULAa[0].IN1
ULAa[1] => ULAa[1].IN1
ULAa[2] => ULAa[2].IN1
ULAa[3] => ULAa[3].IN1
ULAa[4] => ULAa[4].IN1
ULAa[5] => ULAa[5].IN1
ULAa[6] => ULAa[6].IN1
ULAa[7] => ULAa[7].IN1
ULAa[8] => ULAa[8].IN1
ULAa[9] => ULAa[9].IN1
ULAa[10] => ULAa[10].IN1
ULAa[11] => ULAa[11].IN1
ULAa[12] => ULAa[12].IN1
ULAa[13] => ULAa[13].IN1
ULAa[14] => ULAa[14].IN1
ULAa[15] => ULAa[15].IN1
ULAa[16] => Add0.IN16
ULAa[16] => Add1.IN48
ULAa[16] => ULAout.IN0
ULAa[16] => ULAout.IN0
ULAa[16] => Equal1.IN15
ULAa[16] => oldULAa[16].DATAIN
ULAa[17] => Add0.IN15
ULAa[17] => Add1.IN47
ULAa[17] => ULAout.IN0
ULAa[17] => ULAout.IN0
ULAa[17] => Equal1.IN14
ULAa[17] => oldULAa[17].DATAIN
ULAa[18] => Add0.IN14
ULAa[18] => Add1.IN46
ULAa[18] => ULAout.IN0
ULAa[18] => ULAout.IN0
ULAa[18] => Equal1.IN13
ULAa[18] => oldULAa[18].DATAIN
ULAa[19] => Add0.IN13
ULAa[19] => Add1.IN45
ULAa[19] => ULAout.IN0
ULAa[19] => ULAout.IN0
ULAa[19] => Equal1.IN12
ULAa[19] => oldULAa[19].DATAIN
ULAa[20] => Add0.IN12
ULAa[20] => Add1.IN44
ULAa[20] => ULAout.IN0
ULAa[20] => ULAout.IN0
ULAa[20] => Equal1.IN11
ULAa[20] => oldULAa[20].DATAIN
ULAa[21] => Add0.IN11
ULAa[21] => Add1.IN43
ULAa[21] => ULAout.IN0
ULAa[21] => ULAout.IN0
ULAa[21] => Equal1.IN10
ULAa[21] => oldULAa[21].DATAIN
ULAa[22] => Add0.IN10
ULAa[22] => Add1.IN42
ULAa[22] => ULAout.IN0
ULAa[22] => ULAout.IN0
ULAa[22] => Equal1.IN9
ULAa[22] => oldULAa[22].DATAIN
ULAa[23] => Add0.IN9
ULAa[23] => Add1.IN41
ULAa[23] => ULAout.IN0
ULAa[23] => ULAout.IN0
ULAa[23] => Equal1.IN8
ULAa[23] => oldULAa[23].DATAIN
ULAa[24] => Add0.IN8
ULAa[24] => Add1.IN40
ULAa[24] => ULAout.IN0
ULAa[24] => ULAout.IN0
ULAa[24] => Equal1.IN7
ULAa[24] => oldULAa[24].DATAIN
ULAa[25] => Add0.IN7
ULAa[25] => Add1.IN39
ULAa[25] => ULAout.IN0
ULAa[25] => ULAout.IN0
ULAa[25] => Equal1.IN6
ULAa[25] => oldULAa[25].DATAIN
ULAa[26] => Add0.IN6
ULAa[26] => Add1.IN38
ULAa[26] => ULAout.IN0
ULAa[26] => ULAout.IN0
ULAa[26] => Equal1.IN5
ULAa[26] => oldULAa[26].DATAIN
ULAa[27] => Add0.IN5
ULAa[27] => Add1.IN37
ULAa[27] => ULAout.IN0
ULAa[27] => ULAout.IN0
ULAa[27] => Equal1.IN4
ULAa[27] => oldULAa[27].DATAIN
ULAa[28] => Add0.IN4
ULAa[28] => Add1.IN36
ULAa[28] => ULAout.IN0
ULAa[28] => ULAout.IN0
ULAa[28] => Equal1.IN3
ULAa[28] => oldULAa[28].DATAIN
ULAa[29] => Add0.IN3
ULAa[29] => Add1.IN35
ULAa[29] => ULAout.IN0
ULAa[29] => ULAout.IN0
ULAa[29] => Equal1.IN2
ULAa[29] => oldULAa[29].DATAIN
ULAa[30] => Add0.IN2
ULAa[30] => Add1.IN34
ULAa[30] => ULAout.IN0
ULAa[30] => ULAout.IN0
ULAa[30] => Equal1.IN1
ULAa[30] => oldULAa[30].DATAIN
ULAa[31] => Add0.IN1
ULAa[31] => Add1.IN33
ULAa[31] => ULAout.IN0
ULAa[31] => ULAout.IN0
ULAa[31] => Equal1.IN0
ULAa[31] => oldULAa[31].DATAIN
ULAb[0] => ULAb[0].IN1
ULAb[1] => ULAb[1].IN1
ULAb[2] => ULAb[2].IN1
ULAb[3] => ULAb[3].IN1
ULAb[4] => ULAb[4].IN1
ULAb[5] => ULAb[5].IN1
ULAb[6] => ULAb[6].IN1
ULAb[7] => ULAb[7].IN1
ULAb[8] => ULAb[8].IN1
ULAb[9] => ULAb[9].IN1
ULAb[10] => ULAb[10].IN1
ULAb[11] => ULAb[11].IN1
ULAb[12] => ULAb[12].IN1
ULAb[13] => ULAb[13].IN1
ULAb[14] => ULAb[14].IN1
ULAb[15] => ULAb[15].IN1
ULAb[16] => Add0.IN48
ULAb[16] => ULAout.IN1
ULAb[16] => ULAout.IN1
ULAb[16] => Equal2.IN15
ULAb[16] => oldULAb[16].DATAIN
ULAb[16] => Add1.IN16
ULAb[17] => Add0.IN47
ULAb[17] => ULAout.IN1
ULAb[17] => ULAout.IN1
ULAb[17] => Equal2.IN14
ULAb[17] => oldULAb[17].DATAIN
ULAb[17] => Add1.IN15
ULAb[18] => Add0.IN46
ULAb[18] => ULAout.IN1
ULAb[18] => ULAout.IN1
ULAb[18] => Equal2.IN13
ULAb[18] => oldULAb[18].DATAIN
ULAb[18] => Add1.IN14
ULAb[19] => Add0.IN45
ULAb[19] => ULAout.IN1
ULAb[19] => ULAout.IN1
ULAb[19] => Equal2.IN12
ULAb[19] => oldULAb[19].DATAIN
ULAb[19] => Add1.IN13
ULAb[20] => Add0.IN44
ULAb[20] => ULAout.IN1
ULAb[20] => ULAout.IN1
ULAb[20] => Equal2.IN11
ULAb[20] => oldULAb[20].DATAIN
ULAb[20] => Add1.IN12
ULAb[21] => Add0.IN43
ULAb[21] => ULAout.IN1
ULAb[21] => ULAout.IN1
ULAb[21] => Equal2.IN10
ULAb[21] => oldULAb[21].DATAIN
ULAb[21] => Add1.IN11
ULAb[22] => Add0.IN42
ULAb[22] => ULAout.IN1
ULAb[22] => ULAout.IN1
ULAb[22] => Equal2.IN9
ULAb[22] => oldULAb[22].DATAIN
ULAb[22] => Add1.IN10
ULAb[23] => Add0.IN41
ULAb[23] => ULAout.IN1
ULAb[23] => ULAout.IN1
ULAb[23] => Equal2.IN8
ULAb[23] => oldULAb[23].DATAIN
ULAb[23] => Add1.IN9
ULAb[24] => Add0.IN40
ULAb[24] => ULAout.IN1
ULAb[24] => ULAout.IN1
ULAb[24] => Equal2.IN7
ULAb[24] => oldULAb[24].DATAIN
ULAb[24] => Add1.IN8
ULAb[25] => Add0.IN39
ULAb[25] => ULAout.IN1
ULAb[25] => ULAout.IN1
ULAb[25] => Equal2.IN6
ULAb[25] => oldULAb[25].DATAIN
ULAb[25] => Add1.IN7
ULAb[26] => Add0.IN38
ULAb[26] => ULAout.IN1
ULAb[26] => ULAout.IN1
ULAb[26] => Equal2.IN5
ULAb[26] => oldULAb[26].DATAIN
ULAb[26] => Add1.IN6
ULAb[27] => Add0.IN37
ULAb[27] => ULAout.IN1
ULAb[27] => ULAout.IN1
ULAb[27] => Equal2.IN4
ULAb[27] => oldULAb[27].DATAIN
ULAb[27] => Add1.IN5
ULAb[28] => Add0.IN36
ULAb[28] => ULAout.IN1
ULAb[28] => ULAout.IN1
ULAb[28] => Equal2.IN3
ULAb[28] => oldULAb[28].DATAIN
ULAb[28] => Add1.IN4
ULAb[29] => Add0.IN35
ULAb[29] => ULAout.IN1
ULAb[29] => ULAout.IN1
ULAb[29] => Equal2.IN2
ULAb[29] => oldULAb[29].DATAIN
ULAb[29] => Add1.IN3
ULAb[30] => Add0.IN34
ULAb[30] => ULAout.IN1
ULAb[30] => ULAout.IN1
ULAb[30] => Equal2.IN1
ULAb[30] => oldULAb[30].DATAIN
ULAb[30] => Add1.IN2
ULAb[31] => Add0.IN33
ULAb[31] => ULAout.IN1
ULAb[31] => ULAout.IN1
ULAb[31] => Equal2.IN0
ULAb[31] => oldULAb[31].DATAIN
ULAb[31] => Add1.IN1
ULAout[0] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[1] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[2] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[3] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[4] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[5] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[6] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[7] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[8] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[9] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[10] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[11] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[12] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[13] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[14] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[15] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[16] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[17] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[18] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[19] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[20] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[21] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[22] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[23] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[24] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[25] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[26] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[27] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[28] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[29] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[30] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE
ULAout[31] <= ULAout.DB_MAX_OUTPUT_PORT_TYPE


|cpu|ALU:alu1|Multiplier:multiplier_1
start => always0.IN1
clockMul => done~reg0.CLK
clockMul => produto[0]~reg0.CLK
clockMul => produto[1]~reg0.CLK
clockMul => produto[2]~reg0.CLK
clockMul => produto[3]~reg0.CLK
clockMul => produto[4]~reg0.CLK
clockMul => produto[5]~reg0.CLK
clockMul => produto[6]~reg0.CLK
clockMul => produto[7]~reg0.CLK
clockMul => produto[8]~reg0.CLK
clockMul => produto[9]~reg0.CLK
clockMul => produto[10]~reg0.CLK
clockMul => produto[11]~reg0.CLK
clockMul => produto[12]~reg0.CLK
clockMul => produto[13]~reg0.CLK
clockMul => produto[14]~reg0.CLK
clockMul => produto[15]~reg0.CLK
clockMul => produto[16]~reg0.CLK
clockMul => produto[17]~reg0.CLK
clockMul => produto[18]~reg0.CLK
clockMul => produto[19]~reg0.CLK
clockMul => produto[20]~reg0.CLK
clockMul => produto[21]~reg0.CLK
clockMul => produto[22]~reg0.CLK
clockMul => produto[23]~reg0.CLK
clockMul => produto[24]~reg0.CLK
clockMul => produto[25]~reg0.CLK
clockMul => produto[26]~reg0.CLK
clockMul => produto[27]~reg0.CLK
clockMul => produto[28]~reg0.CLK
clockMul => produto[29]~reg0.CLK
clockMul => produto[30]~reg0.CLK
clockMul => produto[31]~reg0.CLK
clockMul => register[0].CLK
clockMul => register[1].CLK
clockMul => register[2].CLK
clockMul => register[3].CLK
clockMul => register[4].CLK
clockMul => register[5].CLK
clockMul => register[6].CLK
clockMul => register[7].CLK
clockMul => register[8].CLK
clockMul => register[9].CLK
clockMul => register[10].CLK
clockMul => register[11].CLK
clockMul => register[12].CLK
clockMul => register[13].CLK
clockMul => register[14].CLK
clockMul => register[15].CLK
clockMul => register[16].CLK
clockMul => register[17].CLK
clockMul => register[18].CLK
clockMul => register[19].CLK
clockMul => register[20].CLK
clockMul => register[21].CLK
clockMul => register[22].CLK
clockMul => register[23].CLK
clockMul => register[24].CLK
clockMul => register[25].CLK
clockMul => register[26].CLK
clockMul => register[27].CLK
clockMul => register[28].CLK
clockMul => register[29].CLK
clockMul => register[30].CLK
clockMul => register[31].CLK
clockMul => register[32].CLK
clockMul => count[0].CLK
clockMul => count[1].CLK
clockMul => count[2].CLK
clockMul => count[3].CLK
clockMul => count[4].CLK
clockMul => count[5].CLK
clockMul => count[6].CLK
clockMul => count[7].CLK
clockMul => count[8].CLK
clockMul => count[9].CLK
clockMul => count[10].CLK
clockMul => count[11].CLK
clockMul => count[12].CLK
clockMul => count[13].CLK
clockMul => count[14].CLK
clockMul => count[15].CLK
clockMul => count[16].CLK
clockMul => count[17].CLK
clockMul => count[18].CLK
clockMul => count[19].CLK
clockMul => count[20].CLK
clockMul => count[21].CLK
clockMul => count[22].CLK
clockMul => count[23].CLK
clockMul => count[24].CLK
clockMul => count[25].CLK
clockMul => count[26].CLK
clockMul => count[27].CLK
clockMul => count[28].CLK
clockMul => count[29].CLK
clockMul => count[30].CLK
clockMul => count[31].CLK
clockMul => load.CLK
clockMul => estado[0].CLK
clockMul => estado[1].CLK
clockMul => estado[2].CLK
clockMul => estado[3].CLK
clockMul => estado[4].CLK
clockMul => estado[5].CLK
clockMul => estado[6].CLK
clockMul => estado[7].CLK
clockMul => estado[8].CLK
clockMul => estado[9].CLK
clockMul => estado[10].CLK
clockMul => estado[11].CLK
clockMul => estado[12].CLK
clockMul => estado[13].CLK
clockMul => estado[14].CLK
clockMul => estado[15].CLK
clockMul => estado[16].CLK
clockMul => estado[17].CLK
clockMul => estado[18].CLK
clockMul => estado[19].CLK
clockMul => estado[20].CLK
clockMul => estado[21].CLK
clockMul => estado[22].CLK
clockMul => estado[23].CLK
clockMul => estado[24].CLK
clockMul => estado[25].CLK
clockMul => estado[26].CLK
clockMul => estado[27].CLK
clockMul => estado[28].CLK
clockMul => estado[29].CLK
clockMul => estado[30].CLK
clockMul => estado[31].CLK
mult1[0] => Add0.IN32
mult1[1] => Add0.IN31
mult1[2] => Add0.IN30
mult1[3] => Add0.IN29
mult1[4] => Add0.IN28
mult1[5] => Add0.IN27
mult1[6] => Add0.IN26
mult1[7] => Add0.IN25
mult1[8] => Add0.IN24
mult1[9] => Add0.IN23
mult1[10] => Add0.IN22
mult1[11] => Add0.IN21
mult1[12] => Add0.IN20
mult1[13] => Add0.IN19
mult1[14] => Add0.IN18
mult1[15] => Add0.IN17
mult2[0] => register.DATAB
mult2[1] => register.DATAB
mult2[2] => register.DATAB
mult2[3] => register.DATAB
mult2[4] => register.DATAB
mult2[5] => register.DATAB
mult2[6] => register.DATAB
mult2[7] => register.DATAB
mult2[8] => register.DATAB
mult2[9] => register.DATAB
mult2[10] => register.DATAB
mult2[11] => register.DATAB
mult2[12] => register.DATAB
mult2[13] => register.DATAB
mult2[14] => register.DATAB
mult2[15] => register.DATAB
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[0] <= produto[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[1] <= produto[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[2] <= produto[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[3] <= produto[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[4] <= produto[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[5] <= produto[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[6] <= produto[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[7] <= produto[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[8] <= produto[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[9] <= produto[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[10] <= produto[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[11] <= produto[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[12] <= produto[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[13] <= produto[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[14] <= produto[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[15] <= produto[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[16] <= produto[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[17] <= produto[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[18] <= produto[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[19] <= produto[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[20] <= produto[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[21] <= produto[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[22] <= produto[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[23] <= produto[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[24] <= produto[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[25] <= produto[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[26] <= produto[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[27] <= produto[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[28] <= produto[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[29] <= produto[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[30] <= produto[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
produto[31] <= produto[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Register:D1
regIn[0] => regOut[0]~reg0.DATAIN
regIn[1] => regOut[1]~reg0.DATAIN
regIn[2] => regOut[2]~reg0.DATAIN
regIn[3] => regOut[3]~reg0.DATAIN
regIn[4] => regOut[4]~reg0.DATAIN
regIn[5] => regOut[5]~reg0.DATAIN
regIn[6] => regOut[6]~reg0.DATAIN
regIn[7] => regOut[7]~reg0.DATAIN
regIn[8] => regOut[8]~reg0.DATAIN
regIn[9] => regOut[9]~reg0.DATAIN
regIn[10] => regOut[10]~reg0.DATAIN
regIn[11] => regOut[11]~reg0.DATAIN
regIn[12] => regOut[12]~reg0.DATAIN
regIn[13] => regOut[13]~reg0.DATAIN
regIn[14] => regOut[14]~reg0.DATAIN
regIn[15] => regOut[15]~reg0.DATAIN
regIn[16] => regOut[16]~reg0.DATAIN
regIn[17] => regOut[17]~reg0.DATAIN
regIn[18] => regOut[18]~reg0.DATAIN
regIn[19] => regOut[19]~reg0.DATAIN
regIn[20] => regOut[20]~reg0.DATAIN
regIn[21] => regOut[21]~reg0.DATAIN
regIn[22] => regOut[22]~reg0.DATAIN
regIn[23] => regOut[23]~reg0.DATAIN
regIn[24] => regOut[24]~reg0.DATAIN
regIn[25] => regOut[25]~reg0.DATAIN
regIn[26] => regOut[26]~reg0.DATAIN
regIn[27] => regOut[27]~reg0.DATAIN
regIn[28] => regOut[28]~reg0.DATAIN
regIn[29] => regOut[29]~reg0.DATAIN
regIn[30] => regOut[30]~reg0.DATAIN
regIn[31] => regOut[31]~reg0.DATAIN
clock => regOut[0]~reg0.CLK
clock => regOut[1]~reg0.CLK
clock => regOut[2]~reg0.CLK
clock => regOut[3]~reg0.CLK
clock => regOut[4]~reg0.CLK
clock => regOut[5]~reg0.CLK
clock => regOut[6]~reg0.CLK
clock => regOut[7]~reg0.CLK
clock => regOut[8]~reg0.CLK
clock => regOut[9]~reg0.CLK
clock => regOut[10]~reg0.CLK
clock => regOut[11]~reg0.CLK
clock => regOut[12]~reg0.CLK
clock => regOut[13]~reg0.CLK
clock => regOut[14]~reg0.CLK
clock => regOut[15]~reg0.CLK
clock => regOut[16]~reg0.CLK
clock => regOut[17]~reg0.CLK
clock => regOut[18]~reg0.CLK
clock => regOut[19]~reg0.CLK
clock => regOut[20]~reg0.CLK
clock => regOut[21]~reg0.CLK
clock => regOut[22]~reg0.CLK
clock => regOut[23]~reg0.CLK
clock => regOut[24]~reg0.CLK
clock => regOut[25]~reg0.CLK
clock => regOut[26]~reg0.CLK
clock => regOut[27]~reg0.CLK
clock => regOut[28]~reg0.CLK
clock => regOut[29]~reg0.CLK
clock => regOut[30]~reg0.CLK
clock => regOut[31]~reg0.CLK
reset => regOut[0]~reg0.ACLR
reset => regOut[1]~reg0.ACLR
reset => regOut[2]~reg0.ACLR
reset => regOut[3]~reg0.ACLR
reset => regOut[4]~reg0.ACLR
reset => regOut[5]~reg0.ACLR
reset => regOut[6]~reg0.ACLR
reset => regOut[7]~reg0.ACLR
reset => regOut[8]~reg0.ACLR
reset => regOut[9]~reg0.ACLR
reset => regOut[10]~reg0.ACLR
reset => regOut[11]~reg0.ACLR
reset => regOut[12]~reg0.ACLR
reset => regOut[13]~reg0.ACLR
reset => regOut[14]~reg0.ACLR
reset => regOut[15]~reg0.ACLR
reset => regOut[16]~reg0.ACLR
reset => regOut[17]~reg0.ACLR
reset => regOut[18]~reg0.ACLR
reset => regOut[19]~reg0.ACLR
reset => regOut[20]~reg0.ACLR
reset => regOut[21]~reg0.ACLR
reset => regOut[22]~reg0.ACLR
reset => regOut[23]~reg0.ACLR
reset => regOut[24]~reg0.ACLR
reset => regOut[25]~reg0.ACLR
reset => regOut[26]~reg0.ACLR
reset => regOut[27]~reg0.ACLR
reset => regOut[28]~reg0.ACLR
reset => regOut[29]~reg0.ACLR
reset => regOut[30]~reg0.ACLR
reset => regOut[31]~reg0.ACLR
regOut[0] <= regOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[1] <= regOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[2] <= regOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[3] <= regOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[4] <= regOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[5] <= regOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[6] <= regOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[7] <= regOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[8] <= regOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[9] <= regOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[10] <= regOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[11] <= regOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[12] <= regOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[13] <= regOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[14] <= regOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[15] <= regOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[16] <= regOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[17] <= regOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[18] <= regOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[19] <= regOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[20] <= regOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[21] <= regOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[22] <= regOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[23] <= regOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[24] <= regOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[25] <= regOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[26] <= regOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[27] <= regOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[28] <= regOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[29] <= regOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[30] <= regOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[31] <= regOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Register:B
regIn[0] => regOut[0]~reg0.DATAIN
regIn[1] => regOut[1]~reg0.DATAIN
regIn[2] => regOut[2]~reg0.DATAIN
regIn[3] => regOut[3]~reg0.DATAIN
regIn[4] => regOut[4]~reg0.DATAIN
regIn[5] => regOut[5]~reg0.DATAIN
regIn[6] => regOut[6]~reg0.DATAIN
regIn[7] => regOut[7]~reg0.DATAIN
regIn[8] => regOut[8]~reg0.DATAIN
regIn[9] => regOut[9]~reg0.DATAIN
regIn[10] => regOut[10]~reg0.DATAIN
regIn[11] => regOut[11]~reg0.DATAIN
regIn[12] => regOut[12]~reg0.DATAIN
regIn[13] => regOut[13]~reg0.DATAIN
regIn[14] => regOut[14]~reg0.DATAIN
regIn[15] => regOut[15]~reg0.DATAIN
regIn[16] => regOut[16]~reg0.DATAIN
regIn[17] => regOut[17]~reg0.DATAIN
regIn[18] => regOut[18]~reg0.DATAIN
regIn[19] => regOut[19]~reg0.DATAIN
regIn[20] => regOut[20]~reg0.DATAIN
regIn[21] => regOut[21]~reg0.DATAIN
regIn[22] => regOut[22]~reg0.DATAIN
regIn[23] => regOut[23]~reg0.DATAIN
regIn[24] => regOut[24]~reg0.DATAIN
regIn[25] => regOut[25]~reg0.DATAIN
regIn[26] => regOut[26]~reg0.DATAIN
regIn[27] => regOut[27]~reg0.DATAIN
regIn[28] => regOut[28]~reg0.DATAIN
regIn[29] => regOut[29]~reg0.DATAIN
regIn[30] => regOut[30]~reg0.DATAIN
regIn[31] => regOut[31]~reg0.DATAIN
clock => regOut[0]~reg0.CLK
clock => regOut[1]~reg0.CLK
clock => regOut[2]~reg0.CLK
clock => regOut[3]~reg0.CLK
clock => regOut[4]~reg0.CLK
clock => regOut[5]~reg0.CLK
clock => regOut[6]~reg0.CLK
clock => regOut[7]~reg0.CLK
clock => regOut[8]~reg0.CLK
clock => regOut[9]~reg0.CLK
clock => regOut[10]~reg0.CLK
clock => regOut[11]~reg0.CLK
clock => regOut[12]~reg0.CLK
clock => regOut[13]~reg0.CLK
clock => regOut[14]~reg0.CLK
clock => regOut[15]~reg0.CLK
clock => regOut[16]~reg0.CLK
clock => regOut[17]~reg0.CLK
clock => regOut[18]~reg0.CLK
clock => regOut[19]~reg0.CLK
clock => regOut[20]~reg0.CLK
clock => regOut[21]~reg0.CLK
clock => regOut[22]~reg0.CLK
clock => regOut[23]~reg0.CLK
clock => regOut[24]~reg0.CLK
clock => regOut[25]~reg0.CLK
clock => regOut[26]~reg0.CLK
clock => regOut[27]~reg0.CLK
clock => regOut[28]~reg0.CLK
clock => regOut[29]~reg0.CLK
clock => regOut[30]~reg0.CLK
clock => regOut[31]~reg0.CLK
reset => regOut[0]~reg0.ACLR
reset => regOut[1]~reg0.ACLR
reset => regOut[2]~reg0.ACLR
reset => regOut[3]~reg0.ACLR
reset => regOut[4]~reg0.ACLR
reset => regOut[5]~reg0.ACLR
reset => regOut[6]~reg0.ACLR
reset => regOut[7]~reg0.ACLR
reset => regOut[8]~reg0.ACLR
reset => regOut[9]~reg0.ACLR
reset => regOut[10]~reg0.ACLR
reset => regOut[11]~reg0.ACLR
reset => regOut[12]~reg0.ACLR
reset => regOut[13]~reg0.ACLR
reset => regOut[14]~reg0.ACLR
reset => regOut[15]~reg0.ACLR
reset => regOut[16]~reg0.ACLR
reset => regOut[17]~reg0.ACLR
reset => regOut[18]~reg0.ACLR
reset => regOut[19]~reg0.ACLR
reset => regOut[20]~reg0.ACLR
reset => regOut[21]~reg0.ACLR
reset => regOut[22]~reg0.ACLR
reset => regOut[23]~reg0.ACLR
reset => regOut[24]~reg0.ACLR
reset => regOut[25]~reg0.ACLR
reset => regOut[26]~reg0.ACLR
reset => regOut[27]~reg0.ACLR
reset => regOut[28]~reg0.ACLR
reset => regOut[29]~reg0.ACLR
reset => regOut[30]~reg0.ACLR
reset => regOut[31]~reg0.ACLR
regOut[0] <= regOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[1] <= regOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[2] <= regOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[3] <= regOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[4] <= regOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[5] <= regOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[6] <= regOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[7] <= regOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[8] <= regOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[9] <= regOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[10] <= regOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[11] <= regOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[12] <= regOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[13] <= regOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[14] <= regOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[15] <= regOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[16] <= regOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[17] <= regOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[18] <= regOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[19] <= regOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[20] <= regOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[21] <= regOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[22] <= regOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[23] <= regOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[24] <= regOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[25] <= regOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[26] <= regOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[27] <= regOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[28] <= regOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[29] <= regOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[30] <= regOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[31] <= regOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Register:ctrR2
regIn[0] => regOut[0]~reg0.DATAIN
regIn[1] => regOut[1]~reg0.DATAIN
regIn[2] => regOut[2]~reg0.DATAIN
regIn[3] => regOut[3]~reg0.DATAIN
regIn[4] => regOut[4]~reg0.DATAIN
regIn[5] => regOut[5]~reg0.DATAIN
regIn[6] => regOut[6]~reg0.DATAIN
regIn[7] => regOut[7]~reg0.DATAIN
regIn[8] => regOut[8]~reg0.DATAIN
regIn[9] => regOut[9]~reg0.DATAIN
regIn[10] => regOut[10]~reg0.DATAIN
regIn[11] => regOut[11]~reg0.DATAIN
regIn[12] => regOut[12]~reg0.DATAIN
regIn[13] => regOut[13]~reg0.DATAIN
regIn[14] => regOut[14]~reg0.DATAIN
regIn[15] => regOut[15]~reg0.DATAIN
regIn[16] => regOut[16]~reg0.DATAIN
regIn[17] => regOut[17]~reg0.DATAIN
regIn[18] => regOut[18]~reg0.DATAIN
regIn[19] => regOut[19]~reg0.DATAIN
regIn[20] => regOut[20]~reg0.DATAIN
regIn[21] => regOut[21]~reg0.DATAIN
regIn[22] => regOut[22]~reg0.DATAIN
regIn[23] => regOut[23]~reg0.DATAIN
regIn[24] => regOut[24]~reg0.DATAIN
regIn[25] => regOut[25]~reg0.DATAIN
regIn[26] => regOut[26]~reg0.DATAIN
regIn[27] => regOut[27]~reg0.DATAIN
regIn[28] => regOut[28]~reg0.DATAIN
regIn[29] => regOut[29]~reg0.DATAIN
regIn[30] => regOut[30]~reg0.DATAIN
regIn[31] => regOut[31]~reg0.DATAIN
clock => regOut[0]~reg0.CLK
clock => regOut[1]~reg0.CLK
clock => regOut[2]~reg0.CLK
clock => regOut[3]~reg0.CLK
clock => regOut[4]~reg0.CLK
clock => regOut[5]~reg0.CLK
clock => regOut[6]~reg0.CLK
clock => regOut[7]~reg0.CLK
clock => regOut[8]~reg0.CLK
clock => regOut[9]~reg0.CLK
clock => regOut[10]~reg0.CLK
clock => regOut[11]~reg0.CLK
clock => regOut[12]~reg0.CLK
clock => regOut[13]~reg0.CLK
clock => regOut[14]~reg0.CLK
clock => regOut[15]~reg0.CLK
clock => regOut[16]~reg0.CLK
clock => regOut[17]~reg0.CLK
clock => regOut[18]~reg0.CLK
clock => regOut[19]~reg0.CLK
clock => regOut[20]~reg0.CLK
clock => regOut[21]~reg0.CLK
clock => regOut[22]~reg0.CLK
clock => regOut[23]~reg0.CLK
clock => regOut[24]~reg0.CLK
clock => regOut[25]~reg0.CLK
clock => regOut[26]~reg0.CLK
clock => regOut[27]~reg0.CLK
clock => regOut[28]~reg0.CLK
clock => regOut[29]~reg0.CLK
clock => regOut[30]~reg0.CLK
clock => regOut[31]~reg0.CLK
reset => regOut[0]~reg0.ACLR
reset => regOut[1]~reg0.ACLR
reset => regOut[2]~reg0.ACLR
reset => regOut[3]~reg0.ACLR
reset => regOut[4]~reg0.ACLR
reset => regOut[5]~reg0.ACLR
reset => regOut[6]~reg0.ACLR
reset => regOut[7]~reg0.ACLR
reset => regOut[8]~reg0.ACLR
reset => regOut[9]~reg0.ACLR
reset => regOut[10]~reg0.ACLR
reset => regOut[11]~reg0.ACLR
reset => regOut[12]~reg0.ACLR
reset => regOut[13]~reg0.ACLR
reset => regOut[14]~reg0.ACLR
reset => regOut[15]~reg0.ACLR
reset => regOut[16]~reg0.ACLR
reset => regOut[17]~reg0.ACLR
reset => regOut[18]~reg0.ACLR
reset => regOut[19]~reg0.ACLR
reset => regOut[20]~reg0.ACLR
reset => regOut[21]~reg0.ACLR
reset => regOut[22]~reg0.ACLR
reset => regOut[23]~reg0.ACLR
reset => regOut[24]~reg0.ACLR
reset => regOut[25]~reg0.ACLR
reset => regOut[26]~reg0.ACLR
reset => regOut[27]~reg0.ACLR
reset => regOut[28]~reg0.ACLR
reset => regOut[29]~reg0.ACLR
reset => regOut[30]~reg0.ACLR
reset => regOut[31]~reg0.ACLR
regOut[0] <= regOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[1] <= regOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[2] <= regOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[3] <= regOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[4] <= regOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[5] <= regOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[6] <= regOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[7] <= regOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[8] <= regOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[9] <= regOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[10] <= regOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[11] <= regOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[12] <= regOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[13] <= regOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[14] <= regOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[15] <= regOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[16] <= regOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[17] <= regOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[18] <= regOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[19] <= regOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[20] <= regOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[21] <= regOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[22] <= regOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[23] <= regOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[24] <= regOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[25] <= regOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[26] <= regOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[27] <= regOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[28] <= regOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[29] <= regOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[30] <= regOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[31] <= regOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|datamemory:ram1
ramIn[0] => ram.data_a[0].DATAIN
ramIn[0] => ram.DATAIN
ramIn[1] => ram.data_a[1].DATAIN
ramIn[1] => ram.DATAIN1
ramIn[2] => ram.data_a[2].DATAIN
ramIn[2] => ram.DATAIN2
ramIn[3] => ram.data_a[3].DATAIN
ramIn[3] => ram.DATAIN3
ramIn[4] => ram.data_a[4].DATAIN
ramIn[4] => ram.DATAIN4
ramIn[5] => ram.data_a[5].DATAIN
ramIn[5] => ram.DATAIN5
ramIn[6] => ram.data_a[6].DATAIN
ramIn[6] => ram.DATAIN6
ramIn[7] => ram.data_a[7].DATAIN
ramIn[7] => ram.DATAIN7
ramIn[8] => ram.data_a[8].DATAIN
ramIn[8] => ram.DATAIN8
ramIn[9] => ram.data_a[9].DATAIN
ramIn[9] => ram.DATAIN9
ramIn[10] => ram.data_a[10].DATAIN
ramIn[10] => ram.DATAIN10
ramIn[11] => ram.data_a[11].DATAIN
ramIn[11] => ram.DATAIN11
ramIn[12] => ram.data_a[12].DATAIN
ramIn[12] => ram.DATAIN12
ramIn[13] => ram.data_a[13].DATAIN
ramIn[13] => ram.DATAIN13
ramIn[14] => ram.data_a[14].DATAIN
ramIn[14] => ram.DATAIN14
ramIn[15] => ram.data_a[15].DATAIN
ramIn[15] => ram.DATAIN15
ramIn[16] => ram.data_a[16].DATAIN
ramIn[16] => ram.DATAIN16
ramIn[17] => ram.data_a[17].DATAIN
ramIn[17] => ram.DATAIN17
ramIn[18] => ram.data_a[18].DATAIN
ramIn[18] => ram.DATAIN18
ramIn[19] => ram.data_a[19].DATAIN
ramIn[19] => ram.DATAIN19
ramIn[20] => ram.data_a[20].DATAIN
ramIn[20] => ram.DATAIN20
ramIn[21] => ram.data_a[21].DATAIN
ramIn[21] => ram.DATAIN21
ramIn[22] => ram.data_a[22].DATAIN
ramIn[22] => ram.DATAIN22
ramIn[23] => ram.data_a[23].DATAIN
ramIn[23] => ram.DATAIN23
ramIn[24] => ram.data_a[24].DATAIN
ramIn[24] => ram.DATAIN24
ramIn[25] => ram.data_a[25].DATAIN
ramIn[25] => ram.DATAIN25
ramIn[26] => ram.data_a[26].DATAIN
ramIn[26] => ram.DATAIN26
ramIn[27] => ram.data_a[27].DATAIN
ramIn[27] => ram.DATAIN27
ramIn[28] => ram.data_a[28].DATAIN
ramIn[28] => ram.DATAIN28
ramIn[29] => ram.data_a[29].DATAIN
ramIn[29] => ram.DATAIN29
ramIn[30] => ram.data_a[30].DATAIN
ramIn[30] => ram.DATAIN30
ramIn[31] => ram.data_a[31].DATAIN
ramIn[31] => ram.DATAIN31
ramAdress[0] => ram.waddr_a[0].DATAIN
ramAdress[0] => ram.WADDR
ramAdress[0] => ram.RADDR
ramAdress[1] => ram.waddr_a[1].DATAIN
ramAdress[1] => ram.WADDR1
ramAdress[1] => ram.RADDR1
ramAdress[2] => ram.waddr_a[2].DATAIN
ramAdress[2] => ram.WADDR2
ramAdress[2] => ram.RADDR2
ramAdress[3] => ram.waddr_a[3].DATAIN
ramAdress[3] => ram.WADDR3
ramAdress[3] => ram.RADDR3
ramAdress[4] => ram.waddr_a[4].DATAIN
ramAdress[4] => ram.WADDR4
ramAdress[4] => ram.RADDR4
ramAdress[5] => ram.waddr_a[5].DATAIN
ramAdress[5] => ram.WADDR5
ramAdress[5] => ram.RADDR5
ramAdress[6] => ram.waddr_a[6].DATAIN
ramAdress[6] => ram.WADDR6
ramAdress[6] => ram.RADDR6
ramAdress[7] => ram.waddr_a[7].DATAIN
ramAdress[7] => ram.WADDR7
ramAdress[7] => ram.RADDR7
ramAdress[8] => ram.waddr_a[8].DATAIN
ramAdress[8] => ram.WADDR8
ramAdress[8] => ram.RADDR8
ramAdress[9] => ram.waddr_a[9].DATAIN
ramAdress[9] => ram.WADDR9
ramAdress[9] => ram.RADDR9
clock => ram.we_a.CLK
clock => ram.waddr_a[9].CLK
clock => ram.waddr_a[8].CLK
clock => ram.waddr_a[7].CLK
clock => ram.waddr_a[6].CLK
clock => ram.waddr_a[5].CLK
clock => ram.waddr_a[4].CLK
clock => ram.waddr_a[3].CLK
clock => ram.waddr_a[2].CLK
clock => ram.waddr_a[1].CLK
clock => ram.waddr_a[0].CLK
clock => ram.data_a[31].CLK
clock => ram.data_a[30].CLK
clock => ram.data_a[29].CLK
clock => ram.data_a[28].CLK
clock => ram.data_a[27].CLK
clock => ram.data_a[26].CLK
clock => ram.data_a[25].CLK
clock => ram.data_a[24].CLK
clock => ram.data_a[23].CLK
clock => ram.data_a[22].CLK
clock => ram.data_a[21].CLK
clock => ram.data_a[20].CLK
clock => ram.data_a[19].CLK
clock => ram.data_a[18].CLK
clock => ram.data_a[17].CLK
clock => ram.data_a[16].CLK
clock => ram.data_a[15].CLK
clock => ram.data_a[14].CLK
clock => ram.data_a[13].CLK
clock => ram.data_a[12].CLK
clock => ram.data_a[11].CLK
clock => ram.data_a[10].CLK
clock => ram.data_a[9].CLK
clock => ram.data_a[8].CLK
clock => ram.data_a[7].CLK
clock => ram.data_a[6].CLK
clock => ram.data_a[5].CLK
clock => ram.data_a[4].CLK
clock => ram.data_a[3].CLK
clock => ram.data_a[2].CLK
clock => ram.data_a[1].CLK
clock => ram.data_a[0].CLK
clock => ramOut[0]~reg0.CLK
clock => ramOut[1]~reg0.CLK
clock => ramOut[2]~reg0.CLK
clock => ramOut[3]~reg0.CLK
clock => ramOut[4]~reg0.CLK
clock => ramOut[5]~reg0.CLK
clock => ramOut[6]~reg0.CLK
clock => ramOut[7]~reg0.CLK
clock => ramOut[8]~reg0.CLK
clock => ramOut[9]~reg0.CLK
clock => ramOut[10]~reg0.CLK
clock => ramOut[11]~reg0.CLK
clock => ramOut[12]~reg0.CLK
clock => ramOut[13]~reg0.CLK
clock => ramOut[14]~reg0.CLK
clock => ramOut[15]~reg0.CLK
clock => ramOut[16]~reg0.CLK
clock => ramOut[17]~reg0.CLK
clock => ramOut[18]~reg0.CLK
clock => ramOut[19]~reg0.CLK
clock => ramOut[20]~reg0.CLK
clock => ramOut[21]~reg0.CLK
clock => ramOut[22]~reg0.CLK
clock => ramOut[23]~reg0.CLK
clock => ramOut[24]~reg0.CLK
clock => ramOut[25]~reg0.CLK
clock => ramOut[26]~reg0.CLK
clock => ramOut[27]~reg0.CLK
clock => ramOut[28]~reg0.CLK
clock => ramOut[29]~reg0.CLK
clock => ramOut[30]~reg0.CLK
clock => ramOut[31]~reg0.CLK
clock => ram.CLK0
ramWP => ram.we_a.DATAIN
ramWP => ramOut[0]~reg0.ENA
ramWP => ramOut[1]~reg0.ENA
ramWP => ramOut[2]~reg0.ENA
ramWP => ramOut[3]~reg0.ENA
ramWP => ramOut[4]~reg0.ENA
ramWP => ramOut[5]~reg0.ENA
ramWP => ramOut[6]~reg0.ENA
ramWP => ramOut[7]~reg0.ENA
ramWP => ramOut[8]~reg0.ENA
ramWP => ramOut[9]~reg0.ENA
ramWP => ramOut[10]~reg0.ENA
ramWP => ramOut[11]~reg0.ENA
ramWP => ramOut[12]~reg0.ENA
ramWP => ramOut[13]~reg0.ENA
ramWP => ramOut[14]~reg0.ENA
ramWP => ramOut[15]~reg0.ENA
ramWP => ramOut[16]~reg0.ENA
ramWP => ramOut[17]~reg0.ENA
ramWP => ramOut[18]~reg0.ENA
ramWP => ramOut[19]~reg0.ENA
ramWP => ramOut[20]~reg0.ENA
ramWP => ramOut[21]~reg0.ENA
ramWP => ramOut[22]~reg0.ENA
ramWP => ramOut[23]~reg0.ENA
ramWP => ramOut[24]~reg0.ENA
ramWP => ramOut[25]~reg0.ENA
ramWP => ramOut[26]~reg0.ENA
ramWP => ramOut[27]~reg0.ENA
ramWP => ramOut[28]~reg0.ENA
ramWP => ramOut[29]~reg0.ENA
ramWP => ramOut[30]~reg0.ENA
ramWP => ramOut[31]~reg0.ENA
ramWP => ram.WE
ramOut[0] <= ramOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[1] <= ramOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[2] <= ramOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[3] <= ramOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[4] <= ramOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[5] <= ramOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[6] <= ramOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[7] <= ramOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[8] <= ramOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[9] <= ramOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[10] <= ramOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[11] <= ramOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[12] <= ramOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[13] <= ramOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[14] <= ramOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[15] <= ramOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[16] <= ramOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[17] <= ramOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[18] <= ramOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[19] <= ramOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[20] <= ramOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[21] <= ramOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[22] <= ramOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[23] <= ramOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[24] <= ramOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[25] <= ramOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[26] <= ramOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[27] <= ramOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[28] <= ramOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[29] <= ramOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[30] <= ramOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ramOut[31] <= ramOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Register:ctrR3
regIn[0] => regOut[0]~reg0.DATAIN
regIn[1] => regOut[1]~reg0.DATAIN
regIn[2] => regOut[2]~reg0.DATAIN
regIn[3] => regOut[3]~reg0.DATAIN
regIn[4] => regOut[4]~reg0.DATAIN
regIn[5] => regOut[5]~reg0.DATAIN
regIn[6] => regOut[6]~reg0.DATAIN
regIn[7] => regOut[7]~reg0.DATAIN
regIn[8] => regOut[8]~reg0.DATAIN
regIn[9] => regOut[9]~reg0.DATAIN
regIn[10] => regOut[10]~reg0.DATAIN
regIn[11] => regOut[11]~reg0.DATAIN
regIn[12] => regOut[12]~reg0.DATAIN
regIn[13] => regOut[13]~reg0.DATAIN
regIn[14] => regOut[14]~reg0.DATAIN
regIn[15] => regOut[15]~reg0.DATAIN
regIn[16] => regOut[16]~reg0.DATAIN
regIn[17] => regOut[17]~reg0.DATAIN
regIn[18] => regOut[18]~reg0.DATAIN
regIn[19] => regOut[19]~reg0.DATAIN
regIn[20] => regOut[20]~reg0.DATAIN
regIn[21] => regOut[21]~reg0.DATAIN
regIn[22] => regOut[22]~reg0.DATAIN
regIn[23] => regOut[23]~reg0.DATAIN
regIn[24] => regOut[24]~reg0.DATAIN
regIn[25] => regOut[25]~reg0.DATAIN
regIn[26] => regOut[26]~reg0.DATAIN
regIn[27] => regOut[27]~reg0.DATAIN
regIn[28] => regOut[28]~reg0.DATAIN
regIn[29] => regOut[29]~reg0.DATAIN
regIn[30] => regOut[30]~reg0.DATAIN
regIn[31] => regOut[31]~reg0.DATAIN
clock => regOut[0]~reg0.CLK
clock => regOut[1]~reg0.CLK
clock => regOut[2]~reg0.CLK
clock => regOut[3]~reg0.CLK
clock => regOut[4]~reg0.CLK
clock => regOut[5]~reg0.CLK
clock => regOut[6]~reg0.CLK
clock => regOut[7]~reg0.CLK
clock => regOut[8]~reg0.CLK
clock => regOut[9]~reg0.CLK
clock => regOut[10]~reg0.CLK
clock => regOut[11]~reg0.CLK
clock => regOut[12]~reg0.CLK
clock => regOut[13]~reg0.CLK
clock => regOut[14]~reg0.CLK
clock => regOut[15]~reg0.CLK
clock => regOut[16]~reg0.CLK
clock => regOut[17]~reg0.CLK
clock => regOut[18]~reg0.CLK
clock => regOut[19]~reg0.CLK
clock => regOut[20]~reg0.CLK
clock => regOut[21]~reg0.CLK
clock => regOut[22]~reg0.CLK
clock => regOut[23]~reg0.CLK
clock => regOut[24]~reg0.CLK
clock => regOut[25]~reg0.CLK
clock => regOut[26]~reg0.CLK
clock => regOut[27]~reg0.CLK
clock => regOut[28]~reg0.CLK
clock => regOut[29]~reg0.CLK
clock => regOut[30]~reg0.CLK
clock => regOut[31]~reg0.CLK
reset => regOut[0]~reg0.ACLR
reset => regOut[1]~reg0.ACLR
reset => regOut[2]~reg0.ACLR
reset => regOut[3]~reg0.ACLR
reset => regOut[4]~reg0.ACLR
reset => regOut[5]~reg0.ACLR
reset => regOut[6]~reg0.ACLR
reset => regOut[7]~reg0.ACLR
reset => regOut[8]~reg0.ACLR
reset => regOut[9]~reg0.ACLR
reset => regOut[10]~reg0.ACLR
reset => regOut[11]~reg0.ACLR
reset => regOut[12]~reg0.ACLR
reset => regOut[13]~reg0.ACLR
reset => regOut[14]~reg0.ACLR
reset => regOut[15]~reg0.ACLR
reset => regOut[16]~reg0.ACLR
reset => regOut[17]~reg0.ACLR
reset => regOut[18]~reg0.ACLR
reset => regOut[19]~reg0.ACLR
reset => regOut[20]~reg0.ACLR
reset => regOut[21]~reg0.ACLR
reset => regOut[22]~reg0.ACLR
reset => regOut[23]~reg0.ACLR
reset => regOut[24]~reg0.ACLR
reset => regOut[25]~reg0.ACLR
reset => regOut[26]~reg0.ACLR
reset => regOut[27]~reg0.ACLR
reset => regOut[28]~reg0.ACLR
reset => regOut[29]~reg0.ACLR
reset => regOut[30]~reg0.ACLR
reset => regOut[31]~reg0.ACLR
regOut[0] <= regOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[1] <= regOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[2] <= regOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[3] <= regOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[4] <= regOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[5] <= regOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[6] <= regOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[7] <= regOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[8] <= regOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[9] <= regOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[10] <= regOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[11] <= regOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[12] <= regOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[13] <= regOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[14] <= regOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[15] <= regOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[16] <= regOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[17] <= regOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[18] <= regOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[19] <= regOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[20] <= regOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[21] <= regOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[22] <= regOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[23] <= regOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[24] <= regOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[25] <= regOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[26] <= regOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[27] <= regOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[28] <= regOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[29] <= regOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[30] <= regOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[31] <= regOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|Register:D2
regIn[0] => regOut[0]~reg0.DATAIN
regIn[1] => regOut[1]~reg0.DATAIN
regIn[2] => regOut[2]~reg0.DATAIN
regIn[3] => regOut[3]~reg0.DATAIN
regIn[4] => regOut[4]~reg0.DATAIN
regIn[5] => regOut[5]~reg0.DATAIN
regIn[6] => regOut[6]~reg0.DATAIN
regIn[7] => regOut[7]~reg0.DATAIN
regIn[8] => regOut[8]~reg0.DATAIN
regIn[9] => regOut[9]~reg0.DATAIN
regIn[10] => regOut[10]~reg0.DATAIN
regIn[11] => regOut[11]~reg0.DATAIN
regIn[12] => regOut[12]~reg0.DATAIN
regIn[13] => regOut[13]~reg0.DATAIN
regIn[14] => regOut[14]~reg0.DATAIN
regIn[15] => regOut[15]~reg0.DATAIN
regIn[16] => regOut[16]~reg0.DATAIN
regIn[17] => regOut[17]~reg0.DATAIN
regIn[18] => regOut[18]~reg0.DATAIN
regIn[19] => regOut[19]~reg0.DATAIN
regIn[20] => regOut[20]~reg0.DATAIN
regIn[21] => regOut[21]~reg0.DATAIN
regIn[22] => regOut[22]~reg0.DATAIN
regIn[23] => regOut[23]~reg0.DATAIN
regIn[24] => regOut[24]~reg0.DATAIN
regIn[25] => regOut[25]~reg0.DATAIN
regIn[26] => regOut[26]~reg0.DATAIN
regIn[27] => regOut[27]~reg0.DATAIN
regIn[28] => regOut[28]~reg0.DATAIN
regIn[29] => regOut[29]~reg0.DATAIN
regIn[30] => regOut[30]~reg0.DATAIN
regIn[31] => regOut[31]~reg0.DATAIN
clock => regOut[0]~reg0.CLK
clock => regOut[1]~reg0.CLK
clock => regOut[2]~reg0.CLK
clock => regOut[3]~reg0.CLK
clock => regOut[4]~reg0.CLK
clock => regOut[5]~reg0.CLK
clock => regOut[6]~reg0.CLK
clock => regOut[7]~reg0.CLK
clock => regOut[8]~reg0.CLK
clock => regOut[9]~reg0.CLK
clock => regOut[10]~reg0.CLK
clock => regOut[11]~reg0.CLK
clock => regOut[12]~reg0.CLK
clock => regOut[13]~reg0.CLK
clock => regOut[14]~reg0.CLK
clock => regOut[15]~reg0.CLK
clock => regOut[16]~reg0.CLK
clock => regOut[17]~reg0.CLK
clock => regOut[18]~reg0.CLK
clock => regOut[19]~reg0.CLK
clock => regOut[20]~reg0.CLK
clock => regOut[21]~reg0.CLK
clock => regOut[22]~reg0.CLK
clock => regOut[23]~reg0.CLK
clock => regOut[24]~reg0.CLK
clock => regOut[25]~reg0.CLK
clock => regOut[26]~reg0.CLK
clock => regOut[27]~reg0.CLK
clock => regOut[28]~reg0.CLK
clock => regOut[29]~reg0.CLK
clock => regOut[30]~reg0.CLK
clock => regOut[31]~reg0.CLK
reset => regOut[0]~reg0.ACLR
reset => regOut[1]~reg0.ACLR
reset => regOut[2]~reg0.ACLR
reset => regOut[3]~reg0.ACLR
reset => regOut[4]~reg0.ACLR
reset => regOut[5]~reg0.ACLR
reset => regOut[6]~reg0.ACLR
reset => regOut[7]~reg0.ACLR
reset => regOut[8]~reg0.ACLR
reset => regOut[9]~reg0.ACLR
reset => regOut[10]~reg0.ACLR
reset => regOut[11]~reg0.ACLR
reset => regOut[12]~reg0.ACLR
reset => regOut[13]~reg0.ACLR
reset => regOut[14]~reg0.ACLR
reset => regOut[15]~reg0.ACLR
reset => regOut[16]~reg0.ACLR
reset => regOut[17]~reg0.ACLR
reset => regOut[18]~reg0.ACLR
reset => regOut[19]~reg0.ACLR
reset => regOut[20]~reg0.ACLR
reset => regOut[21]~reg0.ACLR
reset => regOut[22]~reg0.ACLR
reset => regOut[23]~reg0.ACLR
reset => regOut[24]~reg0.ACLR
reset => regOut[25]~reg0.ACLR
reset => regOut[26]~reg0.ACLR
reset => regOut[27]~reg0.ACLR
reset => regOut[28]~reg0.ACLR
reset => regOut[29]~reg0.ACLR
reset => regOut[30]~reg0.ACLR
reset => regOut[31]~reg0.ACLR
regOut[0] <= regOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[1] <= regOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[2] <= regOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[3] <= regOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[4] <= regOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[5] <= regOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[6] <= regOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[7] <= regOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[8] <= regOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[9] <= regOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[10] <= regOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[11] <= regOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[12] <= regOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[13] <= regOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[14] <= regOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[15] <= regOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[16] <= regOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[17] <= regOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[18] <= regOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[19] <= regOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[20] <= regOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[21] <= regOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[22] <= regOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[23] <= regOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[24] <= regOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[25] <= regOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[26] <= regOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[27] <= regOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[28] <= regOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[29] <= regOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[30] <= regOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regOut[31] <= regOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpu|mux:mux2
muxInA[0] => muxOut.DATAA
muxInA[1] => muxOut.DATAA
muxInA[2] => muxOut.DATAA
muxInA[3] => muxOut.DATAA
muxInA[4] => muxOut.DATAA
muxInA[5] => muxOut.DATAA
muxInA[6] => muxOut.DATAA
muxInA[7] => muxOut.DATAA
muxInA[8] => muxOut.DATAA
muxInA[9] => muxOut.DATAA
muxInA[10] => muxOut.DATAA
muxInA[11] => muxOut.DATAA
muxInA[12] => muxOut.DATAA
muxInA[13] => muxOut.DATAA
muxInA[14] => muxOut.DATAA
muxInA[15] => muxOut.DATAA
muxInA[16] => muxOut.DATAA
muxInA[17] => muxOut.DATAA
muxInA[18] => muxOut.DATAA
muxInA[19] => muxOut.DATAA
muxInA[20] => muxOut.DATAA
muxInA[21] => muxOut.DATAA
muxInA[22] => muxOut.DATAA
muxInA[23] => muxOut.DATAA
muxInA[24] => muxOut.DATAA
muxInA[25] => muxOut.DATAA
muxInA[26] => muxOut.DATAA
muxInA[27] => muxOut.DATAA
muxInA[28] => muxOut.DATAA
muxInA[29] => muxOut.DATAA
muxInA[30] => muxOut.DATAA
muxInA[31] => muxOut.DATAA
muxInB[0] => muxOut.DATAB
muxInB[1] => muxOut.DATAB
muxInB[2] => muxOut.DATAB
muxInB[3] => muxOut.DATAB
muxInB[4] => muxOut.DATAB
muxInB[5] => muxOut.DATAB
muxInB[6] => muxOut.DATAB
muxInB[7] => muxOut.DATAB
muxInB[8] => muxOut.DATAB
muxInB[9] => muxOut.DATAB
muxInB[10] => muxOut.DATAB
muxInB[11] => muxOut.DATAB
muxInB[12] => muxOut.DATAB
muxInB[13] => muxOut.DATAB
muxInB[14] => muxOut.DATAB
muxInB[15] => muxOut.DATAB
muxInB[16] => muxOut.DATAB
muxInB[17] => muxOut.DATAB
muxInB[18] => muxOut.DATAB
muxInB[19] => muxOut.DATAB
muxInB[20] => muxOut.DATAB
muxInB[21] => muxOut.DATAB
muxInB[22] => muxOut.DATAB
muxInB[23] => muxOut.DATAB
muxInB[24] => muxOut.DATAB
muxInB[25] => muxOut.DATAB
muxInB[26] => muxOut.DATAB
muxInB[27] => muxOut.DATAB
muxInB[28] => muxOut.DATAB
muxInB[29] => muxOut.DATAB
muxInB[30] => muxOut.DATAB
muxInB[31] => muxOut.DATAB
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
select => muxOut.OUTPUTSELECT
muxOut[0] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[1] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[2] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[3] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[4] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[5] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[6] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[7] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[8] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[9] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[10] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[11] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[12] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[13] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[14] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[15] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[16] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[17] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[18] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[19] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[20] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[21] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[22] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[23] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[24] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[25] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[26] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[27] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[28] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[29] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[30] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE
muxOut[31] <= muxOut.DB_MAX_OUTPUT_PORT_TYPE


