Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto d0e08880f5e9435d88e97ce691d63dd9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot carry_lookahead_adder_16_bit_2_level_tb_behav xil_defaultlib.carry_lookahead_adder_16_bit_2_level_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:21]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:32]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:43]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'o_result' [C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v:54]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_16_bit_2_level.v" Line 1. Module carry_lookahead_adder_16_bit_2_level doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/User/Desktop/CloudStation/LAB/LAB1/LAB1.srcs/sources_1/new/carry_lookahead_adder_4_bit.v" Line 1. Module carry_lookahead_adder_4_bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_lookahead_adder_4_bit
Compiling module xil_defaultlib.carry_lookahead_adder_16_bit_2_l...
Compiling module xil_defaultlib.carry_lookahead_adder_16_bit_2_l...
Compiling module xil_defaultlib.glbl
Built simulation snapshot carry_lookahead_adder_16_bit_2_level_tb_behav
