INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_7_multi_8y/lab_7_multi_8y.srcs/sources_1/new/multi_8y.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_8y
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/vivado/lab_7_multi_8y/lab_7_multi_8y.srcs/sources_1/new/multi_8y_tst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_8y_tst
