<html><body><samp><pre>
<!@TC:1446907705>
#Build: Synplify Pro I-2014.03M-SP1, Build 097R, Oct  9 2014
#install: C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1
#OS: Windows 8 6.2
#Hostname: HELL-PC

#Implementation: synthesis

<a name=compilerReport1>Synopsys VHDL Compiler, version comp201403sp1p1, Build 095R, built Oct  9 2014</a>
@N: : <!@TM:1446907712> | Running in 64-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1446907712> | Setting time resolution to ns
@N: : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top\mss_top.vhd:17:7:17:14:@N::@XP_MSG">mss_top.vhd(17)</a><!@TM:1446907712> | Top entity is set to mss_top.
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CCC_0\mss_top_sb_CCC_0_FCCC.vhd changed - recompiling
File C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb_MSS\mss_top_sb_MSS_syn.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\timebase.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\tach_if.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\fifo_256x8_smartfusion2.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\components.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\hdl\PWM_separator.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb_MSS\mss_top_sb_MSS.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\mss_top_sb.vhd changed - recompiling
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top\mss_top.vhd changed - recompiling
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top\mss_top.vhd:17:7:17:14:@N:CD630:@XP_MSG">mss_top.vhd(17)</a><!@TM:1446907712> | Synthesizing work.mss_top.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\hdl\PWM_separator.vhd:5:7:5:20:@N:CD630:@XP_MSG">PWM_separator.vhd(5)</a><!@TM:1446907712> | Synthesizing work.pwm_separator.bh 
Post processing for work.pwm_separator.bh
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\mss_top_sb.vhd:28:7:28:17:@N:CD630:@XP_MSG">mss_top_sb.vhd(28)</a><!@TM:1446907712> | Synthesizing work.mss_top_sb.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd:434:10:434:15:@N:CD630:@XP_MSG">smartfusion2.vhd(434)</a><!@TM:1446907712> | Synthesizing smartfusion2.bibuf.syn_black_box 
Post processing for smartfusion2.bibuf.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd:779:10:779:18:@N:CD630:@XP_MSG">smartfusion2.vhd(779)</a><!@TM:1446907712> | Synthesizing smartfusion2.sysreset.syn_black_box 
Post processing for smartfusion2.sysreset.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb_MSS\mss_top_sb_MSS.vhd:17:7:17:21:@N:CD630:@XP_MSG">mss_top_sb_MSS.vhd(17)</a><!@TM:1446907712> | Synthesizing work.mss_top_sb_mss.rtl 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb_MSS\mss_top_sb_MSS_syn.vhd:10:7:10:14:@N:CD630:@XP_MSG">mss_top_sb_MSS_syn.vhd(10)</a><!@TM:1446907712> | Synthesizing work.mss_010.def_arch 
Post processing for work.mss_010.def_arch
Post processing for work.mss_top_sb_mss.rtl
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd:8:7:8:30:@N:CD630:@XP_MSG">mss_top_sb_FABOSC_0_OSC.vhd(8)</a><!@TM:1446907712> | Synthesizing work.mss_top_sb_fabosc_0_osc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd:562:10:562:16:@N:CD630:@XP_MSG">smartfusion2.vhd(562)</a><!@TM:1446907712> | Synthesizing smartfusion2.clkint.syn_black_box 
Post processing for smartfusion2.clkint.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\SgCore\OSC\1.0.103\osc_comps.vhd:19:7:19:21:@N:CD630:@XP_MSG">osc_comps.vhd(19)</a><!@TM:1446907712> | Synthesizing work.rcosc_25_50mhz.def_arch 
Post processing for work.rcosc_25_50mhz.def_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\SgCore\OSC\1.0.103\osc_comps.vhd:79:7:79:25:@N:CD630:@XP_MSG">osc_comps.vhd(79)</a><!@TM:1446907712> | Synthesizing work.rcosc_25_50mhz_fab.def_arch 
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.mss_top_sb_fabosc_0_osc.def_arch
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd:16:10:16:20:@W:CL240:@XP_MSG">mss_top_sb_FABOSC_0_OSC.vhd(16)</a><!@TM:1446907712> | XTLOSC_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd:15:10:15:20:@W:CL240:@XP_MSG">mss_top_sb_FABOSC_0_OSC.vhd(15)</a><!@TM:1446907712> | XTLOSC_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd:14:10:14:24:@W:CL240:@XP_MSG">mss_top_sb_FABOSC_0_OSC.vhd(14)</a><!@TM:1446907712> | RCOSC_1MHZ_O2F is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd:13:10:13:24:@W:CL240:@XP_MSG">mss_top_sb_FABOSC_0_OSC.vhd(13)</a><!@TM:1446907712> | RCOSC_1MHZ_CCC is not assigned a value (floating) -- simulation mismatch possible. </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd:249:10:249:13:@N:CD630:@XP_MSG">smartfusion2.vhd(249)</a><!@TM:1446907712> | Synthesizing smartfusion2.or3.syn_black_box 
Post processing for smartfusion2.or3.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:61:7:61:45:@N:CD630:@XP_MSG">CoreUARTapb.vhd(61)</a><!@TM:1446907712> | Synthesizing coreuartapb_lib.mss_top_sb_coreuartapb_0_0_coreuartapb.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:290:12:290:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(290)</a><!@TM:1446907712> | Removed redundant assignment
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:314:12:314:23:@N:CD364:@XP_MSG">CoreUARTapb.vhd(314)</a><!@TM:1446907712> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CD638:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1446907712> | Signal controlreg3 is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:33:7:33:42:@N:CD630:@XP_MSG">CoreUART.vhd(33)</a><!@TM:1446907712> | Synthesizing coreuartapb_lib.mss_top_sb_coreuartapb_0_0_coreuart.translated 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:250:21:250:32:@W:CD434:@XP_MSG">CoreUART.vhd(250)</a><!@TM:1446907712> | Signal rx_dout_reg in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:250:34:250:50:@W:CD434:@XP_MSG">CoreUART.vhd(250)</a><!@TM:1446907712> | Signal parity_err_xhdl1 in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:358:9:358:23:@W:CD604:@XP_MSG">CoreUART.vhd(358)</a><!@TM:1446907712> | OTHERS clause is not synthesized </font>
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:399:11:399:23:@N:CD364:@XP_MSG">CoreUART.vhd(399)</a><!@TM:1446907712> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CD638:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Signal tx_dout_reg is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CD638:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Signal rx_dout is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:171:10:171:23:@W:CD638:@XP_MSG">CoreUART.vhd(171)</a><!@TM:1446907712> | Signal fifo_empty_tx is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:172:10:172:23:@W:CD638:@XP_MSG">CoreUART.vhd(172)</a><!@TM:1446907712> | Signal fifo_empty_rx is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:176:10:176:22:@W:CD638:@XP_MSG">CoreUART.vhd(176)</a><!@TM:1446907712> | Signal fifo_full_tx is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:177:10:177:22:@W:CD638:@XP_MSG">CoreUART.vhd(177)</a><!@TM:1446907712> | Signal fifo_full_rx is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:33:7:33:42:@N:CD630:@XP_MSG">Rx_async.vhd(33)</a><!@TM:1446907712> | Synthesizing coreuartapb_lib.mss_top_sb_coreuartapb_0_0_rx_async.translated 
@N:<a href="@N:CD233:@XP_HELP">CD233</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:64:24:64:26:@N:CD233:@XP_MSG">Rx_async.vhd(64)</a><!@TM:1446907712> | Using sequential encoding for type receive_states
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:213:12:213:27:@N:CD364:@XP_MSG">Rx_async.vhd(213)</a><!@TM:1446907712> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:269:15:269:30:@W:CD604:@XP_MSG">Rx_async.vhd(269)</a><!@TM:1446907712> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:361:15:361:30:@W:CD604:@XP_MSG">Rx_async.vhd(361)</a><!@TM:1446907712> | OTHERS clause is not synthesized </font>
Post processing for coreuartapb_lib.mss_top_sb_coreuartapb_0_0_rx_async.translated
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:380:6:380:8:@N:CL177:@XP_MSG">Rx_async.vhd(380)</a><!@TM:1446907712> | Sharing sequential element clear_framing_error_en_i.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:33:7:33:42:@N:CD630:@XP_MSG">Tx_async.vhd(33)</a><!@TM:1446907712> | Synthesizing coreuartapb_lib.mss_top_sb_coreuartapb_0_0_tx_async.translated 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:286:10:286:19:@N:CD364:@XP_MSG">Tx_async.vhd(286)</a><!@TM:1446907712> | Removed redundant assignment
Post processing for coreuartapb_lib.mss_top_sb_coreuartapb_0_0_tx_async.translated
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@W:CL190:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1446907712> | Optimizing register bit fifo_read_en0 to a constant 1</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@W:CL169:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1446907712> | Pruning register fifo_read_en0  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd:35:7:35:43:@N:CD630:@XP_MSG">Clock_gen.vhd(35)</a><!@TM:1446907712> | Synthesizing coreuartapb_lib.mss_top_sb_coreuartapb_0_0_clock_gen.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd:55:7:55:20:@W:CD638:@XP_MSG">Clock_gen.vhd(55)</a><!@TM:1446907712> | Signal baud_cntr_one is undriven </font>
Post processing for coreuartapb_lib.mss_top_sb_coreuartapb_0_0_clock_gen.rtl
Post processing for coreuartapb_lib.mss_top_sb_coreuartapb_0_0_coreuart.translated
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:177:10:177:22:@W:CL240:@XP_MSG">CoreUART.vhd(177)</a><!@TM:1446907712> | fifo_full_rx is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:176:10:176:22:@W:CL240:@XP_MSG">CoreUART.vhd(176)</a><!@TM:1446907712> | fifo_full_tx is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:172:10:172:23:@W:CL240:@XP_MSG">CoreUART.vhd(172)</a><!@TM:1446907712> | fifo_empty_rx is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:171:10:171:23:@W:CL240:@XP_MSG">CoreUART.vhd(171)</a><!@TM:1446907712> | fifo_empty_tx is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 0 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 1 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 2 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 3 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 4 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 5 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 6 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:166:10:166:17:@W:CL252:@XP_MSG">CoreUART.vhd(166)</a><!@TM:1446907712> | Bit 7 of signal rx_dout is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 0 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 1 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 2 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 3 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 4 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 5 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 6 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:165:10:165:21:@W:CL252:@XP_MSG">CoreUART.vhd(165)</a><!@TM:1446907712> | Bit 7 of signal tx_dout_reg is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:391:7:391:9:@W:CL169:@XP_MSG">CoreUART.vhd(391)</a><!@TM:1446907712> | Pruning register overflow_reg_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:376:7:376:9:@W:CL169:@XP_MSG">CoreUART.vhd(376)</a><!@TM:1446907712> | Pruning register rx_dout_reg_empty_4  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:365:6:365:8:@W:CL169:@XP_MSG">CoreUART.vhd(365)</a><!@TM:1446907712> | Pruning register rx_dout_reg_4(7 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:337:6:337:8:@W:CL169:@XP_MSG">CoreUART.vhd(337)</a><!@TM:1446907712> | Pruning register rx_state_3(1 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:325:6:325:8:@W:CL169:@XP_MSG">CoreUART.vhd(325)</a><!@TM:1446907712> | Pruning register clear_framing_error_reg0_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:325:6:325:8:@W:CL169:@XP_MSG">CoreUART.vhd(325)</a><!@TM:1446907712> | Pruning register clear_framing_error_reg_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:313:6:313:8:@W:CL169:@XP_MSG">CoreUART.vhd(313)</a><!@TM:1446907712> | Pruning register clear_parity_reg0_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:313:6:313:8:@W:CL169:@XP_MSG">CoreUART.vhd(313)</a><!@TM:1446907712> | Pruning register clear_parity_reg_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:235:6:235:8:@W:CL169:@XP_MSG">CoreUART.vhd(235)</a><!@TM:1446907712> | Pruning register fifo_write_tx_4  </font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 0 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 1 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 2 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 3 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 4 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 5 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 6 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL245:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Bit 7 of input tx_dout_reg of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL167:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Input fifo_empty of instance make_TX is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUART.vhd:425:6:425:13:@W:CL167:@XP_MSG">CoreUART.vhd(425)</a><!@TM:1446907712> | Input fifo_full of instance make_TX is floating</font>
Post processing for coreuartapb_lib.mss_top_sb_coreuartapb_0_0_coreuartapb.translated
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1446907712> | Bit 0 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1446907712> | Bit 1 of signal controlReg3 is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:149:10:149:21:@W:CL252:@XP_MSG">CoreUARTapb.vhd(149)</a><!@TM:1446907712> | Bit 2 of signal controlReg3 is floating -- simulation mismatch possible.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:27:7:27:17:@N:CD630:@XP_MSG">coreresetp.vhd(27)</a><!@TM:1446907712> | Synthesizing work.coreresetp.rtl 
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:477:8:477:26:@W:CD434:@XP_MSG">coreresetp.vhd(477)</a><!@TM:1446907712> | Signal soft_ext_reset_out in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:478:8:478:22:@W:CD434:@XP_MSG">coreresetp.vhd(478)</a><!@TM:1446907712> | Signal soft_reset_f2m in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:479:8:479:21:@W:CD434:@XP_MSG">coreresetp.vhd(479)</a><!@TM:1446907712> | Signal soft_m3_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:480:8:480:38:@W:CD434:@XP_MSG">coreresetp.vhd(480)</a><!@TM:1446907712> | Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:481:8:481:28:@W:CD434:@XP_MSG">coreresetp.vhd(481)</a><!@TM:1446907712> | Signal soft_fddr_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:482:8:482:28:@W:CD434:@XP_MSG">coreresetp.vhd(482)</a><!@TM:1446907712> | Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:483:8:483:29:@W:CD434:@XP_MSG">coreresetp.vhd(483)</a><!@TM:1446907712> | Signal soft_sdif0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:484:8:484:28:@W:CD434:@XP_MSG">coreresetp.vhd(484)</a><!@TM:1446907712> | Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:485:8:485:29:@W:CD434:@XP_MSG">coreresetp.vhd(485)</a><!@TM:1446907712> | Signal soft_sdif1_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:486:8:486:28:@W:CD434:@XP_MSG">coreresetp.vhd(486)</a><!@TM:1446907712> | Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:487:8:487:29:@W:CD434:@XP_MSG">coreresetp.vhd(487)</a><!@TM:1446907712> | Signal soft_sdif2_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:488:8:488:28:@W:CD434:@XP_MSG">coreresetp.vhd(488)</a><!@TM:1446907712> | Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:489:8:489:29:@W:CD434:@XP_MSG">coreresetp.vhd(489)</a><!@TM:1446907712> | Signal soft_sdif3_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:490:8:490:31:@W:CD434:@XP_MSG">coreresetp.vhd(490)</a><!@TM:1446907712> | Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:491:8:491:31:@W:CD434:@XP_MSG">coreresetp.vhd(491)</a><!@TM:1446907712> | Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process</font>
Post processing for work.coreresetp.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@W:CL169:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1446907712> | Pruning register count_ddr_2(13 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@W:CL169:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1446907712> | Pruning register count_sdif3_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@W:CL169:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1446907712> | Pruning register count_sdif2_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@W:CL169:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1446907712> | Pruning register count_sdif1_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@W:CL169:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1446907712> | Pruning register count_sdif0_2(12 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_ddr_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_ddr_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif3_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif2_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif1_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif0_enable_rcosc_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif3_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif2_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif1_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1395:8:1395:10:@W:CL169:@XP_MSG">coreresetp.vhd(1395)</a><!@TM:1446907712> | Pruning register count_sdif0_enable_q1_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@W:CL169:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1446907712> | Pruning register count_sdif3_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@W:CL169:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1446907712> | Pruning register count_sdif2_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@W:CL169:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1446907712> | Pruning register count_sdif1_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@W:CL169:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1446907712> | Pruning register count_sdif0_enable_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907712> | Pruning register count_ddr_enable_3  </font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@N:CL177:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1446907712> | Sharing sequential element M3_RESET_N_int.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element sdif2_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element sdif1_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element sdif0_spll_lock_q1.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element fpll_lock_q1.
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL190:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1446907712> | Optimizing register bit EXT_RESET_OUT_int to a constant 0</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:CL169:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907712> | Pruning register release_ext_reset  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1446907712> | Pruning register EXT_RESET_OUT_int  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1376:8:1376:10:@W:CL169:@XP_MSG">coreresetp.vhd(1376)</a><!@TM:1446907712> | Pruning register sm2_state(2 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1446907712> | Pruning register sm2_areset_n_q1  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:792:8:792:10:@W:CL169:@XP_MSG">coreresetp.vhd(792)</a><!@TM:1446907712> | Pruning register sm2_areset_n_clk_base  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:30:7:30:14:@N:CD630:@XP_MSG">corepwm.vhd(30)</a><!@TM:1446907712> | Synthesizing corepwm_lib.corepwm.trans 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:1291:21:1291:32:@N:CD364:@XP_MSG">corepwm.vhd(1291)</a><!@TM:1446907712> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CD638:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Signal prdata_tach is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:288:10:288:31:@W:CD638:@XP_MSG">corepwm.vhd(288)</a><!@TM:1446907712> | Signal pwm_stretch_value_int is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:289:10:289:19:@W:CD638:@XP_MSG">corepwm.vhd(289)</a><!@TM:1446907712> | Signal tach_edge is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:290:10:290:22:@W:CD638:@XP_MSG">corepwm.vhd(290)</a><!@TM:1446907712> | Signal tachint_mask is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:291:10:291:22:@W:CD638:@XP_MSG">corepwm.vhd(291)</a><!@TM:1446907712> | Signal tachprescale is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:293:10:293:21:@W:CD638:@XP_MSG">corepwm.vhd(293)</a><!@TM:1446907712> | Signal tachirqmask is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:294:10:294:18:@W:CD638:@XP_MSG">corepwm.vhd(294)</a><!@TM:1446907712> | Signal tachmode is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:296:10:296:27:@W:CD638:@XP_MSG">corepwm.vhd(296)</a><!@TM:1446907712> | Signal tach_prescale_cnt is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:297:10:297:29:@W:CD638:@XP_MSG">corepwm.vhd(297)</a><!@TM:1446907712> | Signal tach_prescale_value is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:298:10:298:31:@W:CD638:@XP_MSG">corepwm.vhd(298)</a><!@TM:1446907712> | Signal prescale_decode_value is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:299:10:299:22:@W:CD638:@XP_MSG">corepwm.vhd(299)</a><!@TM:1446907712> | Signal tach_cnt_clk is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:300:10:300:22:@W:CD638:@XP_MSG">corepwm.vhd(300)</a><!@TM:1446907712> | Signal tachpulsedur is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:301:10:301:23:@W:CD638:@XP_MSG">corepwm.vhd(301)</a><!@TM:1446907712> | Signal update_status is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd:32:7:32:14:@N:CD630:@XP_MSG">pwm_gen.vhd(32)</a><!@TM:1446907712> | Synthesizing corepwm_lib.pwm_gen.trans 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd:53:10:53:13:@W:CD638:@XP_MSG">pwm_gen.vhd(53)</a><!@TM:1446907712> | Signal acc is undriven </font>
Post processing for corepwm_lib.pwm_gen.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\timebase.vhd:31:7:31:15:@N:CD630:@XP_MSG">timebase.vhd(31)</a><!@TM:1446907712> | Synthesizing corepwm_lib.timebase.trans 
Post processing for corepwm_lib.timebase.trans
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:30:7:30:13:@N:CD630:@XP_MSG">reg_if.vhd(30)</a><!@TM:1446907712> | Synthesizing corepwm_lib.reg_if.trans 
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:145:18:145:29:@N:CD364:@XP_MSG">reg_if.vhd(145)</a><!@TM:1446907712> | Removed redundant assignment
<font color=#A52A2A>@W:<a href="@W:CG296:@XP_HELP">CG296</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:349:3:349:10:@W:CG296:@XP_MSG">reg_if.vhd(349)</a><!@TM:1446907712> | Incomplete sensitivity list - assuming completeness</font>
<font color=#A52A2A>@W:<a href="@W:CG290:@XP_HELP">CG290</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:369:46:369:57:@W:CG290:@XP_MSG">reg_if.vhd(369)</a><!@TM:1446907712> | Referenced variable pwm_stretch is not in sensitivity list</font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 4 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 5 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 6 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 7 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 8 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 9 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 10 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 11 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 12 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 13 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 14 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
<font color=#A52A2A>@W:<a href="@W:CD796:@XP_HELP">CD796</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:91:10:91:29:@W:CD796:@XP_MSG">reg_if.vhd(91)</a><!@TM:1446907712> | Bit 15 of signal pwm_enable_out_wire is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. </font>
Post processing for corepwm_lib.reg_if.trans
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:216:6:216:8:@W:CL169:@XP_MSG">reg_if.vhd(216)</a><!@TM:1446907712> | Pruning register pwm_enable_reg_4(16 downto 1)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:216:6:216:8:@W:CL169:@XP_MSG">reg_if.vhd(216)</a><!@TM:1446907712> | Pruning register period_reg_5(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:216:6:216:8:@W:CL169:@XP_MSG">reg_if.vhd(216)</a><!@TM:1446907712> | Pruning register prescale_reg_5(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_negedge_reg_26(128 downto 97)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_posedge_reg_26(128 downto 97)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_negedge_reg_19(96 downto 65)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_posedge_reg_19(96 downto 65)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_negedge_reg_12(64 downto 33)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_posedge_reg_12(64 downto 33)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_negedge_reg_5(32 downto 1)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:177:12:177:14:@W:CL169:@XP_MSG">reg_if.vhd(177)</a><!@TM:1446907712> | Pruning register pwm_posedge_reg_5(32 downto 1)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:159:12:159:14:@W:CL169:@XP_MSG">reg_if.vhd(159)</a><!@TM:1446907712> | Pruning register psh_posedge_reg_34(128 downto 97)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:159:12:159:14:@W:CL169:@XP_MSG">reg_if.vhd(159)</a><!@TM:1446907712> | Pruning register psh_posedge_reg_25(96 downto 65)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:159:12:159:14:@W:CL169:@XP_MSG">reg_if.vhd(159)</a><!@TM:1446907712> | Pruning register psh_posedge_reg_16(64 downto 33)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:159:12:159:14:@W:CL169:@XP_MSG">reg_if.vhd(159)</a><!@TM:1446907712> | Pruning register psh_posedge_reg_7(32 downto 1)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:107:6:107:8:@W:CL169:@XP_MSG">reg_if.vhd(107)</a><!@TM:1446907712> | Pruning register psh_enable_reg2_5(16 downto 9)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:107:6:107:8:@W:CL169:@XP_MSG">reg_if.vhd(107)</a><!@TM:1446907712> | Pruning register psh_period_reg_5(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:107:6:107:8:@W:CL169:@XP_MSG">reg_if.vhd(107)</a><!@TM:1446907712> | Pruning register psh_prescale_reg_6(31 downto 0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:107:6:107:8:@W:CL271:@XP_MSG">reg_if.vhd(107)</a><!@TM:1446907712> | Pruning bits 8 to 5 of psh_enable_reg1_5(8 downto 1) -- not in use ... </font>
Post processing for corepwm_lib.corepwm.trans
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:301:10:301:23:@W:CL240:@XP_MSG">corepwm.vhd(301)</a><!@TM:1446907712> | update_status is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 0 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 1 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 2 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 3 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 4 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 5 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 6 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 7 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 8 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 9 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 10 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 11 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 12 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 13 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 14 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL252:@XP_HELP">CL252</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:287:10:287:21:@W:CL252:@XP_MSG">corepwm.vhd(287)</a><!@TM:1446907712> | Bit 15 of signal PRDATA_TACH is floating -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL240:@XP_HELP">CL240</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:184:6:184:13:@W:CL240:@XP_MSG">corepwm.vhd(184)</a><!@TM:1446907712> | TACHINT is not assigned a value (floating) -- simulation mismatch possible. </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:531:9:531:11:@W:CL169:@XP_MSG">corepwm.vhd(531)</a><!@TM:1446907712> | Pruning register status_clear_6(0)  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:531:9:531:11:@W:CL169:@XP_MSG">corepwm.vhd(531)</a><!@TM:1446907712> | Pruning register TACHSTATUS_5(0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:41:7:41:14:@N:CD630:@XP_MSG">corei2c.vhd(41)</a><!@TM:1446907712> | Synthesizing corei2c_lib.corei2c.rtl 
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:182:7:182:17:@W:CD638:@XP_MSG">corei2c.vhd(182)</a><!@TM:1446907712> | Signal seradr0apb is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:184:7:184:17:@W:CD638:@XP_MSG">corei2c.vhd(184)</a><!@TM:1446907712> | Signal seradr1apb is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:92:7:92:18:@N:CD630:@XP_MSG">corei2creal.vhd(92)</a><!@TM:1446907712> | Synthesizing corei2c_lib.corei2creal.rtl 
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:237:17:237:19:@N:CD231:@XP_MSG">corei2creal.vhd(237)</a><!@TM:1446907712> | Using onehot encoding for type fsmmod_type (fsmmod0="1000000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:229:18:229:20:@N:CD231:@XP_MSG">corei2creal.vhd(229)</a><!@TM:1446907712> | Using onehot encoding for type fsmsync_type (fsmsync0="10000000")
@N:<a href="@N:CD231:@XP_HELP">CD231</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:221:17:221:19:@N:CD231:@XP_MSG">corei2creal.vhd(221)</a><!@TM:1446907712> | Using onehot encoding for type fsmdet_type (fsmdet0="1000000")
@N:<a href="@N:CD232:@XP_HELP">CD232</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:207:17:207:19:@N:CD232:@XP_MSG">corei2creal.vhd(207)</a><!@TM:1446907712> | Using gray code encoding for type fsmsta_type
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:319:7:319:14:@W:CD638:@XP_MSG">corei2creal.vhd(319)</a><!@TM:1446907712> | Signal sersmb7 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:320:7:320:14:@W:CD638:@XP_MSG">corei2creal.vhd(320)</a><!@TM:1446907712> | Signal sersmb6 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:322:7:322:14:@W:CD638:@XP_MSG">corei2creal.vhd(322)</a><!@TM:1446907712> | Signal sersmb4 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:324:7:324:14:@W:CD638:@XP_MSG">corei2creal.vhd(324)</a><!@TM:1446907712> | Signal sersmb2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:325:7:325:14:@W:CD638:@XP_MSG">corei2creal.vhd(325)</a><!@TM:1446907712> | Signal sersmb1 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:326:7:326:14:@W:CD638:@XP_MSG">corei2creal.vhd(326)</a><!@TM:1446907712> | Signal sersmb0 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:343:7:343:18:@W:CD638:@XP_MSG">corei2creal.vhd(343)</a><!@TM:1446907712> | Signal smbsus_ni_d is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:344:7:344:19:@W:CD638:@XP_MSG">corei2creal.vhd(344)</a><!@TM:1446907712> | Signal smbsus_ni_d2 is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:345:7:345:20:@W:CD638:@XP_MSG">corei2creal.vhd(345)</a><!@TM:1446907712> | Signal smbalert_ni_d is undriven </font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:346:7:346:21:@W:CD638:@XP_MSG">corei2creal.vhd(346)</a><!@TM:1446907712> | Signal smbalert_ni_d2 is undriven </font>
Post processing for corei2c_lib.corei2creal.rtl
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:1337:4:1337:6:@W:CL271:@XP_MSG">corei2creal.vhd(1337)</a><!@TM:1446907712> | Pruning bits 3 to 2 of PCLK_count2_4(3 downto 0) -- not in use ... </font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2045:4:2045:6:@W:CL190:@XP_MSG">corei2creal.vhd(2045)</a><!@TM:1446907712> | Optimizing register bit ens1_pre to a constant 1</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2045:4:2045:6:@W:CL169:@XP_MSG">corei2creal.vhd(2045)</a><!@TM:1446907712> | Pruning register ens1_pre  </font>
Post processing for corei2c_lib.corei2c.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:223:4:223:6:@W:CL169:@XP_MSG">corei2c.vhd(223)</a><!@TM:1446907712> | Pruning register bclk_ff_2  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:223:4:223:6:@W:CL169:@XP_MSG">corei2c.vhd(223)</a><!@TM:1446907712> | Pruning register bclk_ff0_3  </font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:200:6:200:8:@W:CL169:@XP_MSG">corei2c.vhd(200)</a><!@TM:1446907712> | Pruning register term_cnt_215us_reg_5(12 downto 0)  </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:34:7:34:15:@N:CD630:@XP_MSG">coreapb3.vhd(34)</a><!@TM:1446907712> | Synthesizing coreapb3_lib.coreapb3.coreapb3_arch 
<font color=#A52A2A>@W:<a href="@W:CD604:@XP_HELP">CD604</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:665:16:665:30:@W:CD604:@XP_MSG">coreapb3.vhd(665)</a><!@TM:1446907712> | OTHERS clause is not synthesized </font>
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:1453:41:1453:47:@W:CD434:@XP_MSG">coreapb3.vhd(1453)</a><!@TM:1446907712> | Signal infill in the sensitivity list is not used in the process</font>
<font color=#A52A2A>@W:<a href="@W:CD638:@XP_HELP">CD638</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:616:7:616:16:@W:CD638:@XP_MSG">coreapb3.vhd(616)</a><!@TM:1446907712> | Signal ia_prdata is undriven </font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd:33:7:33:24:@N:CD630:@XP_MSG">coreapb3_muxptob3.vhd(33)</a><!@TM:1446907712> | Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch 
Post processing for coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch
Post processing for coreapb3_lib.coreapb3.coreapb3_arch
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CCC_0\mss_top_sb_CCC_0_FCCC.vhd:8:7:8:28:@N:CD630:@XP_MSG">mss_top_sb_CCC_0_FCCC.vhd(8)</a><!@TM:1446907712> | Synthesizing work.mss_top_sb_ccc_0_fccc.def_arch 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd:787:10:787:13:@N:CD630:@XP_MSG">smartfusion2.vhd(787)</a><!@TM:1446907712> | Synthesizing smartfusion2.ccc.syn_black_box 
Post processing for smartfusion2.ccc.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd:569:10:569:13:@N:CD630:@XP_MSG">smartfusion2.vhd(569)</a><!@TM:1446907712> | Synthesizing smartfusion2.gnd.syn_black_box 
Post processing for smartfusion2.gnd.syn_black_box
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Microsemi\Libero_v11.5\Synopsys\synplify_I201403MSP1\lib\generic\smartfusion2.vhd:575:10:575:13:@N:CD630:@XP_MSG">smartfusion2.vhd(575)</a><!@TM:1446907712> | Synthesizing smartfusion2.vcc.syn_black_box 
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.mss_top_sb_ccc_0_fccc.def_arch
Post processing for work.mss_top_sb.rtl
Post processing for work.mss_top.rtl
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:75:0:75:5:@W:CL159:@XP_MSG">coreapb3.vhd(75)</a><!@TM:1446907712> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:76:0:76:7:@W:CL159:@XP_MSG">coreapb3.vhd(76)</a><!@TM:1446907712> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:77:0:77:4:@W:CL159:@XP_MSG">coreapb3.vhd(77)</a><!@TM:1446907712> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:110:0:110:8:@W:CL159:@XP_MSG">coreapb3.vhd(110)</a><!@TM:1446907712> | Input PRDATAS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:111:0:111:8:@W:CL159:@XP_MSG">coreapb3.vhd(111)</a><!@TM:1446907712> | Input PRDATAS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:112:0:112:8:@W:CL159:@XP_MSG">coreapb3.vhd(112)</a><!@TM:1446907712> | Input PRDATAS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:113:0:113:8:@W:CL159:@XP_MSG">coreapb3.vhd(113)</a><!@TM:1446907712> | Input PRDATAS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:114:0:114:8:@W:CL159:@XP_MSG">coreapb3.vhd(114)</a><!@TM:1446907712> | Input PRDATAS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:115:0:115:8:@W:CL159:@XP_MSG">coreapb3.vhd(115)</a><!@TM:1446907712> | Input PRDATAS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:116:0:116:8:@W:CL159:@XP_MSG">coreapb3.vhd(116)</a><!@TM:1446907712> | Input PRDATAS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:117:0:117:9:@W:CL159:@XP_MSG">coreapb3.vhd(117)</a><!@TM:1446907712> | Input PRDATAS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:118:0:118:9:@W:CL159:@XP_MSG">coreapb3.vhd(118)</a><!@TM:1446907712> | Input PRDATAS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:119:0:119:9:@W:CL159:@XP_MSG">coreapb3.vhd(119)</a><!@TM:1446907712> | Input PRDATAS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:120:0:120:9:@W:CL159:@XP_MSG">coreapb3.vhd(120)</a><!@TM:1446907712> | Input PRDATAS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:121:0:121:9:@W:CL159:@XP_MSG">coreapb3.vhd(121)</a><!@TM:1446907712> | Input PRDATAS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:122:0:122:9:@W:CL159:@XP_MSG">coreapb3.vhd(122)</a><!@TM:1446907712> | Input PRDATAS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:127:0:127:8:@W:CL159:@XP_MSG">coreapb3.vhd(127)</a><!@TM:1446907712> | Input PREADYS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:128:0:128:8:@W:CL159:@XP_MSG">coreapb3.vhd(128)</a><!@TM:1446907712> | Input PREADYS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:129:0:129:8:@W:CL159:@XP_MSG">coreapb3.vhd(129)</a><!@TM:1446907712> | Input PREADYS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:130:0:130:8:@W:CL159:@XP_MSG">coreapb3.vhd(130)</a><!@TM:1446907712> | Input PREADYS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:131:0:131:8:@W:CL159:@XP_MSG">coreapb3.vhd(131)</a><!@TM:1446907712> | Input PREADYS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:132:0:132:8:@W:CL159:@XP_MSG">coreapb3.vhd(132)</a><!@TM:1446907712> | Input PREADYS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:133:0:133:8:@W:CL159:@XP_MSG">coreapb3.vhd(133)</a><!@TM:1446907712> | Input PREADYS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:134:0:134:9:@W:CL159:@XP_MSG">coreapb3.vhd(134)</a><!@TM:1446907712> | Input PREADYS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:135:0:135:9:@W:CL159:@XP_MSG">coreapb3.vhd(135)</a><!@TM:1446907712> | Input PREADYS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:136:0:136:9:@W:CL159:@XP_MSG">coreapb3.vhd(136)</a><!@TM:1446907712> | Input PREADYS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:137:0:137:9:@W:CL159:@XP_MSG">coreapb3.vhd(137)</a><!@TM:1446907712> | Input PREADYS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:138:0:138:9:@W:CL159:@XP_MSG">coreapb3.vhd(138)</a><!@TM:1446907712> | Input PREADYS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:139:0:139:9:@W:CL159:@XP_MSG">coreapb3.vhd(139)</a><!@TM:1446907712> | Input PREADYS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:144:0:144:9:@W:CL159:@XP_MSG">coreapb3.vhd(144)</a><!@TM:1446907712> | Input PSLVERRS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:145:0:145:9:@W:CL159:@XP_MSG">coreapb3.vhd(145)</a><!@TM:1446907712> | Input PSLVERRS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:146:0:146:9:@W:CL159:@XP_MSG">coreapb3.vhd(146)</a><!@TM:1446907712> | Input PSLVERRS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:147:0:147:9:@W:CL159:@XP_MSG">coreapb3.vhd(147)</a><!@TM:1446907712> | Input PSLVERRS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:148:0:148:9:@W:CL159:@XP_MSG">coreapb3.vhd(148)</a><!@TM:1446907712> | Input PSLVERRS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:149:0:149:9:@W:CL159:@XP_MSG">coreapb3.vhd(149)</a><!@TM:1446907712> | Input PSLVERRS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:150:0:150:9:@W:CL159:@XP_MSG">coreapb3.vhd(150)</a><!@TM:1446907712> | Input PSLVERRS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:151:0:151:10:@W:CL159:@XP_MSG">coreapb3.vhd(151)</a><!@TM:1446907712> | Input PSLVERRS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:152:0:152:10:@W:CL159:@XP_MSG">coreapb3.vhd(152)</a><!@TM:1446907712> | Input PSLVERRS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:153:0:153:10:@W:CL159:@XP_MSG">coreapb3.vhd(153)</a><!@TM:1446907712> | Input PSLVERRS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:154:0:154:10:@W:CL159:@XP_MSG">coreapb3.vhd(154)</a><!@TM:1446907712> | Input PSLVERRS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:155:0:155:10:@W:CL159:@XP_MSG">coreapb3.vhd(155)</a><!@TM:1446907712> | Input PSLVERRS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd:156:0:156:10:@W:CL159:@XP_MSG">coreapb3.vhd(156)</a><!@TM:1446907712> | Input PSLVERRS15 is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2446:4:2446:6:@N:CL201:@XP_MSG">corei2creal.vhd(2446)</a><!@TM:1446907712> | Trying to extract state machine for register fsmmod
Extracted state machine for register fsmmod
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:2224:4:2224:6:@N:CL201:@XP_MSG">corei2creal.vhd(2224)</a><!@TM:1446907712> | Trying to extract state machine for register fsmdet
Extracted state machine for register fsmdet
State machine has 7 reachable states with original encodings of:
   0000001
   0000010
   0000100
   0001000
   0010000
   0100000
   1000000
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:CL201:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1446907712> | Trying to extract state machine for register fsmsync
Extracted state machine for register fsmsync
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:113:2:113:7:@W:CL159:@XP_MSG">corei2creal.vhd(113)</a><!@TM:1446907712> | Input BCLKe is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:116:2:116:13:@W:CL159:@XP_MSG">corei2creal.vhd(116)</a><!@TM:1446907712> | Input pulse_215us is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:119:2:119:13:@W:CL159:@XP_MSG">corei2creal.vhd(119)</a><!@TM:1446907712> | Input seradr1apb0 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:144:2:144:13:@W:CL159:@XP_MSG">corei2creal.vhd(144)</a><!@TM:1446907712> | Input SMBALERT_NI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2creal.vhd:146:2:146:11:@W:CL159:@XP_MSG">corei2creal.vhd(146)</a><!@TM:1446907712> | Input SMBSUS_NI is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\COREI2C\7.0.102\rtl\vhdl\core\corei2c.vhd:63:2:63:6:@W:CL159:@XP_MSG">corei2c.vhd(63)</a><!@TM:1446907712> | Input BCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:55:6:55:16:@W:CL159:@XP_MSG">reg_if.vhd(55)</a><!@TM:1446907712> | Input period_cnt is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:56:6:56:16:@W:CL159:@XP_MSG">reg_if.vhd(56)</a><!@TM:1446907712> | Input sync_pulse is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:178:6:178:11:@W:CL246:@XP_MSG">corepwm.vhd(178)</a><!@TM:1446907712> | Input port bits 1 to 0 of paddr(7 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\corepwm\4.1.106\rtl\vhdl\core\corepwm.vhd:183:6:183:12:@W:CL159:@XP_MSG">corepwm.vhd(183)</a><!@TM:1446907712> | Input TACHIN is unused</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element sdif0_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element fpll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element sdif1_spll_lock_q2.
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:CL177:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907712> | Sharing sequential element sdif2_spll_lock_q2.
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:CL201:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1446907712> | Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:CL201:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1446907712> | Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:CL201:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1446907712> | Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:CL201:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1446907712> | Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:CL201:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907712> | Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:96:4:96:13:@W:CL159:@XP_MSG">coreresetp.vhd(96)</a><!@TM:1446907712> | Input CLK_LTSSM is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:123:4:123:13:@W:CL159:@XP_MSG">coreresetp.vhd(123)</a><!@TM:1446907712> | Input FPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:126:4:126:19:@W:CL159:@XP_MSG">coreresetp.vhd(126)</a><!@TM:1446907712> | Input SDIF0_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:135:4:135:19:@W:CL159:@XP_MSG">coreresetp.vhd(135)</a><!@TM:1446907712> | Input SDIF1_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:139:4:139:19:@W:CL159:@XP_MSG">coreresetp.vhd(139)</a><!@TM:1446907712> | Input SDIF2_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:143:4:143:19:@W:CL159:@XP_MSG">coreresetp.vhd(143)</a><!@TM:1446907712> | Input SDIF3_SPLL_LOCK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:157:4:157:14:@W:CL159:@XP_MSG">coreresetp.vhd(157)</a><!@TM:1446907712> | Input SDIF0_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:158:4:158:16:@W:CL159:@XP_MSG">coreresetp.vhd(158)</a><!@TM:1446907712> | Input SDIF0_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:159:4:159:16:@W:CL159:@XP_MSG">coreresetp.vhd(159)</a><!@TM:1446907712> | Input SDIF0_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:160:4:160:14:@W:CL159:@XP_MSG">coreresetp.vhd(160)</a><!@TM:1446907712> | Input SDIF1_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:161:4:161:16:@W:CL159:@XP_MSG">coreresetp.vhd(161)</a><!@TM:1446907712> | Input SDIF1_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:162:4:162:16:@W:CL159:@XP_MSG">coreresetp.vhd(162)</a><!@TM:1446907712> | Input SDIF1_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:163:4:163:14:@W:CL159:@XP_MSG">coreresetp.vhd(163)</a><!@TM:1446907712> | Input SDIF2_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:164:4:164:16:@W:CL159:@XP_MSG">coreresetp.vhd(164)</a><!@TM:1446907712> | Input SDIF2_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:165:4:165:16:@W:CL159:@XP_MSG">coreresetp.vhd(165)</a><!@TM:1446907712> | Input SDIF2_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:166:4:166:14:@W:CL159:@XP_MSG">coreresetp.vhd(166)</a><!@TM:1446907712> | Input SDIF3_PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:167:4:167:16:@W:CL159:@XP_MSG">coreresetp.vhd(167)</a><!@TM:1446907712> | Input SDIF3_PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:168:4:168:16:@W:CL159:@XP_MSG">coreresetp.vhd(168)</a><!@TM:1446907712> | Input SDIF3_PRDATA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:174:4:174:22:@W:CL159:@XP_MSG">coreresetp.vhd(174)</a><!@TM:1446907712> | Input SOFT_EXT_RESET_OUT is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:175:4:175:18:@W:CL159:@XP_MSG">coreresetp.vhd(175)</a><!@TM:1446907712> | Input SOFT_RESET_F2M is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:176:4:176:17:@W:CL159:@XP_MSG">coreresetp.vhd(176)</a><!@TM:1446907712> | Input SOFT_M3_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:177:4:177:34:@W:CL159:@XP_MSG">coreresetp.vhd(177)</a><!@TM:1446907712> | Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:178:4:178:24:@W:CL159:@XP_MSG">coreresetp.vhd(178)</a><!@TM:1446907712> | Input SOFT_FDDR_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:179:4:179:24:@W:CL159:@XP_MSG">coreresetp.vhd(179)</a><!@TM:1446907712> | Input SOFT_SDIF0_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:180:4:180:25:@W:CL159:@XP_MSG">coreresetp.vhd(180)</a><!@TM:1446907712> | Input SOFT_SDIF0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:181:4:181:24:@W:CL159:@XP_MSG">coreresetp.vhd(181)</a><!@TM:1446907712> | Input SOFT_SDIF1_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:182:4:182:25:@W:CL159:@XP_MSG">coreresetp.vhd(182)</a><!@TM:1446907712> | Input SOFT_SDIF1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:183:4:183:24:@W:CL159:@XP_MSG">coreresetp.vhd(183)</a><!@TM:1446907712> | Input SOFT_SDIF2_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:184:4:184:25:@W:CL159:@XP_MSG">coreresetp.vhd(184)</a><!@TM:1446907712> | Input SOFT_SDIF2_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:185:4:185:24:@W:CL159:@XP_MSG">coreresetp.vhd(185)</a><!@TM:1446907712> | Input SOFT_SDIF3_PHY_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:186:4:186:25:@W:CL159:@XP_MSG">coreresetp.vhd(186)</a><!@TM:1446907712> | Input SOFT_SDIF3_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:190:4:190:27:@W:CL159:@XP_MSG">coreresetp.vhd(190)</a><!@TM:1446907712> | Input SOFT_SDIF0_0_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd:191:4:191:27:@W:CL159:@XP_MSG">coreresetp.vhd(191)</a><!@TM:1446907712> | Input SOFT_SDIF0_1_CORE_RESET is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Clock_gen.vhd:41:13:41:30:@W:CL159:@XP_MSG">Clock_gen.vhd(41)</a><!@TM:1446907712> | Input BAUD_VAL_FRACTION is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:126:4:126:6:@N:CL201:@XP_MSG">Tx_async.vhd(126)</a><!@TM:1446907712> | Trying to extract state machine for register xmit_state
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:45:9:45:20:@W:CL159:@XP_MSG">Tx_async.vhd(45)</a><!@TM:1446907712> | Input tx_dout_reg is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:46:9:46:19:@W:CL159:@XP_MSG">Tx_async.vhd(46)</a><!@TM:1446907712> | Input fifo_empty is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Tx_async.vhd:47:9:47:18:@W:CL159:@XP_MSG">Tx_async.vhd(47)</a><!@TM:1446907712> | Input fifo_full is unused</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\Rx_async.vhd:227:6:227:8:@N:CL201:@XP_MSG">Rx_async.vhd(227)</a><!@TM:1446907712> | Trying to extract state machine for register rx_state
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\CoreUARTapb_0_0\rtl\vhdl\core\CoreUARTapb.vhd:82:6:82:11:@W:CL246:@XP_MSG">CoreUARTapb.vhd(82)</a><!@TM:1446907712> | Input port bits 1 to 0 of paddr(4 downto 0) are unused </font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\component\work\mss_top_sb\FABOSC_0\mss_top_sb_FABOSC_0_OSC.vhd:10:10:10:13:@W:CL159:@XP_MSG">mss_top_sb_FABOSC_0_OSC.vhd(10)</a><!@TM:1446907712> | Input XTL is unused</font>
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 100MB peak: 119MB)

Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Sat Nov 07 17:48:31 2015

###########################################################]
Synopsys Netlist Linker, version comp201403sp1p1, Build 095R, built Oct  9 2014
@N: : <!@TM:1446907714> | Running in 64-bit mode 
File C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\synwork\mss_top_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 74MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 07 17:48:33 2015

###########################################################]
Pre-mapping Report

<a name=mapperReport2>Synopsys Generic Technology Pre-mapping, Version mapact, Build 1350R, Built Oct 16 2014 10:02:37</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Linked File: <a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top_scck.rpt:@XP_FILE">mss_top_scck.rpt</a>
Printing clock  summary report in "C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1446907716> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1446907716> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 111MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 111MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@W:BN132:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907716> | Removing sequential instance mss_top_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int,  because it is equivalent to instance mss_top_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:380:6:380:8:@N:BN362:@XP_MSG">rx_async.vhd(380)</a><!@TM:1446907716> | Removing sequential instance clear_parity_en_xhdl3 of view:PrimLib.dffr(prim) in hierarchy view:coreuartapb_lib.mss_top_sb_CoreUARTapb_0_0_Rx_async(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:380:6:380:8:@N:BN362:@XP_MSG">rx_async.vhd(380)</a><!@TM:1446907716> | Removing sequential instance fifo_write_xhdl6 of view:PrimLib.dffs(prim) in hierarchy view:coreuartapb_lib.mss_top_sb_CoreUARTapb_0_0_Rx_async(translated) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907716> | Removing sequential instance DDR_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907716> | Removing sequential instance SDIF_READY_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907716> | Removing sequential instance SDIF_RELEASED_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907716> | Removing sequential instance FDDR_CORE_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1446907716> | Removing sequential instance SDIF0_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1446907716> | Removing sequential instance SDIF0_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1446907716> | Removing sequential instance SDIF1_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1446907716> | Removing sequential instance SDIF1_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1446907716> | Removing sequential instance SDIF2_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1446907716> | Removing sequential instance SDIF2_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1446907716> | Removing sequential instance SDIF3_PHY_RESET_N_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1446907716> | Removing sequential instance SDIF3_CORE_RESET_N_0 of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907716> | Removing sequential instance INIT_DONE_int of view:PrimLib.dffre(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1134:8:1134:10:@N:BN362:@XP_MSG">coreresetp.vhd(1134)</a><!@TM:1446907716> | Removing sequential instance sdif0_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1193:8:1193:10:@N:BN362:@XP_MSG">coreresetp.vhd(1193)</a><!@TM:1446907716> | Removing sequential instance sdif1_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1252:8:1252:10:@N:BN362:@XP_MSG">coreresetp.vhd(1252)</a><!@TM:1446907716> | Removing sequential instance sdif2_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1311:8:1311:10:@N:BN362:@XP_MSG">coreresetp.vhd(1311)</a><!@TM:1446907716> | Removing sequential instance sdif3_state[0:3] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1059:8:1059:10:@N:BN362:@XP_MSG">coreresetp.vhd(1059)</a><!@TM:1446907716> | Removing sequential instance sm0_state[0:6] of view:PrimLib.statemachine(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1446907716> | Removing sequential instance CONFIG2_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1446907716> | Removing sequential instance sdif0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1446907716> | Removing sequential instance sdif1_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1446907716> | Removing sequential instance sdif2_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1446907716> | Removing sequential instance sdif3_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907716> | Removing sequential instance sdif3_spll_lock_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1446907716> | Removing sequential instance CONFIG1_DONE_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif3_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif2_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif1_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:922:8:922:10:@N:BN362:@XP_MSG">coreresetp.vhd(922)</a><!@TM:1446907716> | Removing sequential instance CONFIG2_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:803:8:803:10:@N:BN362:@XP_MSG">coreresetp.vhd(803)</a><!@TM:1446907716> | Removing sequential instance sdif0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:814:8:814:10:@N:BN362:@XP_MSG">coreresetp.vhd(814)</a><!@TM:1446907716> | Removing sequential instance sdif1_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:825:8:825:10:@N:BN362:@XP_MSG">coreresetp.vhd(825)</a><!@TM:1446907716> | Removing sequential instance sdif2_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:836:8:836:10:@N:BN362:@XP_MSG">coreresetp.vhd(836)</a><!@TM:1446907716> | Removing sequential instance sdif3_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:936:8:936:10:@N:BN362:@XP_MSG">coreresetp.vhd(936)</a><!@TM:1446907716> | Removing sequential instance sdif3_spll_lock_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:908:8:908:10:@N:BN362:@XP_MSG">coreresetp.vhd(908)</a><!@TM:1446907716> | Removing sequential instance CONFIG1_DONE_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif0_core_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance ddr_settled_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif3_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif2_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif1_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance release_sdif0_core_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1544:8:1544:10:@N:BN362:@XP_MSG">coreresetp.vhd(1544)</a><!@TM:1446907716> | Removing sequential instance ddr_settled_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1495:8:1495:10:@N:BN362:@XP_MSG">coreresetp.vhd(1495)</a><!@TM:1446907716> | Removing sequential instance release_sdif3_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1471:8:1471:10:@N:BN362:@XP_MSG">coreresetp.vhd(1471)</a><!@TM:1446907716> | Removing sequential instance release_sdif2_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1447:8:1447:10:@N:BN362:@XP_MSG">coreresetp.vhd(1447)</a><!@TM:1446907716> | Removing sequential instance release_sdif1_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1423:8:1423:10:@N:BN362:@XP_MSG">coreresetp.vhd(1423)</a><!@TM:1446907716> | Removing sequential instance release_sdif0_core of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1519:8:1519:10:@N:BN362:@XP_MSG">coreresetp.vhd(1519)</a><!@TM:1446907716> | Removing sequential instance ddr_settled of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1446907716> | Removing sequential instance sm0_areset_n_clk_base of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1446907716> | Removing sequential instance sdif3_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1446907716> | Removing sequential instance sdif2_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1446907716> | Removing sequential instance sdif1_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1446907716> | Removing sequential instance sdif0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:770:8:770:10:@N:BN362:@XP_MSG">coreresetp.vhd(770)</a><!@TM:1446907716> | Removing sequential instance sm0_areset_n_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1446907716> | Removing sequential instance sm0_areset_n_rcosc of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:894:8:894:10:@N:BN362:@XP_MSG">coreresetp.vhd(894)</a><!@TM:1446907716> | Removing sequential instance sdif3_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:883:8:883:10:@N:BN362:@XP_MSG">coreresetp.vhd(883)</a><!@TM:1446907716> | Removing sequential instance sdif2_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:872:8:872:10:@N:BN362:@XP_MSG">coreresetp.vhd(872)</a><!@TM:1446907716> | Removing sequential instance sdif1_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:861:8:861:10:@N:BN362:@XP_MSG">coreresetp.vhd(861)</a><!@TM:1446907716> | Removing sequential instance sdif0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:850:8:850:10:@N:BN362:@XP_MSG">coreresetp.vhd(850)</a><!@TM:1446907716> | Removing sequential instance sm0_areset_n_rcosc_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1446907716> | Removing sequential instance SDIF3_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1446907716> | Removing sequential instance SDIF2_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1446907716> | Removing sequential instance SDIF1_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1446907716> | Removing sequential instance SDIF0_PERST_N_re of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN114:@XP_HELP">BN114</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\fabosc_0\mss_top_sb_fabosc_0_osc.vhd:49:4:49:24:@N:BN114:@XP_MSG">mss_top_sb_fabosc_0_osc.vhd(49)</a><!@TM:1446907716> | Removing instance I_RCOSC_25_50MHZ_FAB of black_box view:work.RCOSC_25_50MHZ_FAB(def_arch) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1446907716> | Removing sequential instance SDIF3_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1446907716> | Removing sequential instance SDIF2_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1446907716> | Removing sequential instance SDIF1_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1446907716> | Removing sequential instance SDIF0_PERST_N_q3 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1446907716> | Removing sequential instance SDIF3_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1446907716> | Removing sequential instance SDIF2_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1446907716> | Removing sequential instance SDIF1_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1446907716> | Removing sequential instance SDIF0_PERST_N_q2 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:751:8:751:10:@N:BN362:@XP_MSG">coreresetp.vhd(751)</a><!@TM:1446907716> | Removing sequential instance SDIF3_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:735:8:735:10:@N:BN362:@XP_MSG">coreresetp.vhd(735)</a><!@TM:1446907716> | Removing sequential instance SDIF2_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:719:8:719:10:@N:BN362:@XP_MSG">coreresetp.vhd(719)</a><!@TM:1446907716> | Removing sequential instance SDIF1_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:703:8:703:10:@N:BN362:@XP_MSG">coreresetp.vhd(703)</a><!@TM:1446907716> | Removing sequential instance SDIF0_PERST_N_q1 of view:PrimLib.dffr(prim) in hierarchy view:work.CoreResetP(rtl) because there are no references to its outputs 
syn_allowed_resources : blockrams=21  set on top level netlist mss_top


<a name=mapperReport3>@S |Clock Summary</a>
****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
System                                           1.0 MHz       1000.000      system       system_clkgroup    
mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0
=============================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT530:@XP_HELP">MT530</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:2045:4:2045:6:@W:MT530:@XP_MSG">corei2creal.vhd(2045)</a><!@TM:1446907716> | Found inferred clock mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 416 sequential elements including mss_top_sb_0.COREI2C_0_0.G0a\.0\.ui2c.fsmsta[4:0]. This clock has no specified timing constraint which may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1446907716> | Writing default property annotation file C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 72MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 07 17:48:36 2015

###########################################################]
Map & Optimize Report

<a name=mapperReport4>Synopsys Generic Technology Mapper, Version mapact, Build 1350R, Built Oct 16 2014 10:02:37</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version I-2014.03M-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1446907733> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1446907733> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri7 on net un4_tri7 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri6 on net un4_tri6 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri5 on net un4_tri5 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri4 on net un4_tri4 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri3 on net un4_tri3 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri2 on net un4_tri2 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri1 on net un4_tri1 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:281:27:281:100:@W:MO111:@XP_MSG">reg_if.vhd(281)</a><!@TM:1446907733> | Tristate driver un4_tri0 on net un4_tri0 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:279:27:279:99:@W:MO111:@XP_MSG">reg_if.vhd(279)</a><!@TM:1446907733> | Tristate driver un1_psh_enable_reg1_tri7 on net un1_psh_enable_reg1_tri7 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:279:27:279:99:@W:MO111:@XP_MSG">reg_if.vhd(279)</a><!@TM:1446907733> | Tristate driver un1_psh_enable_reg1_tri6 on net un1_psh_enable_reg1_tri6 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:279:27:279:99:@W:MO111:@XP_MSG">reg_if.vhd(279)</a><!@TM:1446907733> | Tristate driver un1_psh_enable_reg1_tri5 on net un1_psh_enable_reg1_tri5 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\reg_if.vhd:279:27:279:99:@W:MO111:@XP_MSG">reg_if.vhd(279)</a><!@TM:1446907733> | Tristate driver un1_psh_enable_reg1_tri4 on net un1_psh_enable_reg1_tri4 has its enable tied to GND (module reg_if) </font>
<font color=#A52A2A>@W:<a href="@W:MO228:@XP_HELP">MO228</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:296:18:296:22:@W:MO228:@XP_MSG">rx_async.vhd(296)</a><!@TM:1446907733> | Optimizing internal tristate to a wire based on don't care (X) analysis</font>
<font color=#A52A2A>@W:<a href="@W:MO228:@XP_HELP">MO228</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:296:18:296:22:@W:MO228:@XP_MSG">rx_async.vhd(296)</a><!@TM:1446907733> | Optimizing internal tristate to a wire based on don't care (X) analysis</font>
<font color=#A52A2A>@W:<a href="@W:MO228:@XP_HELP">MO228</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:296:18:296:22:@W:MO228:@XP_MSG">rx_async.vhd(296)</a><!@TM:1446907733> | Optimizing internal tristate to a wire based on don't care (X) analysis</font>
<font color=#A52A2A>@W:<a href="@W:MO171:@XP_HELP">MO171</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO171:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1446907733> | Sequential instance mss_top_sb_0.CORERESETP_0.sm1_areset_n_q1 reduced to a combinational gate by constant propagation </font>
<font color=#A52A2A>@W:<a href="@W:MO228:@XP_HELP">MO228</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:296:18:296:22:@W:MO228:@XP_MSG">rx_async.vhd(296)</a><!@TM:1446907733> | Optimizing internal tristate to a wire based on don't care (X) analysis</font>
<font color=#A52A2A>@W:<a href="@W:MO228:@XP_HELP">MO228</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:296:18:296:22:@W:MO228:@XP_MSG">rx_async.vhd(296)</a><!@TM:1446907733> | Optimizing internal tristate to a wire based on don't care (X) analysis</font>

Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:805:18:805:22:@N:FA239:@XP_MSG">corei2creal.vhd(805)</a><!@TM:1446907733> | ROM serSTA_WRITE_PROC\.sersta_31[4:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:805:18:805:22:@N:FA239:@XP_MSG">corei2creal.vhd(805)</a><!@TM:1446907733> | ROM serSTA_WRITE_PROC\.sersta_31[4:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:805:18:805:22:@N:MO106:@XP_MSG">corei2creal.vhd(805)</a><!@TM:1446907733> | Found ROM, 'serSTA_WRITE_PROC\.sersta_31[4:0]', 29 words by 5 bits 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:781:8:781:10:@W:MO129:@XP_MSG">coreresetp.vhd(781)</a><!@TM:1446907733> | Sequential instance mss_top_sb_0.CORERESETP_0.sm1_areset_n_clk_base reduced to a combinational gate by constant propagation</font>
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1446907733> | ROM CoreAPB3_0.iPSELS_raw_5[2:0] mapped in logic.
@N:<a href="@N:FA239:@XP_HELP">FA239</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:FA239:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1446907733> | ROM CoreAPB3_0.iPSELS_raw_5[2:0] mapped in logic.
@N:<a href="@N:MO106:@XP_HELP">MO106</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd:648:12:648:16:@N:MO106:@XP_MSG">coreapb3.vhd(648)</a><!@TM:1446907733> | Found ROM, 'CoreAPB3_0.iPSELS_raw_5[2:0]', 16 words by 3 bits 
<font color=#A52A2A>@W:<a href="@W:MO129:@XP_HELP">MO129</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd:1331:8:1331:10:@W:MO129:@XP_MSG">coreresetp.vhd(1331)</a><!@TM:1446907733> | Sequential instance mss_top_sb_0.CORERESETP_0.RESET_N_F2M_int reduced to a combinational gate by constant propagation</font>

Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 137MB)

Encoding state machine fsmmod[0:6] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
Encoding state machine fsmsync[0:7] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   00000001 -> 00000000
   00000010 -> 00000011
   00000100 -> 00000101
   00001000 -> 00001001
   00010000 -> 00010001
   00100000 -> 00100001
   01000000 -> 01000001
   10000000 -> 10000001
Encoding state machine fsmdet[0:6] (view:corei2c_lib.COREI2CREAL(rtl))
original code -> new code
   0000001 -> 0000000
   0000010 -> 0000011
   0000100 -> 0000101
   0001000 -> 0001001
   0010000 -> 0010001
   0100000 -> 0100001
   1000000 -> 1000001
@N: : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\timebase.vhd:66:6:66:8:@N::@XP_MSG">timebase.vhd(66)</a><!@TM:1446907733> | Found counter in view:corepwm_lib.timebase(trans) inst period_cnt_int[31:0]
@N: : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\timebase.vhd:53:6:53:8:@N::@XP_MSG">timebase.vhd(53)</a><!@TM:1446907733> | Found counter in view:corepwm_lib.timebase(trans) inst prescale_cnt[31:0]
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd:71:79:71:156:@N:MF179:@XP_MSG">pwm_gen.vhd(71)</a><!@TM:1446907733> | Found 32 bit by 32 bit '==' comparator, 'PWM_output_select\.4\.PWM_output_generation\.un145_pwm_enable_reg'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd:71:79:71:156:@N:MF179:@XP_MSG">pwm_gen.vhd(71)</a><!@TM:1446907733> | Found 32 bit by 32 bit '==' comparator, 'PWM_output_select\.1\.PWM_output_generation\.un31_pwm_enable_reg'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd:71:79:71:156:@N:MF179:@XP_MSG">pwm_gen.vhd(71)</a><!@TM:1446907733> | Found 32 bit by 32 bit '==' comparator, 'PWM_output_select\.2\.PWM_output_generation\.un69_pwm_enable_reg'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corepwm\4.1.106\rtl\vhdl\core\pwm_gen.vhd:71:79:71:156:@N:MF179:@XP_MSG">pwm_gen.vhd(71)</a><!@TM:1446907733> | Found 32 bit by 32 bit '==' comparator, 'PWM_output_select\.3\.PWM_output_generation\.un107_pwm_enable_reg'
@N: : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\clock_gen.vhd:203:11:203:13:@N::@XP_MSG">clock_gen.vhd(203)</a><!@TM:1446907733> | Found counter in view:coreuartapb_lib.mss_top_sb_CoreUARTapb_0_0_Clock_gen(rtl) inst baud_cntr[12:0]
Encoding state machine xmit_state[0:5] (view:coreuartapb_lib.mss_top_sb_CoreUARTapb_0_0_Tx_async(translated))
original code -> new code
   00000000000000000000000000000000 -> 000000
   00000000000000000000000000000001 -> 000011
   00000000000000000000000000000010 -> 000101
   00000000000000000000000000000011 -> 001001
   00000000000000000000000000000100 -> 010001
   00000000000000000000000000000101 -> 100001
<font color=#A52A2A>@W:<a href="@W:MO160:@XP_HELP">MO160</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\tx_async.vhd:126:4:126:6:@W:MO160:@XP_MSG">tx_async.vhd(126)</a><!@TM:1446907733> | Register bit xmit_state[1] is always 0, optimizing ...</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\tx_async.vhd:277:4:277:6:@N:BN362:@XP_MSG">tx_async.vhd(277)</a><!@TM:1446907733> | Removing sequential instance tx_parity in hierarchy view:coreuartapb_lib.mss_top_sb_CoreUARTapb_0_0_Tx_async(translated) because there are no references to its outputs 
Encoding state machine rx_state[0:2] (view:coreuartapb_lib.mss_top_sb_CoreUARTapb_0_0_Rx_async(translated))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:340:6:340:8:@N:BN362:@XP_MSG">rx_async.vhd(340)</a><!@TM:1446907733> | Removing sequential instance CoreUARTapb_0_0.uUART.make_RX.parity_err_xhdl2 in hierarchy view:work.mss_top_sb(rtl) because there are no references to its outputs 

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 156MB peak: 157MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 157MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:320:6:320:8:@N:BN362:@XP_MSG">rx_async.vhd(320)</a><!@TM:1446907733> | Removing sequential instance mss_top_sb_0.CoreUARTapb_0_0.uUART.make_RX.rx_parity_calc in hierarchy view:work.mss_top(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\coreuartapb_0_0\rtl\vhdl\core\rx_async.vhd:283:6:283:8:@N:BN362:@XP_MSG">rx_async.vhd(283)</a><!@TM:1446907733> | Removing sequential instance mss_top_sb_0.CoreUARTapb_0_0.uUART.make_RX.rx_shift[8] in hierarchy view:work.mss_top(rtl) because there are no references to its outputs 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\actel\directcore\corei2c\7.0.102\rtl\vhdl\core\corei2creal.vhd:1543:4:1543:6:@N:BN362:@XP_MSG">corei2creal.vhd(1543)</a><!@TM:1446907733> | Removing sequential instance mss_top_sb_0.COREI2C_0_0.G0a\.0\.ui2c.fsmsync[0] in hierarchy view:work.mss_top(rtl) because there are no references to its outputs 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 161MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 147MB peak: 161MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 148MB peak: 161MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:06s; Memory used current: 147MB peak: 161MB)


Finished preparing to map (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 148MB peak: 161MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 185MB peak: 187MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:09s		   -28.82ns		 920 /       406
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -8.89ns		 940 /       406
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -8.89ns		 940 /       406
------------------------------------------------------------

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1446907733> | Promoting Net mss_top_sb_0.MSS_READY on CLKINT  I_108  

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 154MB peak: 187MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:12s; CPU Time elapsed 0h:00m:11s; Memory used current: 155MB peak: 187MB)



<a name=clockReport5>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 407 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================================ Non-Gated/Non-Generated Clocks ================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                             
--------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:mss_top_sb_0.CCC_0.GL0_INST@|E:mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       mss_top_sb_0.CCC_0.GL0_INST     CLKINT                 407        mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST
================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 151MB peak: 187MB)

Writing Analyst data base C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\synwork\mss_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 151MB peak: 187MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1446907733> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1446907733> | Synopsys Constraint File capacitance units using default value of 1pF  
I-2014.03M-SP1

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 153MB peak: 187MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\mss_top_sb.vhd:1252:0:1252:12:@W:MT246:@XP_MSG">mss_top_sb.vhd(1252)</a><!@TM:1446907733> | Blackbox SYSRESET is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\kruci_000\desktop\soc\git\astraeus\mss_example\component\work\mss_top_sb\ccc_0\mss_top_sb_ccc_0_fccc.vhd:106:4:106:12:@W:MT246:@XP_MSG">mss_top_sb_ccc_0_fccc.vhd(106)</a><!@TM:1446907733> | Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1446907733> | Found inferred clock mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:mss_top_sb_0.CCC_0.GL0_net"</font> 



<a name=timingReport6>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Nov 07 17:48:53 2015
#


Top view:               mss_top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1446907733> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1446907733> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary7>Performance Summary </a>
*******************


Worst slack in design: -1.766

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     85.0 MHz      10.000        11.765        -1.766     inferred     Inferred_clkgroup_0
System                                           100.0 MHz     895.2 MHz     10.000        1.117         8.883      system       system_clkgroup    
====================================================================================================================================================





<a name=clockRelationships8>Clock Relationships</a>
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                        System                                        |  10.000      8.883   |  No paths    -      |  No paths    -      |  No paths    -    
mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock  mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      -1.766  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo9>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport10>Detailed Report for Clock: mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock</a>
====================================



<a name=startingSlack11>Starting Points with Worst Slack</a>
********************************

                                                 Starting                                                                                                                            Arrival           
Instance                                         Reference                                        Type        Pin                Net                                                 Time        Slack 
                                                 Clock                                                                                                                                                 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[12]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]     3.677       -1.766
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[2]      CoreAPB3_0_APBmslave0_PADDR[2]                      3.576       -1.647
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[3]      CoreAPB3_0_APBmslave0_PADDR[3]                      3.576       -1.605
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[0]      CoreAPB3_0_APBmslave0_PADDR[0]                      3.660       -1.528
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[1]      CoreAPB3_0_APBmslave0_PADDR[1]                      3.597       -1.508
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[14]     3.652       -1.490
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[15]     3.580       -1.336
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx         3.488       -1.188
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[5]      CoreAPB3_0_APBmslave0_PADDR[5]                      3.657       -1.150
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[6]      CoreAPB3_0_APBmslave0_PADDR[6]                      3.746       -0.931
=======================================================================================================================================================================================================


<a name=endingSlack12>Ending Points with Worst Slack</a>
******************************

                                                 Starting                                                                                                                              Required           
Instance                                         Reference                                        Type        Pin                 Net                                                  Time         Slack 
                                                 Clock                                                                                                                                                    
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[23]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23]     9.534        -1.766
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[30]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30]     9.564        -1.736
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[13]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13]     9.577        -1.722
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[11]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11]     9.589        -1.710
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[21]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21]     9.597        -1.702
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[14]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[14]     9.633        -1.667
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[12]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[12]     9.645        -1.655
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[1]      mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[1]      9.629        -1.647
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[7]      mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[7]      9.722        -1.609
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST     mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[26]     mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[26]     9.698        -1.601
==========================================================================================================================================================================================================



<a name=worstPaths13>Worst Path Information</a>
<a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr:srsfC:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srs:fp:136399:138973:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.466
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.534

    - Propagation time:                      11.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.765

    Number of logic level(s):                5
    Starting point:                          mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[23]
    The start point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                   Pin                 Pin               Arrival     No. of    
Name                                                                 Type        Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_ADDR[12]      Out     3.677     3.677       -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]                      Net         -                   -       1.126     -           3         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        D                   In      -         4.803       -         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        Y                   Out     0.472     5.276       -         
N_515                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        B                   In      -         6.227       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        Y                   Out     0.164     6.391       -         
N_518                                                                Net         -                   -       0.875     -           12        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        D                   In      -         7.266       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        Y                   Out     0.470     7.736       -         
N_521                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIP67N[0]      CFG4        D                   In      -         8.687       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIP67N[0]      CFG4        Y                   Out     0.470     9.157       -         
PRDATA_0_0[23]                                                       Net         -                   -       0.556     -           1         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIO70E3[0]     CFG4        D                   In      -         9.713       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIO70E3[0]     CFG4        Y                   Out     0.470     10.182      -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[23]                     Net         -                   -       1.117     -           1         
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_RDATA[23]     In      -         11.300      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 11.765 is 6.189(52.6%) logic and 5.577(47.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.436
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.564

    - Propagation time:                      11.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.736

    Number of logic level(s):                5
    Starting point:                          mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[30]
    The start point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                   Pin                 Pin               Arrival     No. of    
Name                                                                 Type        Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_ADDR[12]      Out     3.677     3.677       -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]                      Net         -                   -       1.126     -           3         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        D                   In      -         4.803       -         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        Y                   Out     0.472     5.276       -         
N_515                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        B                   In      -         6.227       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        Y                   Out     0.164     6.391       -         
N_518                                                                Net         -                   -       0.875     -           12        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        D                   In      -         7.266       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        Y                   Out     0.470     7.736       -         
N_521                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIUC8N[0]      CFG4        D                   In      -         8.687       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIUC8N[0]      CFG4        Y                   Out     0.470     9.157       -         
PRDATA_0_0[30]                                                       Net         -                   -       0.556     -           1         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIPB3E3[0]     CFG4        D                   In      -         9.713       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIPB3E3[0]     CFG4        Y                   Out     0.470     10.182      -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[30]                     Net         -                   -       1.117     -           1         
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_RDATA[30]     In      -         11.300      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 11.736 is 6.159(52.5%) logic and 5.577(47.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.423
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.577

    - Propagation time:                      11.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.723

    Number of logic level(s):                5
    Starting point:                          mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[13]
    The start point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                   Pin                 Pin               Arrival     No. of    
Name                                                                 Type        Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_ADDR[12]      Out     3.677     3.677       -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]                      Net         -                   -       1.126     -           3         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        D                   In      -         4.803       -         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        Y                   Out     0.472     5.276       -         
N_515                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        B                   In      -         6.227       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        Y                   Out     0.164     6.391       -         
N_518                                                                Net         -                   -       0.875     -           12        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        D                   In      -         7.266       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        Y                   Out     0.470     7.736       -         
N_521                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIN25N[0]      CFG4        D                   In      -         8.687       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIN25N[0]      CFG4        Y                   Out     0.470     9.157       -         
PRDATA_0_0[13]                                                       Net         -                   -       0.556     -           1         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIKVRD3[0]     CFG4        D                   In      -         9.713       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIKVRD3[0]     CFG4        Y                   Out     0.470     10.182      -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[13]                     Net         -                   -       1.117     -           1         
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_RDATA[13]     In      -         11.300      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 11.723 is 6.146(52.4%) logic and 5.577(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.411
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.589

    - Propagation time:                      11.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.710

    Number of logic level(s):                5
    Starting point:                          mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[11]
    The start point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                   Pin                 Pin               Arrival     No. of    
Name                                                                 Type        Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_ADDR[12]      Out     3.677     3.677       -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]                      Net         -                   -       1.126     -           3         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        D                   In      -         4.803       -         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        Y                   Out     0.472     5.276       -         
N_515                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        B                   In      -         6.227       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        Y                   Out     0.164     6.391       -         
N_518                                                                Net         -                   -       0.875     -           12        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        D                   In      -         7.266       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        Y                   Out     0.470     7.736       -         
N_521                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIS64N[0]      CFG4        D                   In      -         8.687       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIS64N[0]      CFG4        Y                   Out     0.470     9.157       -         
PRDATA_0_0[11]                                                       Net         -                   -       0.556     -           1         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNILVQD3[0]     CFG4        D                   In      -         9.713       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNILVQD3[0]     CFG4        Y                   Out     0.470     10.182      -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[11]                     Net         -                   -       1.117     -           1         
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_RDATA[11]     In      -         11.300      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 11.711 is 6.134(52.4%) logic and 5.577(47.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.403
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.597

    - Propagation time:                      11.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.703

    Number of logic level(s):                5
    Starting point:                          mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[12]
    Ending point:                            mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[21]
    The start point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            mss_top_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                   Pin                 Pin               Arrival     No. of    
Name                                                                 Type        Name                Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_ADDR[12]      Out     3.677     3.677       -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PADDR[12]                      Net         -                   -       1.126     -           3         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        D                   In      -         4.803       -         
mss_top_sb_0.CoreAPB3_0.iPSELS_raw_0_a2_0_a2_0[2]                    CFG4        Y                   Out     0.472     5.276       -         
N_515                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        B                   In      -         6.227       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[9]              CFG3        Y                   Out     0.164     6.391       -         
N_518                                                                Net         -                   -       0.875     -           12        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        D                   In      -         7.266       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10[0]              CFG4        Y                   Out     0.470     7.736       -         
N_521                                                                Net         -                   -       0.951     -           19        
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIUA6N[0]      CFG4        D                   In      -         8.687       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIUA6N[0]      CFG4        Y                   Out     0.470     9.157       -         
PRDATA_0_0[21]                                                       Net         -                   -       0.556     -           1         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIP7VD3[0]     CFG4        D                   In      -         9.713       -         
mss_top_sb_0.CoreAPB3_0.u_mux_p_to_b3.PRDATA_0_a2_10_RNIP7VD3[0]     CFG4        Y                   Out     0.470     10.182      -         
mss_top_sb_MSS_TMP_0_FIC_0_APB_MASTER_PRDATA[21]                     Net         -                   -       1.117     -           1         
mss_top_sb_0.mss_top_sb_MSS_0.MSS_ADLIB_INST                         MSS_010     F_HM0_RDATA[21]     In      -         11.300      -         
=============================================================================================================================================
Total path delay (propagation time + setup) of 11.703 is 6.126(52.3%) logic and 5.577(47.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport14>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack15>Starting Points with Worst Slack</a>
********************************

                                           Starting                                                                                           Arrival          
Instance                                   Reference     Type               Pin        Net                                                    Time        Slack
                                           Clock                                                                                                               
---------------------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ     System        RCOSC_25_50MHZ     CLKOUT     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     0.000       8.883
===============================================================================================================================================================


<a name=endingSlack16>Ending Points with Worst Slack</a>
******************************

                                Starting                                                                                         Required          
Instance                        Reference     Type     Pin                Net                                                    Time         Slack
                                Clock                                                                                                              
---------------------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.CCC_0.CCC_INST     System        CCC      RCOSC_25_50MHZ     FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     10.000       8.883
===================================================================================================================================================



<a name=worstPaths17>Worst Path Information</a>
<a href="C:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srr:srsfC:\Users\kruci_000\Desktop\SoC\git\Astraeus\mss_example\synthesis\mss_top.srs:fp:160009:160414:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      1.117
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 8.883

    Number of logic level(s):                0
    Starting point:                          mss_top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ / CLKOUT
    Ending point:                            mss_top_sb_0.CCC_0.CCC_INST / RCOSC_25_50MHZ
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                            Pin                Pin               Arrival     No. of    
Name                                                   Type               Name               Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
mss_top_sb_0.FABOSC_0.I_RCOSC_25_50MHZ                 RCOSC_25_50MHZ     CLKOUT             Out     0.000     0.000       -         
FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC     Net                -                  -       1.117     -           1         
mss_top_sb_0.CCC_0.CCC_INST                            CCC                RCOSC_25_50MHZ     In      -         1.117       -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 1.117 is 0.000(0.0%) logic and 1.117(100.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

---------------------------------------
<a name=resourceUsage18>Resource Usage Report for mss_top </a>

Mapping to part: m2s010tq144std
Cell usage:
CCC             1 use
CLKINT          2 uses
MSS_010         1 use
OR3             3 uses
RCOSC_25_50MHZ  1 use
CFG1           4 uses
CFG2           158 uses
CFG3           170 uses
CFG4           442 uses

Carry primitives used for arithmetic functions:
ARI1           166 uses


Sequential Cells: 
SLE            406 uses

DSP Blocks:    0

I/O ports: 9
I/O primitives: 9
BIBUF          2 uses
INBUF          1 use
OUTBUF         5 uses
SYSRESET       1 use


Global Clock Buffers: 2


Total LUTs:    940

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  406 + 0 + 0 + 0 = 406;
Total number of LUTs after P&R:  940 + 0 + 0 + 0 = 940;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:16s; Memory used current: 54MB peak: 187MB)

Process took 0h:00m:17s realtime, 0h:00m:16s cputime
# Sat Nov 07 17:48:53 2015

###########################################################]

</pre></samp></body></html>
