

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_loop_height_loop_col_loop_row'
================================================================
* Date:           Mon Oct  6 00:17:22 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.259 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50404|    50404|  0.504 ms|  0.504 ms|  50404|  50404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_height_loop_col_loop_row  |    50402|    50402|         7|          4|          1|  12600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3931|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    11|       0|     157|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     195|    -|
|Register         |        -|     -|     578|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    11|     578|    4283|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |add_32ns_32ns_32_1_1_U23  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U26  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U27  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U31  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |add_32ns_32ns_32_1_1_U32  |add_32ns_32ns_32_1_1  |        0|   1|  0|   0|    0|
    |mul_32s_32s_32_1_1_U33    |mul_32s_32s_32_1_1    |        0|   3|  0|  47|    0|
    |mul_32s_32s_32_1_1_U34    |mul_32s_32s_32_1_1    |        0|   3|  0|  47|    0|
    |mux_21_32_1_1_U21         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U22         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U25         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U28         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U29         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U30         |mux_21_32_1_1         |        0|   0|  0|   9|    0|
    |mux_22_32_1_1_U24         |mux_22_32_1_1         |        0|   0|  0|   9|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|  11|  0| 157|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |add_ln36_fu_345_p2               |         +|   0|  0|   21|          14|           1|
    |add_ln37_fu_962_p2               |         +|   0|  0|   16|           9|           1|
    |add_ln44_fu_825_p2               |         +|   0|  0|   13|           4|           1|
    |add_ln45_fu_844_p2               |         +|   0|  0|   13|           4|           2|
    |add_ln48_fu_1032_p2              |         +|   0|  0|   39|          32|          32|
    |empty_20_fu_470_p2               |         +|   0|  0|   17|          10|          10|
    |empty_21_fu_480_p2               |         +|   0|  0|   17|          10|          10|
    |empty_22_fu_585_p2               |         +|   0|  0|   18|          11|          11|
    |indvars_iv_next19_dup_fu_406_p2  |         +|   0|  0|   13|           5|           1|
    |indvars_iv_next3339_fu_392_p2    |         +|   0|  0|   13|           5|           1|
    |tmp5_fu_591_p2                   |         +|   0|  0|   13|           5|           2|
    |and_ln48_1_fu_1053_p2            |       and|   0|  0|   64|          64|          64|
    |and_ln48_fu_1089_p2              |       and|   0|  0|   64|          64|          64|
    |and_ln7_fu_386_p2                |       and|   0|  0|    2|           1|           1|
    |icmp_ln36_fu_339_p2              |      icmp|   0|  0|   12|          14|          13|
    |icmp_ln37_fu_360_p2              |      icmp|   0|  0|   11|           9|           8|
    |icmp_ln38_fu_380_p2              |      icmp|   0|  0|    9|           4|           2|
    |lshr_ln39_1_fu_996_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln39_fu_983_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln40_1_fu_646_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln40_fu_632_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln41_1_fu_683_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln41_fu_669_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln42_1_fu_769_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln42_fu_755_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_1_fu_806_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln43_fu_792_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln44_1_fu_908_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln44_fu_895_p2              |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln45_1_fu_943_p2            |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln45_fu_930_p2              |      lshr|   0|  0|  182|          64|          64|
    |or_ln8_fu_412_p2                 |        or|   0|  0|    2|           1|           1|
    |sol_0_d0                         |        or|   0|  0|   64|          64|          64|
    |sol_1_d0                         |        or|   0|  0|   64|          64|          64|
    |tmp47_fu_573_p2                  |        or|   0|  0|   10|          10|           1|
    |select_ln36_fu_398_p3            |    select|   0|  0|    5|           1|           5|
    |select_ln37_1_fu_968_p3          |    select|   0|  0|    9|           1|           1|
    |select_ln37_fu_426_p3            |    select|   0|  0|    5|           1|           5|
    |select_ln7_fu_366_p3             |    select|   0|  0|    5|           1|           1|
    |select_ln8_fu_418_p3             |    select|   0|  0|    4|           1|           1|
    |shl_ln48_1_fu_1097_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln48_2_fu_1041_p2            |       shl|   0|  0|  182|          32|          64|
    |shl_ln48_3_fu_1061_p2            |       shl|   0|  0|  182|          64|          64|
    |shl_ln48_fu_1077_p2              |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0                    |       xor|   0|  0|    2|           1|           2|
    |xor_ln48_1_fu_1047_p2            |       xor|   0|  0|   64|          64|           2|
    |xor_ln48_fu_1083_p2              |       xor|   0|  0|   64|          64|           2|
    |xor_ln7_fu_374_p2                |       xor|   0|  0|    2|           1|           2|
    +---------------------------------+----------+----+---+-----+------------+------------+
    |Total                            |          |   0|  0| 3931|        1627|        1527|
    +---------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          5|    1|          5|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_132                 |   9|          2|    5|         10|
    |indvar_flatten13_fu_128  |   9|          2|    9|         18|
    |indvar_flatten29_fu_136  |   9|          2|   14|         28|
    |j_fu_124                 |   9|          2|    5|         10|
    |k_fu_120                 |   9|          2|    4|          8|
    |orig_0_address0          |  21|          5|   12|         60|
    |orig_0_address1          |  17|          4|   12|         48|
    |orig_1_address0          |  21|          5|   12|         60|
    |orig_1_address1          |  17|          4|   12|         48|
    |sol_0_address0           |  13|          3|   12|         36|
    |sol_1_address0           |  13|          3|   12|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 195|         45|  113|        373|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln40_reg_1300             |  32|   0|   32|          0|
    |add_ln42_reg_1345             |  32|   0|   32|          0|
    |add_ln48_reg_1390             |  32|   0|   32|          0|
    |and_ln4_reg_1288              |   1|   0|    6|          5|
    |ap_CS_fsm                     |   4|   0|    4|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |i_fu_132                      |   5|   0|    5|          0|
    |icmp_ln36_reg_1155            |   1|   0|    1|          0|
    |icmp_ln37_reg_1159            |   1|   0|    1|          0|
    |indvar_flatten13_fu_128       |   9|   0|    9|          0|
    |indvar_flatten29_fu_136       |  14|   0|   14|          0|
    |j_fu_124                      |   5|   0|    5|          0|
    |k_fu_120                      |   4|   0|    4|          0|
    |select_ln37_reg_1173          |   5|   0|    5|          0|
    |select_ln8_reg_1164           |   4|   0|    4|          0|
    |sol_0_addr_reg_1360           |  12|   0|   12|          0|
    |sol_0_load_reg_1380           |  64|   0|   64|          0|
    |sol_1_addr_reg_1365           |  12|   0|   12|          0|
    |sol_1_load_reg_1385           |  64|   0|   64|          0|
    |sum0_reg_1370                 |  32|   0|   32|          0|
    |sum1_reg_1375                 |  32|   0|   32|          0|
    |tmp_10_reg_1263               |  32|   0|   32|          0|
    |tmp_11_reg_1305               |  32|   0|   32|          0|
    |tmp_12_reg_1310               |  32|   0|   32|          0|
    |tmp_13_reg_1350               |  32|   0|   32|          0|
    |tmp_14_reg_1355               |  32|   0|   32|          0|
    |tmp_2_reg_1192                |   1|   0|    1|          0|
    |tmp_2_reg_1192_pp0_iter1_reg  |   1|   0|    1|          0|
    |tmp_3_reg_1200                |   1|   0|    1|          0|
    |tmp_4_reg_1205                |   1|   0|    1|          0|
    |tmp_5_reg_1210                |   1|   0|    1|          0|
    |tmp_6_reg_1215                |   1|   0|    1|          0|
    |tmp_7_reg_1248                |   2|   0|    2|          0|
    |tmp_8_reg_1253                |   1|   0|    1|          0|
    |tmp_9_reg_1258                |  32|   0|   32|          0|
    |tmp_reg_1187                  |   1|   0|    1|          0|
    |tmp_s_reg_1182                |   5|   0|   10|          5|
    |trunc_ln39_reg_1220           |   3|   0|    3|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 578|   0|  588|         10|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_loop_height_loop_col_loop_row|  return value|
|sol_0_address0   |  out|   12|   ap_memory|                                             sol_0|         array|
|sol_0_ce0        |  out|    1|   ap_memory|                                             sol_0|         array|
|sol_0_we0        |  out|    1|   ap_memory|                                             sol_0|         array|
|sol_0_d0         |  out|   64|   ap_memory|                                             sol_0|         array|
|sol_0_q0         |   in|   64|   ap_memory|                                             sol_0|         array|
|orig_0_address0  |  out|   12|   ap_memory|                                            orig_0|         array|
|orig_0_ce0       |  out|    1|   ap_memory|                                            orig_0|         array|
|orig_0_q0        |   in|   64|   ap_memory|                                            orig_0|         array|
|orig_0_address1  |  out|   12|   ap_memory|                                            orig_0|         array|
|orig_0_ce1       |  out|    1|   ap_memory|                                            orig_0|         array|
|orig_0_q1        |   in|   64|   ap_memory|                                            orig_0|         array|
|orig_1_address0  |  out|   12|   ap_memory|                                            orig_1|         array|
|orig_1_ce0       |  out|    1|   ap_memory|                                            orig_1|         array|
|orig_1_q0        |   in|   64|   ap_memory|                                            orig_1|         array|
|orig_1_address1  |  out|   12|   ap_memory|                                            orig_1|         array|
|orig_1_ce1       |  out|    1|   ap_memory|                                            orig_1|         array|
|orig_1_q1        |   in|   64|   ap_memory|                                            orig_1|         array|
|C_load           |   in|   32|     ap_none|                                            C_load|        scalar|
|C_load_1         |   in|   32|     ap_none|                                          C_load_1|        scalar|
|sol_1_address0   |  out|   12|   ap_memory|                                             sol_1|         array|
|sol_1_ce0        |  out|    1|   ap_memory|                                             sol_1|         array|
|sol_1_we0        |  out|    1|   ap_memory|                                             sol_1|         array|
|sol_1_d0         |  out|   64|   ap_memory|                                             sol_1|         array|
|sol_1_q0         |   in|   64|   ap_memory|                                             sol_1|         array|
+-----------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %sol_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_1, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %orig_0, void @empty_1, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%C_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load_1"   --->   Operation 19 'read' 'C_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%C_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load"   --->   Operation 20 'read' 'C_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.84ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten29"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 22 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 23 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten13"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 24 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 1, i5 %j"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 25 [1/1] (0.84ns)   --->   "%store_ln0 = store i4 1, i4 %k"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc167"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.86>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i14 %indvar_flatten29" [stencil.c:36]   --->   Operation 27 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.10ns)   --->   "%icmp_ln36 = icmp_eq  i14 %indvar_flatten29_load, i14 12600" [stencil.c:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.32ns)   --->   "%add_ln36 = add i14 %indvar_flatten29_load, i14 1" [stencil.c:36]   --->   Operation 29 'add' 'add_ln36' <Predicate = true> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %fpga_resource_hint.for.inc167.2, void %for.end175.exitStub" [stencil.c:36]   --->   Operation 30 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [stencil.c:38]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten13_load_1 = load i9 %indvar_flatten13" [stencil.c:37]   --->   Operation 33 'load' 'indvar_flatten13_load_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i5 %i"   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.90ns)   --->   "%icmp_ln37 = icmp_eq  i9 %indvar_flatten13_load_1, i9 420" [stencil.c:37]   --->   Operation 35 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.62ns)   --->   "%select_ln7 = select i1 %icmp_ln37, i5 1, i5 %j_load" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 36 'select' 'select_ln7' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node and_ln7)   --->   "%xor_ln7 = xor i1 %icmp_ln37, i1 1" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 37 'xor' 'xor_ln7' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.87ns)   --->   "%icmp_ln38 = icmp_eq  i4 %k_load, i4 15" [stencil.c:38]   --->   Operation 38 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln7 = and i1 %icmp_ln38, i1 %xor_ln7" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 39 'and' 'and_ln7' <Predicate = (!icmp_ln36)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.09ns)   --->   "%indvars_iv_next3339 = add i5 %i_load, i5 1"   --->   Operation 40 'add' 'indvars_iv_next3339' <Predicate = (!icmp_ln36)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.62ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i5 %indvars_iv_next3339, i5 %i_load" [stencil.c:36]   --->   Operation 41 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.09ns)   --->   "%indvars_iv_next19_dup = add i5 %select_ln7, i5 1" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7]   --->   Operation 42 'add' 'indvars_iv_next19_dup' <Predicate = (!icmp_ln36)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln8)   --->   "%or_ln8 = or i1 %and_ln7, i1 %icmp_ln37" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:8]   --->   Operation 43 'or' 'or_ln8' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.58ns) (out node of the LUT)   --->   "%select_ln8 = select i1 %or_ln8, i4 1, i4 %k_load" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:8]   --->   Operation 44 'select' 'select_ln8' <Predicate = (!icmp_ln36)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.62ns)   --->   "%select_ln37 = select i1 %and_ln7, i5 %indvars_iv_next19_dup, i5 %select_ln7" [stencil.c:37]   --->   Operation 45 'select' 'select_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln36, i5 0" [stencil.c:36]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 3" [stencil.c:39]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %select_ln36, i32 4" [stencil.c:43]   --->   Operation 48 'bitselect' 'tmp_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp2_cast_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %select_ln37" [stencil.c:37]   --->   Operation 49 'bitconcatenate' 'tmp2_cast_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp2_cast_cast_cast = zext i6 %tmp2_cast_cast" [stencil.c:37]   --->   Operation 50 'zext' 'tmp2_cast_cast_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.34ns)   --->   "%empty_20 = add i10 %tmp2_cast_cast_cast, i10 %tmp_s" [stencil.c:37]   --->   Operation 51 'add' 'empty_20' <Predicate = (!icmp_ln36)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp3_cast = sext i6 %tmp2_cast_cast" [stencil.c:37]   --->   Operation 52 'sext' 'tmp3_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.34ns)   --->   "%empty_21 = add i10 %tmp3_cast, i10 %tmp_s" [stencil.c:37]   --->   Operation 53 'add' 'empty_21' <Predicate = (!icmp_ln36)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 9" [stencil.c:40]   --->   Operation 54 'bitselect' 'tmp_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_20, i32 8" [stencil.c:40]   --->   Operation 55 'bitselect' 'tmp_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 9" [stencil.c:41]   --->   Operation 56 'bitselect' 'tmp_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %empty_21, i32 8" [stencil.c:41]   --->   Operation 57 'bitselect' 'tmp_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i5 %select_ln36" [stencil.c:39]   --->   Operation 58 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i10 %empty_20" [stencil.c:40]   --->   Operation 59 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%add_ln40_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln40, i4 %select_ln8" [stencil.c:40]   --->   Operation 60 'bitconcatenate' 'add_ln40_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i12 %add_ln40_cast" [stencil.c:40]   --->   Operation 61 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%orig_0_addr_2 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln40" [stencil.c:40]   --->   Operation 62 'getelementptr' 'orig_0_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (2.26ns)   --->   "%orig_0_load_2 = load i12 %orig_0_addr_2" [stencil.c:40]   --->   Operation 63 'load' 'orig_0_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%orig_1_addr_2 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln40" [stencil.c:40]   --->   Operation 64 'getelementptr' 'orig_1_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.26ns)   --->   "%orig_1_load_2 = load i12 %orig_1_addr_2" [stencil.c:40]   --->   Operation 65 'load' 'orig_1_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i10 %empty_21" [stencil.c:41]   --->   Operation 66 'trunc' 'trunc_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%add_ln41_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln41, i4 %select_ln8" [stencil.c:41]   --->   Operation 67 'bitconcatenate' 'add_ln41_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i12 %add_ln41_cast" [stencil.c:41]   --->   Operation 68 'zext' 'zext_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%orig_0_addr_3 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln41" [stencil.c:41]   --->   Operation 69 'getelementptr' 'orig_0_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 70 [2/2] (2.26ns)   --->   "%orig_0_load_3 = load i12 %orig_0_addr_3" [stencil.c:41]   --->   Operation 70 'load' 'orig_0_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%orig_1_addr_3 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln41" [stencil.c:41]   --->   Operation 71 'getelementptr' 'orig_1_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.26ns)   --->   "%orig_1_load_3 = load i12 %orig_1_addr_3" [stencil.c:41]   --->   Operation 72 'load' 'orig_1_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %tmp_2, void %arrayidx16620.case.0, void %arrayidx16620.case.1" [stencil.c:48]   --->   Operation 73 'br' 'br_ln48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.84ns)   --->   "%store_ln38 = store i14 %add_ln36, i14 %indvar_flatten29" [stencil.c:38]   --->   Operation 74 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_2 : Operation 75 [1/1] (0.84ns)   --->   "%store_ln38 = store i5 %select_ln36, i5 %i" [stencil.c:38]   --->   Operation 75 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_2 : Operation 76 [1/1] (0.84ns)   --->   "%store_ln38 = store i5 %select_ln37, i5 %j" [stencil.c:38]   --->   Operation 76 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>

State 3 <SV = 2> <Delay = 5.46>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node empty_22)   --->   "%tmp47 = or i10 %tmp_s, i10 1" [stencil.c:36]   --->   Operation 77 'or' 'tmp47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node empty_22)   --->   "%tmp47_cast = zext i10 %tmp47" [stencil.c:36]   --->   Operation 78 'zext' 'tmp47_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node empty_22)   --->   "%j_2_cast18 = zext i5 %select_ln37" [stencil.c:37]   --->   Operation 79 'zext' 'j_2_cast18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.34ns) (out node of the LUT)   --->   "%empty_22 = add i11 %tmp47_cast, i11 %j_2_cast18" [stencil.c:36]   --->   Operation 80 'add' 'empty_22' <Predicate = (!icmp_ln36)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.09ns)   --->   "%tmp5 = add i5 %select_ln37, i5 31" [stencil.c:37]   --->   Operation 81 'add' 'tmp5' <Predicate = (!icmp_ln36)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%and_ln5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_4, i5 0" [stencil.c:40]   --->   Operation 82 'bitconcatenate' 'and_ln5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%and_ln6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_6, i5 0" [stencil.c:41]   --->   Operation 83 'bitconcatenate' 'and_ln6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty_22, i32 9, i32 10" [stencil.c:42]   --->   Operation 84 'partselect' 'tmp_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %empty_22, i32 8" [stencil.c:42]   --->   Operation 85 'bitselect' 'tmp_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 86 [1/2] (2.26ns)   --->   "%orig_0_load_2 = load i12 %orig_0_addr_2" [stencil.c:40]   --->   Operation 86 'load' 'orig_0_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i6 %and_ln5" [stencil.c:40]   --->   Operation 87 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (2.35ns)   --->   "%lshr_ln40 = lshr i64 %orig_0_load_2, i64 %zext_ln40_1" [stencil.c:40]   --->   Operation 88 'lshr' 'lshr_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln40_1 = trunc i64 %lshr_ln40" [stencil.c:40]   --->   Operation 89 'trunc' 'trunc_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 90 [1/2] (2.26ns)   --->   "%orig_1_load_2 = load i12 %orig_1_addr_2" [stencil.c:40]   --->   Operation 90 'load' 'orig_1_load_2' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i6 %and_ln5" [stencil.c:40]   --->   Operation 91 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (2.35ns)   --->   "%lshr_ln40_1 = lshr i64 %orig_1_load_2, i64 %zext_ln40_2" [stencil.c:40]   --->   Operation 92 'lshr' 'lshr_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = trunc i64 %lshr_ln40_1" [stencil.c:40]   --->   Operation 93 'trunc' 'trunc_ln40_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.84ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln40_1, i32 %trunc_ln40_2, i1 %tmp_3" [stencil.c:40]   --->   Operation 94 'mux' 'tmp_9' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/2] (2.26ns)   --->   "%orig_0_load_3 = load i12 %orig_0_addr_3" [stencil.c:41]   --->   Operation 95 'load' 'orig_0_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %and_ln6" [stencil.c:41]   --->   Operation 96 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.35ns)   --->   "%lshr_ln41 = lshr i64 %orig_0_load_3, i64 %zext_ln41_1" [stencil.c:41]   --->   Operation 97 'lshr' 'lshr_ln41' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i64 %lshr_ln41" [stencil.c:41]   --->   Operation 98 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.26ns)   --->   "%orig_1_load_3 = load i12 %orig_1_addr_3" [stencil.c:41]   --->   Operation 99 'load' 'orig_1_load_3' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i6 %and_ln6" [stencil.c:41]   --->   Operation 100 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.35ns)   --->   "%lshr_ln41_1 = lshr i64 %orig_1_load_3, i64 %zext_ln41_2" [stencil.c:41]   --->   Operation 101 'lshr' 'lshr_ln41_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = trunc i64 %lshr_ln41_1" [stencil.c:41]   --->   Operation 102 'trunc' 'trunc_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.84ns)   --->   "%tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln41_1, i32 %trunc_ln41_2, i1 %tmp_5" [stencil.c:41]   --->   Operation 103 'mux' 'tmp_10' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i11 %empty_22" [stencil.c:42]   --->   Operation 104 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%add_ln42_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln42, i4 %select_ln8" [stencil.c:42]   --->   Operation 105 'bitconcatenate' 'add_ln42_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i12 %add_ln42_cast" [stencil.c:42]   --->   Operation 106 'zext' 'zext_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%orig_0_addr_4 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln42" [stencil.c:42]   --->   Operation 107 'getelementptr' 'orig_0_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 108 [2/2] (2.26ns)   --->   "%orig_0_load_4 = load i12 %orig_0_addr_4" [stencil.c:42]   --->   Operation 108 'load' 'orig_0_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%orig_1_addr_4 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln42" [stencil.c:42]   --->   Operation 109 'getelementptr' 'orig_1_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 110 [2/2] (2.26ns)   --->   "%orig_1_load_4 = load i12 %orig_1_addr_4" [stencil.c:42]   --->   Operation 110 'load' 'orig_1_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%add_ln43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %tmp5, i4 %select_ln8" [stencil.c:43]   --->   Operation 111 'bitconcatenate' 'add_ln43_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i12 %add_ln43_cast" [stencil.c:43]   --->   Operation 112 'zext' 'zext_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%orig_0_addr_5 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln43" [stencil.c:43]   --->   Operation 113 'getelementptr' 'orig_0_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 114 [2/2] (2.26ns)   --->   "%orig_0_load_5 = load i12 %orig_0_addr_5" [stencil.c:43]   --->   Operation 114 'load' 'orig_0_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%orig_1_addr_5 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln43" [stencil.c:43]   --->   Operation 115 'getelementptr' 'orig_1_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 116 [2/2] (2.26ns)   --->   "%orig_1_load_5 = load i12 %orig_1_addr_5" [stencil.c:43]   --->   Operation 116 'load' 'orig_1_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 5.46>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%and_ln4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp, i5 0" [stencil.c:39]   --->   Operation 117 'bitconcatenate' 'and_ln4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%and_ln8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 %tmp_8, i5 0" [stencil.c:42]   --->   Operation 118 'bitconcatenate' 'and_ln8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (2.55ns)   --->   "%add_ln40 = add i32 %tmp_10, i32 %tmp_9" [stencil.c:40]   --->   Operation 119 'add' 'add_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%specfucore_ln42 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln40, i64 8, i64 3, i64 18446744073709551615" [stencil.c:42]   --->   Operation 120 'specfucore' 'specfucore_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 121 [1/2] (2.26ns)   --->   "%orig_0_load_4 = load i12 %orig_0_addr_4" [stencil.c:42]   --->   Operation 121 'load' 'orig_0_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i6 %and_ln8" [stencil.c:42]   --->   Operation 122 'zext' 'zext_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (2.35ns)   --->   "%lshr_ln42 = lshr i64 %orig_0_load_4, i64 %zext_ln42_1" [stencil.c:42]   --->   Operation 123 'lshr' 'lshr_ln42' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i64 %lshr_ln42" [stencil.c:42]   --->   Operation 124 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 125 [1/2] (2.26ns)   --->   "%orig_1_load_4 = load i12 %orig_1_addr_4" [stencil.c:42]   --->   Operation 125 'load' 'orig_1_load_4' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i6 %and_ln8" [stencil.c:42]   --->   Operation 126 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (2.35ns)   --->   "%lshr_ln42_1 = lshr i64 %orig_1_load_4, i64 %zext_ln42_2" [stencil.c:42]   --->   Operation 127 'lshr' 'lshr_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln42_2 = trunc i64 %lshr_ln42_1" [stencil.c:42]   --->   Operation 128 'trunc' 'trunc_ln42_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.84ns)   --->   "%tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i2, i32 %trunc_ln42_1, i32 %trunc_ln42_2, i2 %tmp_7" [stencil.c:42]   --->   Operation 129 'mux' 'tmp_11' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/2] (2.26ns)   --->   "%orig_0_load_5 = load i12 %orig_0_addr_5" [stencil.c:43]   --->   Operation 130 'load' 'orig_0_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i6 %and_ln4" [stencil.c:43]   --->   Operation 131 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (2.35ns)   --->   "%lshr_ln43 = lshr i64 %orig_0_load_5, i64 %zext_ln43_1" [stencil.c:43]   --->   Operation 132 'lshr' 'lshr_ln43' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i64 %lshr_ln43" [stencil.c:43]   --->   Operation 133 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 134 [1/2] (2.26ns)   --->   "%orig_1_load_5 = load i12 %orig_1_addr_5" [stencil.c:43]   --->   Operation 134 'load' 'orig_1_load_5' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i6 %and_ln4" [stencil.c:43]   --->   Operation 135 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (2.35ns)   --->   "%lshr_ln43_1 = lshr i64 %orig_1_load_5, i64 %zext_ln43_2" [stencil.c:43]   --->   Operation 136 'lshr' 'lshr_ln43_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i64 %lshr_ln43_1" [stencil.c:43]   --->   Operation 137 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.84ns)   --->   "%tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln43, i32 %trunc_ln43_1, i1 %tmp_2" [stencil.c:43]   --->   Operation 138 'mux' 'tmp_12' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (1.01ns)   --->   "%add_ln44 = add i4 %select_ln8, i4 1" [stencil.c:44]   --->   Operation 139 'add' 'add_ln44' <Predicate = (!icmp_ln36)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%add_ln44_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln44" [stencil.c:44]   --->   Operation 140 'bitconcatenate' 'add_ln44_1_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i12 %add_ln44_1_cast" [stencil.c:44]   --->   Operation 141 'zext' 'zext_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%orig_0_addr_6 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln44" [stencil.c:44]   --->   Operation 142 'getelementptr' 'orig_0_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 143 [2/2] (2.26ns)   --->   "%orig_0_load_6 = load i12 %orig_0_addr_6" [stencil.c:44]   --->   Operation 143 'load' 'orig_0_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%orig_1_addr_6 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln44" [stencil.c:44]   --->   Operation 144 'getelementptr' 'orig_1_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 145 [2/2] (2.26ns)   --->   "%orig_1_load_6 = load i12 %orig_1_addr_6" [stencil.c:44]   --->   Operation 145 'load' 'orig_1_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln45 = add i4 %select_ln8, i4 15" [stencil.c:45]   --->   Operation 146 'add' 'add_ln45' <Predicate = (!icmp_ln36)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%add_ln45_1_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %add_ln45" [stencil.c:45]   --->   Operation 147 'bitconcatenate' 'add_ln45_1_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i12 %add_ln45_1_cast" [stencil.c:45]   --->   Operation 148 'zext' 'zext_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%orig_0_addr_7 = getelementptr i64 %orig_0, i64 0, i64 %zext_ln45" [stencil.c:45]   --->   Operation 149 'getelementptr' 'orig_0_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 150 [2/2] (2.26ns)   --->   "%orig_0_load_7 = load i12 %orig_0_addr_7" [stencil.c:45]   --->   Operation 150 'load' 'orig_0_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%orig_1_addr_7 = getelementptr i64 %orig_1, i64 0, i64 %zext_ln45" [stencil.c:45]   --->   Operation 151 'getelementptr' 'orig_1_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 152 [2/2] (2.26ns)   --->   "%orig_1_load_7 = load i12 %orig_1_addr_7" [stencil.c:45]   --->   Operation 152 'load' 'orig_1_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_4 : Operation 153 [1/1] (0.84ns)   --->   "%store_ln38 = store i4 %add_ln44, i4 %k" [stencil.c:38]   --->   Operation 153 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 240 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.46>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%add_ln39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i3.i5.i4, i3 %trunc_ln39, i5 %select_ln37, i4 %select_ln8" [stencil.c:39]   --->   Operation 154 'bitconcatenate' 'add_ln39_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i12 %add_ln39_cast" [stencil.c:39]   --->   Operation 155 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%orig_0_addr = getelementptr i64 %orig_0, i64 0, i64 %zext_ln39" [stencil.c:39]   --->   Operation 156 'getelementptr' 'orig_0_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 157 [2/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:39]   --->   Operation 157 'load' 'orig_0_load' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%orig_1_addr = getelementptr i64 %orig_1, i64 0, i64 %zext_ln39" [stencil.c:39]   --->   Operation 158 'getelementptr' 'orig_1_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:39]   --->   Operation 159 'load' 'orig_1_load' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 160 [1/1] (2.55ns)   --->   "%add_ln41 = add i32 %tmp_11, i32 %add_ln40" [stencil.c:41]   --->   Operation 160 'add' 'add_ln41' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln41, i64 8, i64 3, i64 18446744073709551615" [stencil.c:43]   --->   Operation 161 'specfucore' 'specfucore_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (2.55ns)   --->   "%add_ln42 = add i32 %tmp_12, i32 %add_ln41" [stencil.c:42]   --->   Operation 162 'add' 'add_ln42' <Predicate = (!icmp_ln36)> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln42, i64 8, i64 3, i64 18446744073709551615" [stencil.c:44]   --->   Operation 163 'specfucore' 'specfucore_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 164 [1/2] (2.26ns)   --->   "%orig_0_load_6 = load i12 %orig_0_addr_6" [stencil.c:44]   --->   Operation 164 'load' 'orig_0_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln44_1 = zext i6 %and_ln4" [stencil.c:44]   --->   Operation 165 'zext' 'zext_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (2.35ns)   --->   "%lshr_ln44 = lshr i64 %orig_0_load_6, i64 %zext_ln44_1" [stencil.c:44]   --->   Operation 166 'lshr' 'lshr_ln44' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i64 %lshr_ln44" [stencil.c:44]   --->   Operation 167 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 168 [1/2] (2.26ns)   --->   "%orig_1_load_6 = load i12 %orig_1_addr_6" [stencil.c:44]   --->   Operation 168 'load' 'orig_1_load_6' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i6 %and_ln4" [stencil.c:44]   --->   Operation 169 'zext' 'zext_ln44_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (2.35ns)   --->   "%lshr_ln44_1 = lshr i64 %orig_1_load_6, i64 %zext_ln44_2" [stencil.c:44]   --->   Operation 170 'lshr' 'lshr_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln44_1 = trunc i64 %lshr_ln44_1" [stencil.c:44]   --->   Operation 171 'trunc' 'trunc_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 172 [1/1] (0.84ns)   --->   "%tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln44, i32 %trunc_ln44_1, i1 %tmp_2" [stencil.c:44]   --->   Operation 172 'mux' 'tmp_13' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/2] (2.26ns)   --->   "%orig_0_load_7 = load i12 %orig_0_addr_7" [stencil.c:45]   --->   Operation 173 'load' 'orig_0_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i6 %and_ln4" [stencil.c:45]   --->   Operation 174 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (2.35ns)   --->   "%lshr_ln45 = lshr i64 %orig_0_load_7, i64 %zext_ln45_1" [stencil.c:45]   --->   Operation 175 'lshr' 'lshr_ln45' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %lshr_ln45" [stencil.c:45]   --->   Operation 176 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 177 [1/2] (2.26ns)   --->   "%orig_1_load_7 = load i12 %orig_1_addr_7" [stencil.c:45]   --->   Operation 177 'load' 'orig_1_load_7' <Predicate = (!icmp_ln36)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i6 %and_ln4" [stencil.c:45]   --->   Operation 178 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (2.35ns)   --->   "%lshr_ln45_1 = lshr i64 %orig_1_load_7, i64 %zext_ln45_2" [stencil.c:45]   --->   Operation 179 'lshr' 'lshr_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln45_1 = trunc i64 %lshr_ln45_1" [stencil.c:45]   --->   Operation 180 'trunc' 'trunc_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.84ns)   --->   "%tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln45, i32 %trunc_ln45_1, i1 %tmp_2" [stencil.c:45]   --->   Operation 181 'mux' 'tmp_14' <Predicate = (!icmp_ln36)> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%sol_0_addr = getelementptr i64 %sol_0, i64 0, i64 %zext_ln39" [stencil.c:48]   --->   Operation 182 'getelementptr' 'sol_0_addr' <Predicate = (!icmp_ln36 & !tmp_2)> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:48]   --->   Operation 183 'load' 'sol_0_load' <Predicate = (!icmp_ln36 & !tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%sol_1_addr = getelementptr i64 %sol_1, i64 0, i64 %zext_ln39" [stencil.c:48]   --->   Operation 184 'getelementptr' 'sol_1_addr' <Predicate = (!icmp_ln36 & tmp_2)> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:48]   --->   Operation 185 'load' 'sol_1_load' <Predicate = (!icmp_ln36 & tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i9 %indvar_flatten13" [stencil.c:37]   --->   Operation 186 'load' 'indvar_flatten13_load' <Predicate = (!icmp_ln36 & !icmp_ln37)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (1.35ns)   --->   "%add_ln37 = add i9 %indvar_flatten13_load, i9 1" [stencil.c:37]   --->   Operation 187 'add' 'add_ln37' <Predicate = (!icmp_ln36 & !icmp_ln37)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.44ns)   --->   "%select_ln37_1 = select i1 %icmp_ln37, i9 1, i9 %add_ln37" [stencil.c:37]   --->   Operation 188 'select' 'select_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.84ns)   --->   "%store_ln38 = store i9 %select_ln37_1, i9 %indvar_flatten13" [stencil.c:38]   --->   Operation 189 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.84>
ST_5 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc167" [stencil.c:38]   --->   Operation 190 'br' 'br_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.46>
ST_6 : Operation 191 [1/2] (2.26ns)   --->   "%orig_0_load = load i12 %orig_0_addr" [stencil.c:39]   --->   Operation 191 'load' 'orig_0_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i6 %and_ln4" [stencil.c:39]   --->   Operation 192 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (2.35ns)   --->   "%lshr_ln39 = lshr i64 %orig_0_load, i64 %zext_ln39_1" [stencil.c:39]   --->   Operation 193 'lshr' 'lshr_ln39' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln39_1 = trunc i64 %lshr_ln39" [stencil.c:39]   --->   Operation 194 'trunc' 'trunc_ln39_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/2] (2.26ns)   --->   "%orig_1_load = load i12 %orig_1_addr" [stencil.c:39]   --->   Operation 195 'load' 'orig_1_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i6 %and_ln4" [stencil.c:39]   --->   Operation 196 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (2.35ns)   --->   "%lshr_ln39_1 = lshr i64 %orig_1_load, i64 %zext_ln39_2" [stencil.c:39]   --->   Operation 197 'lshr' 'lshr_ln39_1' <Predicate = true> <Delay = 2.35> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "%trunc_ln39_2 = trunc i64 %lshr_ln39_1" [stencil.c:39]   --->   Operation 198 'trunc' 'trunc_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.84ns)   --->   "%sum0 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %trunc_ln39_1, i32 %trunc_ln39_2, i1 %tmp_2" [stencil.c:39]   --->   Operation 199 'mux' 'sum0' <Predicate = true> <Delay = 0.84> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [1/1] (2.55ns)   --->   "%add_ln43 = add i32 %tmp_13, i32 %add_ln42" [stencil.c:43]   --->   Operation 200 'add' 'add_ln43' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%specfucore_ln45 = specfucore void @_ssdm_op_SpecFUCore, i32 %add_ln43, i64 8, i64 3, i64 18446744073709551615" [stencil.c:45]   --->   Operation 201 'specfucore' 'specfucore_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (2.55ns)   --->   "%sum1 = add i32 %tmp_14, i32 %add_ln43" [stencil.c:44]   --->   Operation 202 'add' 'sum1' <Predicate = true> <Delay = 2.55> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %sum1, i64 8, i64 3, i64 18446744073709551615" [stencil.c:12]   --->   Operation 203 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/2] (2.26ns)   --->   "%sol_0_load = load i12 %sol_0_addr" [stencil.c:48]   --->   Operation 204 'load' 'sol_0_load' <Predicate = (!tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_6 : Operation 205 [1/2] (2.26ns)   --->   "%sol_1_load = load i12 %sol_1_addr" [stencil.c:48]   --->   Operation 205 'load' 'sol_1_load' <Predicate = (tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_col_loop_row_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12600, i64 12600, i64 12600"   --->   Operation 207 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_col_loop_row_str"   --->   Operation 208 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 1, i32 0, i32 0, void @empty_2" [/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:9]   --->   Operation 209 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [stencil.c:11]   --->   Operation 210 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 211 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [stencil.c:39]   --->   Operation 211 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 212 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin3" [stencil.c:40]   --->   Operation 212 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 213 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [stencil.c:40]   --->   Operation 213 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 214 [1/1] (5.74ns)   --->   "%mul0 = mul i32 %C_load_read, i32 %sum0" [stencil.c:46]   --->   Operation 214 'mul' 'mul0' <Predicate = true> <Delay = 5.74> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul0, i64 12, i64 3, i64 18446744073709551615" [stencil.c:12]   --->   Operation 215 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin1" [stencil.c:46]   --->   Operation 216 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [stencil.c:46]   --->   Operation 217 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (5.74ns)   --->   "%mul1 = mul i32 %C_load_1_read, i32 %sum1" [stencil.c:47]   --->   Operation 218 'mul' 'mul1' <Predicate = true> <Delay = 5.74> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul1, i64 12, i64 3, i64 18446744073709551615" [stencil.c:12]   --->   Operation 219 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 220 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [stencil.c:47]   --->   Operation 220 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 221 [1/1] (1.51ns)   --->   "%add_ln48 = add i32 %mul1, i32 %mul0" [stencil.c:48]   --->   Operation 221 'add' 'add_ln48' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.19>
ST_8 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i6 %and_ln4" [stencil.c:48]   --->   Operation 222 'zext' 'zext_ln48_2' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%shl_ln48_2 = shl i64 4294967295, i64 %zext_ln48_2" [stencil.c:48]   --->   Operation 223 'shl' 'shl_ln48_2' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%xor_ln48_1 = xor i64 %shl_ln48_2, i64 18446744073709551615" [stencil.c:48]   --->   Operation 224 'xor' 'xor_ln48_1' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%and_ln48_1 = and i64 %sol_0_load, i64 %xor_ln48_1" [stencil.c:48]   --->   Operation 225 'and' 'and_ln48_1' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%zext_ln48_3 = zext i32 %add_ln48" [stencil.c:48]   --->   Operation 226 'zext' 'zext_ln48_3' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln48_1)   --->   "%shl_ln48_3 = shl i64 %zext_ln48_3, i64 %zext_ln48_2" [stencil.c:48]   --->   Operation 227 'shl' 'shl_ln48_3' <Predicate = (!tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln48_1 = or i64 %and_ln48_1, i64 %shl_ln48_3" [stencil.c:48]   --->   Operation 228 'or' 'or_ln48_1' <Predicate = (!tmp_2)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 229 [1/1] (2.26ns)   --->   "%store_ln48 = store i64 %or_ln48_1, i12 %sol_0_addr" [stencil.c:48]   --->   Operation 229 'store' 'store_ln48' <Predicate = (!tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx16620.exit" [stencil.c:48]   --->   Operation 230 'br' 'br_ln48' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_8 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i6 %and_ln4" [stencil.c:48]   --->   Operation 231 'zext' 'zext_ln48' <Predicate = (tmp_2)> <Delay = 0.00>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%shl_ln48 = shl i64 4294967295, i64 %zext_ln48" [stencil.c:48]   --->   Operation 232 'shl' 'shl_ln48' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%xor_ln48 = xor i64 %shl_ln48, i64 18446744073709551615" [stencil.c:48]   --->   Operation 233 'xor' 'xor_ln48' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%and_ln48 = and i64 %sol_1_load, i64 %xor_ln48" [stencil.c:48]   --->   Operation 234 'and' 'and_ln48' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%zext_ln48_1 = zext i32 %add_ln48" [stencil.c:48]   --->   Operation 235 'zext' 'zext_ln48_1' <Predicate = (tmp_2)> <Delay = 0.00>
ST_8 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node or_ln48)   --->   "%shl_ln48_1 = shl i64 %zext_ln48_1, i64 %zext_ln48" [stencil.c:48]   --->   Operation 236 'shl' 'shl_ln48_1' <Predicate = (tmp_2)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.35> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 237 [1/1] (1.93ns) (out node of the LUT)   --->   "%or_ln48 = or i64 %and_ln48, i64 %shl_ln48_1" [stencil.c:48]   --->   Operation 237 'or' 'or_ln48' <Predicate = (tmp_2)> <Delay = 1.93> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 238 [1/1] (2.26ns)   --->   "%store_ln48 = store i64 %or_ln48, i12 %sol_1_addr" [stencil.c:48]   --->   Operation 238 'store' 'store_ln48' <Predicate = (tmp_2)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4096> <RAM>
ST_8 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx16620.exit" [stencil.c:48]   --->   Operation 239 'br' 'br_ln48' <Predicate = (tmp_2)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sol_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ orig_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ orig_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ C_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sol_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca           ) [ 011110000]
j                       (alloca           ) [ 011000000]
indvar_flatten13        (alloca           ) [ 011111000]
i                       (alloca           ) [ 011000000]
indvar_flatten29        (alloca           ) [ 011000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
specinterface_ln0       (specinterface    ) [ 000000000]
C_load_1_read           (read             ) [ 011111110]
C_load_read             (read             ) [ 011111110]
store_ln0               (store            ) [ 000000000]
store_ln0               (store            ) [ 000000000]
store_ln0               (store            ) [ 000000000]
store_ln0               (store            ) [ 000000000]
store_ln0               (store            ) [ 000000000]
br_ln0                  (br               ) [ 000000000]
indvar_flatten29_load   (load             ) [ 000000000]
icmp_ln36               (icmp             ) [ 011111000]
add_ln36                (add              ) [ 000000000]
br_ln36                 (br               ) [ 000000000]
k_load                  (load             ) [ 000000000]
j_load                  (load             ) [ 000000000]
indvar_flatten13_load_1 (load             ) [ 000000000]
i_load                  (load             ) [ 000000000]
icmp_ln37               (icmp             ) [ 010111000]
select_ln7              (select           ) [ 000000000]
xor_ln7                 (xor              ) [ 000000000]
icmp_ln38               (icmp             ) [ 000000000]
and_ln7                 (and              ) [ 000000000]
indvars_iv_next3339     (add              ) [ 000000000]
select_ln36             (select           ) [ 000000000]
indvars_iv_next19_dup   (add              ) [ 000000000]
or_ln8                  (or               ) [ 000000000]
select_ln8              (select           ) [ 010111000]
select_ln37             (select           ) [ 010111000]
tmp_s                   (bitconcatenate   ) [ 000100000]
tmp                     (bitselect        ) [ 000110000]
tmp_2                   (bitselect        ) [ 011111111]
tmp2_cast_cast          (bitconcatenate   ) [ 000000000]
tmp2_cast_cast_cast     (zext             ) [ 000000000]
empty_20                (add              ) [ 000000000]
tmp3_cast               (sext             ) [ 000000000]
empty_21                (add              ) [ 000000000]
tmp_3                   (bitselect        ) [ 000100000]
tmp_4                   (bitselect        ) [ 000100000]
tmp_5                   (bitselect        ) [ 000100000]
tmp_6                   (bitselect        ) [ 000100000]
trunc_ln39              (trunc            ) [ 010111000]
trunc_ln40              (trunc            ) [ 000000000]
add_ln40_cast           (bitconcatenate   ) [ 000000000]
zext_ln40               (zext             ) [ 000000000]
orig_0_addr_2           (getelementptr    ) [ 000100000]
orig_1_addr_2           (getelementptr    ) [ 000100000]
trunc_ln41              (trunc            ) [ 000000000]
add_ln41_cast           (bitconcatenate   ) [ 000000000]
zext_ln41               (zext             ) [ 000000000]
orig_0_addr_3           (getelementptr    ) [ 000100000]
orig_1_addr_3           (getelementptr    ) [ 000100000]
br_ln48                 (br               ) [ 000000000]
store_ln38              (store            ) [ 000000000]
store_ln38              (store            ) [ 000000000]
store_ln38              (store            ) [ 000000000]
tmp47                   (or               ) [ 000000000]
tmp47_cast              (zext             ) [ 000000000]
j_2_cast18              (zext             ) [ 000000000]
empty_22                (add              ) [ 000000000]
tmp5                    (add              ) [ 000000000]
and_ln5                 (bitconcatenate   ) [ 000000000]
and_ln6                 (bitconcatenate   ) [ 000000000]
tmp_7                   (partselect       ) [ 000010000]
tmp_8                   (bitselect        ) [ 000010000]
orig_0_load_2           (load             ) [ 000000000]
zext_ln40_1             (zext             ) [ 000000000]
lshr_ln40               (lshr             ) [ 000000000]
trunc_ln40_1            (trunc            ) [ 000000000]
orig_1_load_2           (load             ) [ 000000000]
zext_ln40_2             (zext             ) [ 000000000]
lshr_ln40_1             (lshr             ) [ 000000000]
trunc_ln40_2            (trunc            ) [ 000000000]
tmp_9                   (mux              ) [ 000010000]
orig_0_load_3           (load             ) [ 000000000]
zext_ln41_1             (zext             ) [ 000000000]
lshr_ln41               (lshr             ) [ 000000000]
trunc_ln41_1            (trunc            ) [ 000000000]
orig_1_load_3           (load             ) [ 000000000]
zext_ln41_2             (zext             ) [ 000000000]
lshr_ln41_1             (lshr             ) [ 000000000]
trunc_ln41_2            (trunc            ) [ 000000000]
tmp_10                  (mux              ) [ 000010000]
trunc_ln42              (trunc            ) [ 000000000]
add_ln42_cast           (bitconcatenate   ) [ 000000000]
zext_ln42               (zext             ) [ 000000000]
orig_0_addr_4           (getelementptr    ) [ 000010000]
orig_1_addr_4           (getelementptr    ) [ 000010000]
add_ln43_cast           (bitconcatenate   ) [ 000000000]
zext_ln43               (zext             ) [ 000000000]
orig_0_addr_5           (getelementptr    ) [ 000010000]
orig_1_addr_5           (getelementptr    ) [ 000010000]
and_ln4                 (bitconcatenate   ) [ 011111111]
and_ln8                 (bitconcatenate   ) [ 000000000]
add_ln40                (add              ) [ 010001000]
specfucore_ln42         (specfucore       ) [ 000000000]
orig_0_load_4           (load             ) [ 000000000]
zext_ln42_1             (zext             ) [ 000000000]
lshr_ln42               (lshr             ) [ 000000000]
trunc_ln42_1            (trunc            ) [ 000000000]
orig_1_load_4           (load             ) [ 000000000]
zext_ln42_2             (zext             ) [ 000000000]
lshr_ln42_1             (lshr             ) [ 000000000]
trunc_ln42_2            (trunc            ) [ 000000000]
tmp_11                  (mux              ) [ 010001000]
orig_0_load_5           (load             ) [ 000000000]
zext_ln43_1             (zext             ) [ 000000000]
lshr_ln43               (lshr             ) [ 000000000]
trunc_ln43              (trunc            ) [ 000000000]
orig_1_load_5           (load             ) [ 000000000]
zext_ln43_2             (zext             ) [ 000000000]
lshr_ln43_1             (lshr             ) [ 000000000]
trunc_ln43_1            (trunc            ) [ 000000000]
tmp_12                  (mux              ) [ 010001000]
add_ln44                (add              ) [ 000000000]
add_ln44_1_cast         (bitconcatenate   ) [ 000000000]
zext_ln44               (zext             ) [ 000000000]
orig_0_addr_6           (getelementptr    ) [ 010001000]
orig_1_addr_6           (getelementptr    ) [ 010001000]
add_ln45                (add              ) [ 000000000]
add_ln45_1_cast         (bitconcatenate   ) [ 000000000]
zext_ln45               (zext             ) [ 000000000]
orig_0_addr_7           (getelementptr    ) [ 010001000]
orig_1_addr_7           (getelementptr    ) [ 010001000]
store_ln38              (store            ) [ 000000000]
add_ln39_cast           (bitconcatenate   ) [ 000000000]
zext_ln39               (zext             ) [ 000000000]
orig_0_addr             (getelementptr    ) [ 001000100]
orig_1_addr             (getelementptr    ) [ 001000100]
add_ln41                (add              ) [ 000000000]
specfucore_ln43         (specfucore       ) [ 000000000]
add_ln42                (add              ) [ 001000100]
specfucore_ln44         (specfucore       ) [ 000000000]
orig_0_load_6           (load             ) [ 000000000]
zext_ln44_1             (zext             ) [ 000000000]
lshr_ln44               (lshr             ) [ 000000000]
trunc_ln44              (trunc            ) [ 000000000]
orig_1_load_6           (load             ) [ 000000000]
zext_ln44_2             (zext             ) [ 000000000]
lshr_ln44_1             (lshr             ) [ 000000000]
trunc_ln44_1            (trunc            ) [ 000000000]
tmp_13                  (mux              ) [ 001000100]
orig_0_load_7           (load             ) [ 000000000]
zext_ln45_1             (zext             ) [ 000000000]
lshr_ln45               (lshr             ) [ 000000000]
trunc_ln45              (trunc            ) [ 000000000]
orig_1_load_7           (load             ) [ 000000000]
zext_ln45_2             (zext             ) [ 000000000]
lshr_ln45_1             (lshr             ) [ 000000000]
trunc_ln45_1            (trunc            ) [ 000000000]
tmp_14                  (mux              ) [ 001000100]
sol_0_addr              (getelementptr    ) [ 001110111]
sol_1_addr              (getelementptr    ) [ 001110111]
indvar_flatten13_load   (load             ) [ 000000000]
add_ln37                (add              ) [ 000000000]
select_ln37_1           (select           ) [ 000000000]
store_ln38              (store            ) [ 000000000]
br_ln38                 (br               ) [ 000000000]
orig_0_load             (load             ) [ 000000000]
zext_ln39_1             (zext             ) [ 000000000]
lshr_ln39               (lshr             ) [ 000000000]
trunc_ln39_1            (trunc            ) [ 000000000]
orig_1_load             (load             ) [ 000000000]
zext_ln39_2             (zext             ) [ 000000000]
lshr_ln39_1             (lshr             ) [ 000000000]
trunc_ln39_2            (trunc            ) [ 000000000]
sum0                    (mux              ) [ 000100010]
add_ln43                (add              ) [ 000000000]
specfucore_ln45         (specfucore       ) [ 000000000]
sum1                    (add              ) [ 000100010]
specfucore_ln12         (specfucore       ) [ 000000000]
sol_0_load              (load             ) [ 000110011]
sol_1_load              (load             ) [ 000110011]
specloopname_ln0        (specloopname     ) [ 000000000]
empty                   (speclooptripcount) [ 000000000]
specloopname_ln0        (specloopname     ) [ 000000000]
specpipeline_ln9        (specpipeline     ) [ 000000000]
specloopname_ln11       (specloopname     ) [ 000000000]
rbegin3                 (specregionbegin  ) [ 000000000]
rend4                   (specregionend    ) [ 000000000]
rbegin1                 (specregionbegin  ) [ 000000000]
mul0                    (mul              ) [ 000000000]
specfucore_ln12         (specfucore       ) [ 000000000]
rend2                   (specregionend    ) [ 000000000]
rbegin                  (specregionbegin  ) [ 000000000]
mul1                    (mul              ) [ 000000000]
specfucore_ln12         (specfucore       ) [ 000000000]
rend                    (specregionend    ) [ 000000000]
add_ln48                (add              ) [ 000010001]
zext_ln48_2             (zext             ) [ 000000000]
shl_ln48_2              (shl              ) [ 000000000]
xor_ln48_1              (xor              ) [ 000000000]
and_ln48_1              (and              ) [ 000000000]
zext_ln48_3             (zext             ) [ 000000000]
shl_ln48_3              (shl              ) [ 000000000]
or_ln48_1               (or               ) [ 000000000]
store_ln48              (store            ) [ 000000000]
br_ln48                 (br               ) [ 000000000]
zext_ln48               (zext             ) [ 000000000]
shl_ln48                (shl              ) [ 000000000]
xor_ln48                (xor              ) [ 000000000]
and_ln48                (and              ) [ 000000000]
zext_ln48_1             (zext             ) [ 000000000]
shl_ln48_1              (shl              ) [ 000000000]
or_ln48                 (or               ) [ 000000000]
store_ln48              (store            ) [ 000000000]
br_ln48                 (br               ) [ 000000000]
ret_ln0                 (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sol_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="orig_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="orig_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_load">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_load"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_load_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_load_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sol_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i3.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i2"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_height_loop_col_loop_row_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_col_loop_row_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="k_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten13_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten29_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten29/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="C_load_1_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_load_1_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="C_load_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_load_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="orig_0_addr_2_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="12" slack="0"/>
<pin id="156" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_2/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="64" slack="0"/>
<pin id="167" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_0_load_2/2 orig_0_load_3/2 orig_0_load_4/3 orig_0_load_5/3 orig_0_load_6/4 orig_0_load_7/4 orig_0_load/5 "/>
</bind>
</comp>

<comp id="169" class="1004" name="orig_1_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="64" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="12" slack="0"/>
<pin id="173" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_2/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="12" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="64" slack="0"/>
<pin id="184" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_1_load_2/2 orig_1_load_3/2 orig_1_load_4/3 orig_1_load_5/3 orig_1_load_6/4 orig_1_load_7/4 orig_1_load/5 "/>
</bind>
</comp>

<comp id="186" class="1004" name="orig_0_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="12" slack="0"/>
<pin id="190" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_3/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="orig_1_addr_3_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="12" slack="0"/>
<pin id="198" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_3/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="orig_0_addr_4_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="64" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="12" slack="0"/>
<pin id="206" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_4/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="orig_1_addr_4_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="12" slack="0"/>
<pin id="214" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_4/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="orig_0_addr_5_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="12" slack="0"/>
<pin id="222" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_5/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="orig_1_addr_5_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="12" slack="0"/>
<pin id="230" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_5/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="orig_0_addr_6_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="12" slack="0"/>
<pin id="238" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_6/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="orig_1_addr_6_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="64" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="12" slack="0"/>
<pin id="246" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_6/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="orig_0_addr_7_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="12" slack="0"/>
<pin id="254" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr_7/4 "/>
</bind>
</comp>

<comp id="258" class="1004" name="orig_1_addr_7_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="12" slack="0"/>
<pin id="262" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr_7/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="orig_0_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="12" slack="0"/>
<pin id="270" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_0_addr/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="orig_1_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="12" slack="0"/>
<pin id="278" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_1_addr/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sol_0_addr_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="64" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="12" slack="0"/>
<pin id="286" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_0_addr/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sol_0_load/5 store_ln48/8 "/>
</bind>
</comp>

<comp id="295" class="1004" name="sol_1_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="12" slack="0"/>
<pin id="299" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_1_addr/5 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="12" slack="0"/>
<pin id="304" dir="0" index="1" bw="64" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="sol_1_load/5 store_ln48/8 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="9" slack="1"/>
<pin id="310" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load_1/2 indvar_flatten13_load/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln0_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="14" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln0_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln0_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="9" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln0_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln0_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="indvar_flatten29_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="14" slack="1"/>
<pin id="338" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten29_load/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="icmp_ln36_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="14" slack="0"/>
<pin id="341" dir="0" index="1" bw="14" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="add_ln36_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="k_load_load_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="1"/>
<pin id="353" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="j_load_load_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_load_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="1"/>
<pin id="359" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln37_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="9" slack="0"/>
<pin id="362" dir="0" index="1" bw="9" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="select_ln7_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="0" index="2" bw="5" slack="0"/>
<pin id="370" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="xor_ln7_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln7/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln38_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="0" index="1" bw="4" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="and_ln7_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="indvars_iv_next3339_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next3339/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="select_ln36_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="5" slack="0"/>
<pin id="401" dir="0" index="2" bw="5" slack="0"/>
<pin id="402" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="indvars_iv_next19_dup_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvars_iv_next19_dup/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="or_ln8_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln8/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln8_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="0" index="2" bw="4" slack="0"/>
<pin id="422" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln37_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="5" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="0"/>
<pin id="430" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_s_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="0" index="1" bw="5" slack="0"/>
<pin id="437" dir="0" index="2" bw="1" slack="0"/>
<pin id="438" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="5" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="0"/>
<pin id="446" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="5" slack="0"/>
<pin id="453" dir="0" index="2" bw="4" slack="0"/>
<pin id="454" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp2_cast_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="5" slack="0"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp2_cast_cast/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp2_cast_cast_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast_cast_cast/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="empty_20_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="6" slack="0"/>
<pin id="472" dir="0" index="1" bw="10" slack="0"/>
<pin id="473" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_20/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp3_cast_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp3_cast/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="empty_21_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="0" index="1" bw="10" slack="0"/>
<pin id="483" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="10" slack="0"/>
<pin id="489" dir="0" index="2" bw="5" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_4_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="10" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_5_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="tmp_6_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="10" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="trunc_ln39_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="trunc_ln40_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="10" slack="0"/>
<pin id="524" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln40_cast_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="12" slack="0"/>
<pin id="528" dir="0" index="1" bw="8" slack="0"/>
<pin id="529" dir="0" index="2" bw="4" slack="0"/>
<pin id="530" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln40_cast/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="zext_ln40_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="0"/>
<pin id="536" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="540" class="1004" name="trunc_ln41_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="add_ln41_cast_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="12" slack="0"/>
<pin id="546" dir="0" index="1" bw="8" slack="0"/>
<pin id="547" dir="0" index="2" bw="4" slack="0"/>
<pin id="548" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln41_cast/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln41_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="0"/>
<pin id="554" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln38_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="14" slack="0"/>
<pin id="560" dir="0" index="1" bw="14" slack="1"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln38_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="0" index="1" bw="5" slack="1"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln38_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="1"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp47_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="10" slack="1"/>
<pin id="575" dir="0" index="1" bw="10" slack="0"/>
<pin id="576" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp47/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="tmp47_cast_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp47_cast/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="j_2_cast18_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="5" slack="1"/>
<pin id="584" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_2_cast18/3 "/>
</bind>
</comp>

<comp id="585" class="1004" name="empty_22_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="10" slack="0"/>
<pin id="587" dir="0" index="1" bw="5" slack="0"/>
<pin id="588" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp5_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="5" slack="1"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="596" class="1004" name="and_ln5_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="6" slack="0"/>
<pin id="598" dir="0" index="1" bw="1" slack="1"/>
<pin id="599" dir="0" index="2" bw="1" slack="0"/>
<pin id="600" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln5/3 "/>
</bind>
</comp>

<comp id="603" class="1004" name="and_ln6_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="6" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="1"/>
<pin id="606" dir="0" index="2" bw="1" slack="0"/>
<pin id="607" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln6/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_7_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="2" slack="0"/>
<pin id="612" dir="0" index="1" bw="11" slack="0"/>
<pin id="613" dir="0" index="2" bw="5" slack="0"/>
<pin id="614" dir="0" index="3" bw="5" slack="0"/>
<pin id="615" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_8_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="11" slack="0"/>
<pin id="623" dir="0" index="2" bw="5" slack="0"/>
<pin id="624" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="zext_ln40_1_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="0"/>
<pin id="630" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/3 "/>
</bind>
</comp>

<comp id="632" class="1004" name="lshr_ln40_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="64" slack="0"/>
<pin id="634" dir="0" index="1" bw="6" slack="0"/>
<pin id="635" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln40/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln40_1_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="64" slack="0"/>
<pin id="640" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_1/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln40_2_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="6" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="lshr_ln40_1_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="64" slack="0"/>
<pin id="648" dir="0" index="1" bw="6" slack="0"/>
<pin id="649" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln40_1/3 "/>
</bind>
</comp>

<comp id="652" class="1004" name="trunc_ln40_2_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="64" slack="0"/>
<pin id="654" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40_2/3 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_9_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="0"/>
<pin id="658" dir="0" index="1" bw="32" slack="0"/>
<pin id="659" dir="0" index="2" bw="32" slack="0"/>
<pin id="660" dir="0" index="3" bw="1" slack="1"/>
<pin id="661" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="zext_ln41_1_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="6" slack="0"/>
<pin id="667" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="lshr_ln41_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="64" slack="0"/>
<pin id="671" dir="0" index="1" bw="6" slack="0"/>
<pin id="672" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln41/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="trunc_ln41_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln41_2_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="6" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/3 "/>
</bind>
</comp>

<comp id="683" class="1004" name="lshr_ln41_1_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="64" slack="0"/>
<pin id="685" dir="0" index="1" bw="6" slack="0"/>
<pin id="686" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln41_1/3 "/>
</bind>
</comp>

<comp id="689" class="1004" name="trunc_ln41_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="0"/>
<pin id="691" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_2/3 "/>
</bind>
</comp>

<comp id="693" class="1004" name="tmp_10_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="0"/>
<pin id="695" dir="0" index="1" bw="32" slack="0"/>
<pin id="696" dir="0" index="2" bw="32" slack="0"/>
<pin id="697" dir="0" index="3" bw="1" slack="1"/>
<pin id="698" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="trunc_ln42_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="11" slack="0"/>
<pin id="704" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/3 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln42_cast_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="0" index="1" bw="8" slack="0"/>
<pin id="709" dir="0" index="2" bw="4" slack="1"/>
<pin id="710" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln42_cast/3 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln42_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="12" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln43_cast_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="12" slack="0"/>
<pin id="721" dir="0" index="1" bw="3" slack="1"/>
<pin id="722" dir="0" index="2" bw="5" slack="0"/>
<pin id="723" dir="0" index="3" bw="4" slack="1"/>
<pin id="724" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln43_cast/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="zext_ln43_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="0"/>
<pin id="729" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="and_ln4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="6" slack="0"/>
<pin id="735" dir="0" index="1" bw="1" slack="2"/>
<pin id="736" dir="0" index="2" bw="1" slack="0"/>
<pin id="737" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln4/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="and_ln8_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="6" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="1"/>
<pin id="743" dir="0" index="2" bw="1" slack="0"/>
<pin id="744" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln8/4 "/>
</bind>
</comp>

<comp id="747" class="1004" name="add_ln40_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="0" index="1" bw="32" slack="1"/>
<pin id="750" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/4 "/>
</bind>
</comp>

<comp id="751" class="1004" name="zext_ln42_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="0"/>
<pin id="753" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/4 "/>
</bind>
</comp>

<comp id="755" class="1004" name="lshr_ln42_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="64" slack="0"/>
<pin id="757" dir="0" index="1" bw="6" slack="0"/>
<pin id="758" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln42/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="trunc_ln42_1_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="0"/>
<pin id="763" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/4 "/>
</bind>
</comp>

<comp id="765" class="1004" name="zext_ln42_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="0"/>
<pin id="767" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/4 "/>
</bind>
</comp>

<comp id="769" class="1004" name="lshr_ln42_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="0"/>
<pin id="771" dir="0" index="1" bw="6" slack="0"/>
<pin id="772" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln42_1/4 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln42_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="64" slack="0"/>
<pin id="777" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_2/4 "/>
</bind>
</comp>

<comp id="779" class="1004" name="tmp_11_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="0"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="0" index="2" bw="32" slack="0"/>
<pin id="783" dir="0" index="3" bw="2" slack="1"/>
<pin id="784" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="788" class="1004" name="zext_ln43_1_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="0"/>
<pin id="790" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/4 "/>
</bind>
</comp>

<comp id="792" class="1004" name="lshr_ln43_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="64" slack="0"/>
<pin id="794" dir="0" index="1" bw="6" slack="0"/>
<pin id="795" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln43/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="trunc_ln43_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="0"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/4 "/>
</bind>
</comp>

<comp id="802" class="1004" name="zext_ln43_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="6" slack="0"/>
<pin id="804" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_2/4 "/>
</bind>
</comp>

<comp id="806" class="1004" name="lshr_ln43_1_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="64" slack="0"/>
<pin id="808" dir="0" index="1" bw="6" slack="0"/>
<pin id="809" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln43_1/4 "/>
</bind>
</comp>

<comp id="812" class="1004" name="trunc_ln43_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="0"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_12_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="0" index="2" bw="32" slack="0"/>
<pin id="820" dir="0" index="3" bw="1" slack="2"/>
<pin id="821" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="825" class="1004" name="add_ln44_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="4" slack="2"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln44_1_cast_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="12" slack="0"/>
<pin id="832" dir="0" index="1" bw="3" slack="2"/>
<pin id="833" dir="0" index="2" bw="5" slack="2"/>
<pin id="834" dir="0" index="3" bw="4" slack="0"/>
<pin id="835" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln44_1_cast/4 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln44_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="12" slack="0"/>
<pin id="840" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln45_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="4" slack="2"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/4 "/>
</bind>
</comp>

<comp id="849" class="1004" name="add_ln45_1_cast_fu_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="12" slack="0"/>
<pin id="851" dir="0" index="1" bw="3" slack="2"/>
<pin id="852" dir="0" index="2" bw="5" slack="2"/>
<pin id="853" dir="0" index="3" bw="4" slack="0"/>
<pin id="854" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln45_1_cast/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="zext_ln45_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="12" slack="0"/>
<pin id="859" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/4 "/>
</bind>
</comp>

<comp id="863" class="1004" name="store_ln38_store_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="0"/>
<pin id="865" dir="0" index="1" bw="4" slack="3"/>
<pin id="866" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/4 "/>
</bind>
</comp>

<comp id="868" class="1004" name="add_ln39_cast_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="12" slack="0"/>
<pin id="870" dir="0" index="1" bw="3" slack="3"/>
<pin id="871" dir="0" index="2" bw="5" slack="3"/>
<pin id="872" dir="0" index="3" bw="4" slack="3"/>
<pin id="873" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln39_cast/5 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln39_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="12" slack="0"/>
<pin id="877" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/5 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln41_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="32" slack="1"/>
<pin id="885" dir="0" index="1" bw="32" slack="1"/>
<pin id="886" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/5 "/>
</bind>
</comp>

<comp id="887" class="1004" name="add_ln42_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="1"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/5 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln44_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="1"/>
<pin id="894" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/5 "/>
</bind>
</comp>

<comp id="895" class="1004" name="lshr_ln44_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="0"/>
<pin id="897" dir="0" index="1" bw="6" slack="0"/>
<pin id="898" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln44/5 "/>
</bind>
</comp>

<comp id="901" class="1004" name="trunc_ln44_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="64" slack="0"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/5 "/>
</bind>
</comp>

<comp id="905" class="1004" name="zext_ln44_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="6" slack="1"/>
<pin id="907" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/5 "/>
</bind>
</comp>

<comp id="908" class="1004" name="lshr_ln44_1_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="64" slack="0"/>
<pin id="910" dir="0" index="1" bw="6" slack="0"/>
<pin id="911" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln44_1/5 "/>
</bind>
</comp>

<comp id="914" class="1004" name="trunc_ln44_1_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="0"/>
<pin id="916" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44_1/5 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_13_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="32" slack="0"/>
<pin id="920" dir="0" index="1" bw="32" slack="0"/>
<pin id="921" dir="0" index="2" bw="32" slack="0"/>
<pin id="922" dir="0" index="3" bw="1" slack="3"/>
<pin id="923" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="zext_ln45_1_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="6" slack="1"/>
<pin id="929" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/5 "/>
</bind>
</comp>

<comp id="930" class="1004" name="lshr_ln45_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="64" slack="0"/>
<pin id="932" dir="0" index="1" bw="6" slack="0"/>
<pin id="933" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln45/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="trunc_ln45_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="0"/>
<pin id="938" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/5 "/>
</bind>
</comp>

<comp id="940" class="1004" name="zext_ln45_2_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="1"/>
<pin id="942" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/5 "/>
</bind>
</comp>

<comp id="943" class="1004" name="lshr_ln45_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="64" slack="0"/>
<pin id="945" dir="0" index="1" bw="6" slack="0"/>
<pin id="946" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln45_1/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="trunc_ln45_1_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="64" slack="0"/>
<pin id="951" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45_1/5 "/>
</bind>
</comp>

<comp id="953" class="1004" name="tmp_14_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="32" slack="0"/>
<pin id="955" dir="0" index="1" bw="32" slack="0"/>
<pin id="956" dir="0" index="2" bw="32" slack="0"/>
<pin id="957" dir="0" index="3" bw="1" slack="3"/>
<pin id="958" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln37_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="9" slack="0"/>
<pin id="964" dir="0" index="1" bw="1" slack="0"/>
<pin id="965" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/5 "/>
</bind>
</comp>

<comp id="968" class="1004" name="select_ln37_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="1" slack="3"/>
<pin id="970" dir="0" index="1" bw="9" slack="0"/>
<pin id="971" dir="0" index="2" bw="9" slack="0"/>
<pin id="972" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln37_1/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="store_ln38_store_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="9" slack="0"/>
<pin id="977" dir="0" index="1" bw="9" slack="4"/>
<pin id="978" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/5 "/>
</bind>
</comp>

<comp id="980" class="1004" name="zext_ln39_1_fu_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="6" slack="2"/>
<pin id="982" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_1/6 "/>
</bind>
</comp>

<comp id="983" class="1004" name="lshr_ln39_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="0"/>
<pin id="985" dir="0" index="1" bw="6" slack="0"/>
<pin id="986" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln39/6 "/>
</bind>
</comp>

<comp id="989" class="1004" name="trunc_ln39_1_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="64" slack="0"/>
<pin id="991" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/6 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln39_2_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="6" slack="2"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39_2/6 "/>
</bind>
</comp>

<comp id="996" class="1004" name="lshr_ln39_1_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="64" slack="0"/>
<pin id="998" dir="0" index="1" bw="6" slack="0"/>
<pin id="999" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln39_1/6 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="trunc_ln39_2_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="64" slack="0"/>
<pin id="1004" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_2/6 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="sum0_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="32" slack="0"/>
<pin id="1008" dir="0" index="1" bw="32" slack="0"/>
<pin id="1009" dir="0" index="2" bw="32" slack="0"/>
<pin id="1010" dir="0" index="3" bw="1" slack="4"/>
<pin id="1011" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sum0/6 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="add_ln43_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="1"/>
<pin id="1017" dir="0" index="1" bw="32" slack="1"/>
<pin id="1018" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="sum1_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="1"/>
<pin id="1021" dir="0" index="1" bw="32" slack="0"/>
<pin id="1022" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/6 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="mul0_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="32" slack="6"/>
<pin id="1026" dir="0" index="1" bw="32" slack="1"/>
<pin id="1027" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul0/7 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="mul1_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="6"/>
<pin id="1030" dir="0" index="1" bw="32" slack="1"/>
<pin id="1031" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul1/7 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="add_ln48_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="32" slack="0"/>
<pin id="1034" dir="0" index="1" bw="32" slack="0"/>
<pin id="1035" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/7 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="zext_ln48_2_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="6" slack="4"/>
<pin id="1040" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_2/8 "/>
</bind>
</comp>

<comp id="1041" class="1004" name="shl_ln48_2_fu_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="33" slack="0"/>
<pin id="1043" dir="0" index="1" bw="6" slack="0"/>
<pin id="1044" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_2/8 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="xor_ln48_1_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="64" slack="0"/>
<pin id="1049" dir="0" index="1" bw="64" slack="0"/>
<pin id="1050" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48_1/8 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="and_ln48_1_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="64" slack="2"/>
<pin id="1055" dir="0" index="1" bw="64" slack="0"/>
<pin id="1056" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48_1/8 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="zext_ln48_3_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="1"/>
<pin id="1060" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_3/8 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="shl_ln48_3_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="0"/>
<pin id="1063" dir="0" index="1" bw="6" slack="0"/>
<pin id="1064" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_3/8 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="or_ln48_1_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="64" slack="0"/>
<pin id="1069" dir="0" index="1" bw="64" slack="0"/>
<pin id="1070" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48_1/8 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="zext_ln48_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="6" slack="4"/>
<pin id="1076" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/8 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="shl_ln48_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="33" slack="0"/>
<pin id="1079" dir="0" index="1" bw="6" slack="0"/>
<pin id="1080" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48/8 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="xor_ln48_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="64" slack="0"/>
<pin id="1085" dir="0" index="1" bw="64" slack="0"/>
<pin id="1086" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln48/8 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="and_ln48_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="64" slack="2"/>
<pin id="1091" dir="0" index="1" bw="64" slack="0"/>
<pin id="1092" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln48/8 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln48_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="1"/>
<pin id="1096" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48_1/8 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="shl_ln48_1_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="0"/>
<pin id="1099" dir="0" index="1" bw="6" slack="0"/>
<pin id="1100" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln48_1/8 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="or_ln48_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="64" slack="0"/>
<pin id="1105" dir="0" index="1" bw="64" slack="0"/>
<pin id="1106" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln48/8 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="k_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="4" slack="0"/>
<pin id="1112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1117" class="1005" name="j_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="5" slack="0"/>
<pin id="1119" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="1124" class="1005" name="indvar_flatten13_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="9" slack="0"/>
<pin id="1126" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="i_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="5" slack="0"/>
<pin id="1133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1138" class="1005" name="indvar_flatten29_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="14" slack="0"/>
<pin id="1140" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten29 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="C_load_1_read_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="6"/>
<pin id="1147" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="C_load_1_read "/>
</bind>
</comp>

<comp id="1150" class="1005" name="C_load_read_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="6"/>
<pin id="1152" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="C_load_read "/>
</bind>
</comp>

<comp id="1155" class="1005" name="icmp_ln36_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="1" slack="1"/>
<pin id="1157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="icmp_ln37_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="1" slack="3"/>
<pin id="1161" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="select_ln8_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="4" slack="1"/>
<pin id="1166" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln8 "/>
</bind>
</comp>

<comp id="1173" class="1005" name="select_ln37_reg_1173">
<pin_list>
<pin id="1174" dir="0" index="0" bw="5" slack="1"/>
<pin id="1175" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln37 "/>
</bind>
</comp>

<comp id="1182" class="1005" name="tmp_s_reg_1182">
<pin_list>
<pin id="1183" dir="0" index="0" bw="10" slack="1"/>
<pin id="1184" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1187" class="1005" name="tmp_reg_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="1" slack="2"/>
<pin id="1189" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1192" class="1005" name="tmp_2_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="1" slack="2"/>
<pin id="1194" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="tmp_3_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="1" slack="1"/>
<pin id="1202" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="tmp_4_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="1" slack="1"/>
<pin id="1207" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_5_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="1" slack="1"/>
<pin id="1212" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="tmp_6_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="1" slack="1"/>
<pin id="1217" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="trunc_ln39_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="3" slack="1"/>
<pin id="1222" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln39 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="orig_0_addr_2_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="12" slack="1"/>
<pin id="1230" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_2 "/>
</bind>
</comp>

<comp id="1233" class="1005" name="orig_1_addr_2_reg_1233">
<pin_list>
<pin id="1234" dir="0" index="0" bw="12" slack="1"/>
<pin id="1235" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_2 "/>
</bind>
</comp>

<comp id="1238" class="1005" name="orig_0_addr_3_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="12" slack="1"/>
<pin id="1240" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_3 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="orig_1_addr_3_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="12" slack="1"/>
<pin id="1245" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_3 "/>
</bind>
</comp>

<comp id="1248" class="1005" name="tmp_7_reg_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="2" slack="1"/>
<pin id="1250" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_8_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="1" slack="1"/>
<pin id="1255" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="tmp_9_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="1"/>
<pin id="1260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1263" class="1005" name="tmp_10_reg_1263">
<pin_list>
<pin id="1264" dir="0" index="0" bw="32" slack="1"/>
<pin id="1265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1268" class="1005" name="orig_0_addr_4_reg_1268">
<pin_list>
<pin id="1269" dir="0" index="0" bw="12" slack="1"/>
<pin id="1270" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_4 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="orig_1_addr_4_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="12" slack="1"/>
<pin id="1275" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_4 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="orig_0_addr_5_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="12" slack="1"/>
<pin id="1280" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_5 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="orig_1_addr_5_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="12" slack="1"/>
<pin id="1285" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_5 "/>
</bind>
</comp>

<comp id="1288" class="1005" name="and_ln4_reg_1288">
<pin_list>
<pin id="1289" dir="0" index="0" bw="6" slack="1"/>
<pin id="1290" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="and_ln4 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="add_ln40_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="32" slack="1"/>
<pin id="1302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="1305" class="1005" name="tmp_11_reg_1305">
<pin_list>
<pin id="1306" dir="0" index="0" bw="32" slack="1"/>
<pin id="1307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="1310" class="1005" name="tmp_12_reg_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="32" slack="1"/>
<pin id="1312" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1315" class="1005" name="orig_0_addr_6_reg_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="12" slack="1"/>
<pin id="1317" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_6 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="orig_1_addr_6_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="12" slack="1"/>
<pin id="1322" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_6 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="orig_0_addr_7_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="12" slack="1"/>
<pin id="1327" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr_7 "/>
</bind>
</comp>

<comp id="1330" class="1005" name="orig_1_addr_7_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="12" slack="1"/>
<pin id="1332" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr_7 "/>
</bind>
</comp>

<comp id="1335" class="1005" name="orig_0_addr_reg_1335">
<pin_list>
<pin id="1336" dir="0" index="0" bw="12" slack="1"/>
<pin id="1337" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_0_addr "/>
</bind>
</comp>

<comp id="1340" class="1005" name="orig_1_addr_reg_1340">
<pin_list>
<pin id="1341" dir="0" index="0" bw="12" slack="1"/>
<pin id="1342" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="orig_1_addr "/>
</bind>
</comp>

<comp id="1345" class="1005" name="add_ln42_reg_1345">
<pin_list>
<pin id="1346" dir="0" index="0" bw="32" slack="1"/>
<pin id="1347" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln42 "/>
</bind>
</comp>

<comp id="1350" class="1005" name="tmp_13_reg_1350">
<pin_list>
<pin id="1351" dir="0" index="0" bw="32" slack="1"/>
<pin id="1352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1355" class="1005" name="tmp_14_reg_1355">
<pin_list>
<pin id="1356" dir="0" index="0" bw="32" slack="1"/>
<pin id="1357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1360" class="1005" name="sol_0_addr_reg_1360">
<pin_list>
<pin id="1361" dir="0" index="0" bw="12" slack="1"/>
<pin id="1362" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sol_0_addr "/>
</bind>
</comp>

<comp id="1365" class="1005" name="sol_1_addr_reg_1365">
<pin_list>
<pin id="1366" dir="0" index="0" bw="12" slack="1"/>
<pin id="1367" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sol_1_addr "/>
</bind>
</comp>

<comp id="1370" class="1005" name="sum0_reg_1370">
<pin_list>
<pin id="1371" dir="0" index="0" bw="32" slack="1"/>
<pin id="1372" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum0 "/>
</bind>
</comp>

<comp id="1375" class="1005" name="sum1_reg_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="32" slack="1"/>
<pin id="1377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum1 "/>
</bind>
</comp>

<comp id="1380" class="1005" name="sol_0_load_reg_1380">
<pin_list>
<pin id="1381" dir="0" index="0" bw="64" slack="2"/>
<pin id="1382" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sol_0_load "/>
</bind>
</comp>

<comp id="1385" class="1005" name="sol_1_load_reg_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="64" slack="2"/>
<pin id="1387" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sol_1_load "/>
</bind>
</comp>

<comp id="1390" class="1005" name="add_ln48_reg_1390">
<pin_list>
<pin id="1391" dir="0" index="0" bw="32" slack="1"/>
<pin id="1392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="12" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="64" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="185"><net_src comp="169" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="64" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="186" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="199"><net_src comp="4" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="64" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="207"><net_src comp="2" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="202" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="64" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="239"><net_src comp="2" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="64" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="242" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="255"><net_src comp="2" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="250" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="263"><net_src comp="4" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="64" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="258" pin="3"/><net_sink comp="176" pin=2"/></net>

<net id="271"><net_src comp="2" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="64" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="279"><net_src comp="4" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="64" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="287"><net_src comp="0" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="10" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="64" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="295" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="315"><net_src comp="26" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="30" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="28" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="32" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="34" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="336" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="36" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="364"><net_src comp="308" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="360" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="28" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="354" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="360" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="40" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="351" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="374" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="357" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="28" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="360" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="392" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="357" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="366" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="386" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="360" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="32" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="351" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="386" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="406" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="366" pin="3"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="44" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="398" pin="3"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="46" pin="0"/><net_sink comp="434" pin=2"/></net>

<net id="447"><net_src comp="48" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="398" pin="3"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="50" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="455"><net_src comp="48" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="398" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="52" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="54" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="40" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="426" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="466" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="434" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="479"><net_src comp="458" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="434" pin="3"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="56" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="470" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="58" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="56" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="470" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="60" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="56" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="480" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="58" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="56" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="480" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="60" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="398" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="470" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="62" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="418" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="537"><net_src comp="526" pin="3"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="543"><net_src comp="480" pin="2"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="62" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="418" pin="3"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="544" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="562"><net_src comp="345" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="398" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="426" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="66" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="581"><net_src comp="573" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="589"><net_src comp="578" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="582" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="68" pin="0"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="54" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="46" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="608"><net_src comp="54" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="46" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="616"><net_src comp="70" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="585" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="58" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="72" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="585" pin="2"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="60" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="631"><net_src comp="596" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="636"><net_src comp="159" pin="7"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="1"/><net_sink comp="632" pin=1"/></net>

<net id="641"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="596" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="176" pin="7"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="642" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="646" pin="2"/><net_sink comp="652" pin=0"/></net>

<net id="662"><net_src comp="76" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="663"><net_src comp="638" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="652" pin="1"/><net_sink comp="656" pin=2"/></net>

<net id="668"><net_src comp="603" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="159" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="665" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="682"><net_src comp="603" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="687"><net_src comp="176" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="688"><net_src comp="679" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="692"><net_src comp="683" pin="2"/><net_sink comp="689" pin=0"/></net>

<net id="699"><net_src comp="76" pin="0"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="675" pin="1"/><net_sink comp="693" pin=1"/></net>

<net id="701"><net_src comp="689" pin="1"/><net_sink comp="693" pin=2"/></net>

<net id="705"><net_src comp="585" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="711"><net_src comp="62" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="706" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="718"><net_src comp="713" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="725"><net_src comp="78" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="591" pin="2"/><net_sink comp="719" pin=2"/></net>

<net id="730"><net_src comp="719" pin="4"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="732"><net_src comp="727" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="738"><net_src comp="54" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="46" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="54" pin="0"/><net_sink comp="740" pin=0"/></net>

<net id="746"><net_src comp="46" pin="0"/><net_sink comp="740" pin=2"/></net>

<net id="754"><net_src comp="740" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="159" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="751" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="764"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="768"><net_src comp="740" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="176" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="778"><net_src comp="769" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="785"><net_src comp="88" pin="0"/><net_sink comp="779" pin=0"/></net>

<net id="786"><net_src comp="761" pin="1"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="775" pin="1"/><net_sink comp="779" pin=2"/></net>

<net id="791"><net_src comp="733" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="796"><net_src comp="159" pin="7"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="788" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="801"><net_src comp="792" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="805"><net_src comp="733" pin="3"/><net_sink comp="802" pin=0"/></net>

<net id="810"><net_src comp="176" pin="7"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="802" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="806" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="822"><net_src comp="76" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="823"><net_src comp="798" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="824"><net_src comp="812" pin="1"/><net_sink comp="816" pin=2"/></net>

<net id="829"><net_src comp="32" pin="0"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="78" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="825" pin="2"/><net_sink comp="830" pin=3"/></net>

<net id="841"><net_src comp="830" pin="4"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="848"><net_src comp="42" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="855"><net_src comp="78" pin="0"/><net_sink comp="849" pin=0"/></net>

<net id="856"><net_src comp="844" pin="2"/><net_sink comp="849" pin=3"/></net>

<net id="860"><net_src comp="849" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="867"><net_src comp="825" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="874"><net_src comp="78" pin="0"/><net_sink comp="868" pin=0"/></net>

<net id="878"><net_src comp="868" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="882"><net_src comp="875" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="891"><net_src comp="883" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="899"><net_src comp="159" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="892" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="904"><net_src comp="895" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="912"><net_src comp="176" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="905" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="917"><net_src comp="908" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="924"><net_src comp="76" pin="0"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="901" pin="1"/><net_sink comp="918" pin=1"/></net>

<net id="926"><net_src comp="914" pin="1"/><net_sink comp="918" pin=2"/></net>

<net id="934"><net_src comp="159" pin="7"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="927" pin="1"/><net_sink comp="930" pin=1"/></net>

<net id="939"><net_src comp="930" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="947"><net_src comp="176" pin="7"/><net_sink comp="943" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="943" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="959"><net_src comp="76" pin="0"/><net_sink comp="953" pin=0"/></net>

<net id="960"><net_src comp="936" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="961"><net_src comp="949" pin="1"/><net_sink comp="953" pin=2"/></net>

<net id="966"><net_src comp="308" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="967"><net_src comp="90" pin="0"/><net_sink comp="962" pin=1"/></net>

<net id="973"><net_src comp="90" pin="0"/><net_sink comp="968" pin=1"/></net>

<net id="974"><net_src comp="962" pin="2"/><net_sink comp="968" pin=2"/></net>

<net id="979"><net_src comp="968" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="987"><net_src comp="159" pin="3"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="980" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="992"><net_src comp="983" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="1000"><net_src comp="176" pin="3"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="993" pin="1"/><net_sink comp="996" pin=1"/></net>

<net id="1005"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1012"><net_src comp="76" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="989" pin="1"/><net_sink comp="1006" pin=1"/></net>

<net id="1014"><net_src comp="1002" pin="1"/><net_sink comp="1006" pin=2"/></net>

<net id="1023"><net_src comp="1015" pin="2"/><net_sink comp="1019" pin=1"/></net>

<net id="1036"><net_src comp="1028" pin="2"/><net_sink comp="1032" pin=0"/></net>

<net id="1037"><net_src comp="1024" pin="2"/><net_sink comp="1032" pin=1"/></net>

<net id="1045"><net_src comp="118" pin="0"/><net_sink comp="1041" pin=0"/></net>

<net id="1046"><net_src comp="1038" pin="1"/><net_sink comp="1041" pin=1"/></net>

<net id="1051"><net_src comp="1041" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="86" pin="0"/><net_sink comp="1047" pin=1"/></net>

<net id="1057"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=1"/></net>

<net id="1065"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1038" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1071"><net_src comp="1053" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1072"><net_src comp="1061" pin="2"/><net_sink comp="1067" pin=1"/></net>

<net id="1073"><net_src comp="1067" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="1081"><net_src comp="118" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1082"><net_src comp="1074" pin="1"/><net_sink comp="1077" pin=1"/></net>

<net id="1087"><net_src comp="1077" pin="2"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="86" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1093"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=1"/></net>

<net id="1101"><net_src comp="1094" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1102"><net_src comp="1074" pin="1"/><net_sink comp="1097" pin=1"/></net>

<net id="1107"><net_src comp="1089" pin="2"/><net_sink comp="1103" pin=0"/></net>

<net id="1108"><net_src comp="1097" pin="2"/><net_sink comp="1103" pin=1"/></net>

<net id="1109"><net_src comp="1103" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="1113"><net_src comp="120" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1116"><net_src comp="1110" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="1120"><net_src comp="124" pin="1"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="1122"><net_src comp="1117" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1123"><net_src comp="1117" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1127"><net_src comp="128" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="1129"><net_src comp="1124" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1130"><net_src comp="1124" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="1134"><net_src comp="132" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1137"><net_src comp="1131" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="1141"><net_src comp="136" pin="1"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="1143"><net_src comp="1138" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1144"><net_src comp="1138" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="1148"><net_src comp="140" pin="2"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="1028" pin=0"/></net>

<net id="1153"><net_src comp="146" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1158"><net_src comp="339" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1162"><net_src comp="360" pin="2"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="1167"><net_src comp="418" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="706" pin=2"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="719" pin=3"/></net>

<net id="1170"><net_src comp="1164" pin="1"/><net_sink comp="825" pin=0"/></net>

<net id="1171"><net_src comp="1164" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1172"><net_src comp="1164" pin="1"/><net_sink comp="868" pin=3"/></net>

<net id="1176"><net_src comp="426" pin="3"/><net_sink comp="1173" pin=0"/></net>

<net id="1177"><net_src comp="1173" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="1178"><net_src comp="1173" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="1179"><net_src comp="1173" pin="1"/><net_sink comp="830" pin=2"/></net>

<net id="1180"><net_src comp="1173" pin="1"/><net_sink comp="849" pin=2"/></net>

<net id="1181"><net_src comp="1173" pin="1"/><net_sink comp="868" pin=2"/></net>

<net id="1185"><net_src comp="434" pin="3"/><net_sink comp="1182" pin=0"/></net>

<net id="1186"><net_src comp="1182" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1190"><net_src comp="442" pin="3"/><net_sink comp="1187" pin=0"/></net>

<net id="1191"><net_src comp="1187" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="1195"><net_src comp="450" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="816" pin=3"/></net>

<net id="1197"><net_src comp="1192" pin="1"/><net_sink comp="918" pin=3"/></net>

<net id="1198"><net_src comp="1192" pin="1"/><net_sink comp="953" pin=3"/></net>

<net id="1199"><net_src comp="1192" pin="1"/><net_sink comp="1006" pin=3"/></net>

<net id="1203"><net_src comp="486" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="656" pin=3"/></net>

<net id="1208"><net_src comp="494" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1213"><net_src comp="502" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="693" pin=3"/></net>

<net id="1218"><net_src comp="510" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1223"><net_src comp="518" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1226"><net_src comp="1220" pin="1"/><net_sink comp="849" pin=1"/></net>

<net id="1227"><net_src comp="1220" pin="1"/><net_sink comp="868" pin=1"/></net>

<net id="1231"><net_src comp="152" pin="3"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1236"><net_src comp="169" pin="3"/><net_sink comp="1233" pin=0"/></net>

<net id="1237"><net_src comp="1233" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1241"><net_src comp="186" pin="3"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1246"><net_src comp="194" pin="3"/><net_sink comp="1243" pin=0"/></net>

<net id="1247"><net_src comp="1243" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1251"><net_src comp="610" pin="4"/><net_sink comp="1248" pin=0"/></net>

<net id="1252"><net_src comp="1248" pin="1"/><net_sink comp="779" pin=3"/></net>

<net id="1256"><net_src comp="620" pin="3"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="1261"><net_src comp="656" pin="4"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="1266"><net_src comp="693" pin="4"/><net_sink comp="1263" pin=0"/></net>

<net id="1267"><net_src comp="1263" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1271"><net_src comp="202" pin="3"/><net_sink comp="1268" pin=0"/></net>

<net id="1272"><net_src comp="1268" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1276"><net_src comp="210" pin="3"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1281"><net_src comp="218" pin="3"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1286"><net_src comp="226" pin="3"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1291"><net_src comp="733" pin="3"/><net_sink comp="1288" pin=0"/></net>

<net id="1292"><net_src comp="1288" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1293"><net_src comp="1288" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="1294"><net_src comp="1288" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1295"><net_src comp="1288" pin="1"/><net_sink comp="940" pin=0"/></net>

<net id="1296"><net_src comp="1288" pin="1"/><net_sink comp="980" pin=0"/></net>

<net id="1297"><net_src comp="1288" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="1298"><net_src comp="1288" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1299"><net_src comp="1288" pin="1"/><net_sink comp="1074" pin=0"/></net>

<net id="1303"><net_src comp="747" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="1308"><net_src comp="779" pin="4"/><net_sink comp="1305" pin=0"/></net>

<net id="1309"><net_src comp="1305" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="1313"><net_src comp="816" pin="4"/><net_sink comp="1310" pin=0"/></net>

<net id="1314"><net_src comp="1310" pin="1"/><net_sink comp="887" pin=0"/></net>

<net id="1318"><net_src comp="234" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1319"><net_src comp="1315" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1323"><net_src comp="242" pin="3"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1328"><net_src comp="250" pin="3"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1333"><net_src comp="258" pin="3"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="1338"><net_src comp="266" pin="3"/><net_sink comp="1335" pin=0"/></net>

<net id="1339"><net_src comp="1335" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1343"><net_src comp="274" pin="3"/><net_sink comp="1340" pin=0"/></net>

<net id="1344"><net_src comp="1340" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1348"><net_src comp="887" pin="2"/><net_sink comp="1345" pin=0"/></net>

<net id="1349"><net_src comp="1345" pin="1"/><net_sink comp="1015" pin=1"/></net>

<net id="1353"><net_src comp="918" pin="4"/><net_sink comp="1350" pin=0"/></net>

<net id="1354"><net_src comp="1350" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1358"><net_src comp="953" pin="4"/><net_sink comp="1355" pin=0"/></net>

<net id="1359"><net_src comp="1355" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1363"><net_src comp="282" pin="3"/><net_sink comp="1360" pin=0"/></net>

<net id="1364"><net_src comp="1360" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="1368"><net_src comp="295" pin="3"/><net_sink comp="1365" pin=0"/></net>

<net id="1369"><net_src comp="1365" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1373"><net_src comp="1006" pin="4"/><net_sink comp="1370" pin=0"/></net>

<net id="1374"><net_src comp="1370" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1378"><net_src comp="1019" pin="2"/><net_sink comp="1375" pin=0"/></net>

<net id="1379"><net_src comp="1375" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1383"><net_src comp="289" pin="3"/><net_sink comp="1380" pin=0"/></net>

<net id="1384"><net_src comp="1380" pin="1"/><net_sink comp="1053" pin=0"/></net>

<net id="1388"><net_src comp="302" pin="3"/><net_sink comp="1385" pin=0"/></net>

<net id="1389"><net_src comp="1385" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1393"><net_src comp="1032" pin="2"/><net_sink comp="1390" pin=0"/></net>

<net id="1394"><net_src comp="1390" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1395"><net_src comp="1390" pin="1"/><net_sink comp="1094" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sol_0 | {8 }
	Port: orig_0 | {}
	Port: orig_1 | {}
	Port: sol_1 | {8 }
 - Input state : 
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : sol_0 | {5 6 }
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : orig_0 | {2 3 4 5 6 }
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : orig_1 | {2 3 4 5 6 }
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : C_load | {1 }
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : C_load_1 | {1 }
	Port: stencil3d_Pipeline_loop_height_loop_col_loop_row : sol_1 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln36 : 1
		add_ln36 : 1
		br_ln36 : 2
		icmp_ln37 : 1
		select_ln7 : 2
		xor_ln7 : 2
		icmp_ln38 : 1
		and_ln7 : 2
		indvars_iv_next3339 : 1
		select_ln36 : 2
		indvars_iv_next19_dup : 3
		or_ln8 : 2
		select_ln8 : 2
		select_ln37 : 2
		tmp_s : 3
		tmp : 3
		tmp_2 : 3
		tmp2_cast_cast : 3
		tmp2_cast_cast_cast : 4
		empty_20 : 5
		tmp3_cast : 4
		empty_21 : 5
		tmp_3 : 6
		tmp_4 : 6
		tmp_5 : 6
		tmp_6 : 6
		trunc_ln39 : 3
		trunc_ln40 : 6
		add_ln40_cast : 7
		zext_ln40 : 8
		orig_0_addr_2 : 9
		orig_0_load_2 : 10
		orig_1_addr_2 : 9
		orig_1_load_2 : 10
		trunc_ln41 : 6
		add_ln41_cast : 7
		zext_ln41 : 8
		orig_0_addr_3 : 9
		orig_0_load_3 : 10
		orig_1_addr_3 : 9
		orig_1_load_3 : 10
		br_ln48 : 4
		store_ln38 : 2
		store_ln38 : 3
		store_ln38 : 3
	State 3
		empty_22 : 1
		tmp_7 : 2
		tmp_8 : 2
		zext_ln40_1 : 1
		lshr_ln40 : 2
		trunc_ln40_1 : 3
		zext_ln40_2 : 1
		lshr_ln40_1 : 2
		trunc_ln40_2 : 3
		tmp_9 : 4
		zext_ln41_1 : 1
		lshr_ln41 : 2
		trunc_ln41_1 : 3
		zext_ln41_2 : 1
		lshr_ln41_1 : 2
		trunc_ln41_2 : 3
		tmp_10 : 4
		trunc_ln42 : 2
		add_ln42_cast : 3
		zext_ln42 : 4
		orig_0_addr_4 : 5
		orig_0_load_4 : 6
		orig_1_addr_4 : 5
		orig_1_load_4 : 6
		add_ln43_cast : 1
		zext_ln43 : 2
		orig_0_addr_5 : 3
		orig_0_load_5 : 4
		orig_1_addr_5 : 3
		orig_1_load_5 : 4
	State 4
		specfucore_ln42 : 1
		zext_ln42_1 : 1
		lshr_ln42 : 2
		trunc_ln42_1 : 3
		zext_ln42_2 : 1
		lshr_ln42_1 : 2
		trunc_ln42_2 : 3
		tmp_11 : 4
		zext_ln43_1 : 1
		lshr_ln43 : 2
		trunc_ln43 : 3
		zext_ln43_2 : 1
		lshr_ln43_1 : 2
		trunc_ln43_1 : 3
		tmp_12 : 4
		add_ln44_1_cast : 1
		zext_ln44 : 2
		orig_0_addr_6 : 3
		orig_0_load_6 : 4
		orig_1_addr_6 : 3
		orig_1_load_6 : 4
		add_ln45_1_cast : 1
		zext_ln45 : 2
		orig_0_addr_7 : 3
		orig_0_load_7 : 4
		orig_1_addr_7 : 3
		orig_1_load_7 : 4
		store_ln38 : 1
	State 5
		zext_ln39 : 1
		orig_0_addr : 2
		orig_0_load : 3
		orig_1_addr : 2
		orig_1_load : 3
		specfucore_ln43 : 1
		add_ln42 : 1
		specfucore_ln44 : 2
		lshr_ln44 : 1
		trunc_ln44 : 2
		lshr_ln44_1 : 1
		trunc_ln44_1 : 2
		tmp_13 : 3
		lshr_ln45 : 1
		trunc_ln45 : 2
		lshr_ln45_1 : 1
		trunc_ln45_1 : 2
		tmp_14 : 3
		sol_0_addr : 2
		sol_0_load : 3
		sol_1_addr : 2
		sol_1_load : 3
		add_ln37 : 1
		select_ln37_1 : 2
		store_ln38 : 3
	State 6
		lshr_ln39 : 1
		trunc_ln39_1 : 2
		lshr_ln39_1 : 1
		trunc_ln39_2 : 2
		sum0 : 3
		specfucore_ln45 : 1
		sum1 : 1
		specfucore_ln12 : 2
	State 7
		rend4 : 1
		specfucore_ln12 : 1
		rend2 : 1
		specfucore_ln12 : 1
		rend : 1
		add_ln48 : 1
	State 8
		shl_ln48_2 : 1
		xor_ln48_1 : 2
		and_ln48_1 : 2
		shl_ln48_3 : 1
		or_ln48_1 : 2
		store_ln48 : 2
		shl_ln48 : 1
		xor_ln48 : 2
		and_ln48 : 2
		shl_ln48_1 : 1
		or_ln48 : 2
		store_ln48 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       lshr_ln40_fu_632       |    0    |    0    |   182   |
|          |      lshr_ln40_1_fu_646      |    0    |    0    |   182   |
|          |       lshr_ln41_fu_669       |    0    |    0    |   182   |
|          |      lshr_ln41_1_fu_683      |    0    |    0    |   182   |
|          |       lshr_ln42_fu_755       |    0    |    0    |   182   |
|          |      lshr_ln42_1_fu_769      |    0    |    0    |   182   |
|   lshr   |       lshr_ln43_fu_792       |    0    |    0    |   182   |
|          |      lshr_ln43_1_fu_806      |    0    |    0    |   182   |
|          |       lshr_ln44_fu_895       |    0    |    0    |   182   |
|          |      lshr_ln44_1_fu_908      |    0    |    0    |   182   |
|          |       lshr_ln45_fu_930       |    0    |    0    |   182   |
|          |      lshr_ln45_1_fu_943      |    0    |    0    |   182   |
|          |       lshr_ln39_fu_983       |    0    |    0    |   182   |
|          |      lshr_ln39_1_fu_996      |    0    |    0    |   182   |
|----------|------------------------------|---------|---------|---------|
|          |      shl_ln48_2_fu_1041      |    0    |    0    |    90   |
|    shl   |      shl_ln48_3_fu_1061      |    0    |    0    |    84   |
|          |       shl_ln48_fu_1077       |    0    |    0    |    90   |
|          |      shl_ln48_1_fu_1097      |    0    |    0    |    84   |
|----------|------------------------------|---------|---------|---------|
|          |        add_ln36_fu_345       |    0    |    0    |    21   |
|          |  indvars_iv_next3339_fu_392  |    0    |    0    |    13   |
|          | indvars_iv_next19_dup_fu_406 |    0    |    0    |    13   |
|          |        empty_20_fu_470       |    0    |    0    |    17   |
|          |        empty_21_fu_480       |    0    |    0    |    17   |
|          |        empty_22_fu_585       |    0    |    0    |    17   |
|          |          tmp5_fu_591         |    0    |    0    |    13   |
|    add   |        add_ln40_fu_747       |    1    |    0    |    0    |
|          |        add_ln44_fu_825       |    0    |    0    |    13   |
|          |        add_ln45_fu_844       |    0    |    0    |    13   |
|          |        add_ln41_fu_883       |    1    |    0    |    0    |
|          |        add_ln42_fu_887       |    1    |    0    |    0    |
|          |        add_ln37_fu_962       |    0    |    0    |    16   |
|          |       add_ln43_fu_1015       |    1    |    0    |    0    |
|          |         sum1_fu_1019         |    1    |    0    |    0    |
|          |       add_ln48_fu_1032       |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|          |        xor_ln7_fu_374        |    0    |    0    |    2    |
|    xor   |      xor_ln48_1_fu_1047      |    0    |    0    |    64   |
|          |       xor_ln48_fu_1083       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |        and_ln7_fu_386        |    0    |    0    |    2    |
|    and   |      and_ln48_1_fu_1053      |    0    |    0    |    64   |
|          |       and_ln48_fu_1089       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|          |         or_ln8_fu_412        |    0    |    0    |    2    |
|    or    |         tmp47_fu_573         |    0    |    0    |    0    |
|          |       or_ln48_1_fu_1067      |    0    |    0    |    64   |
|          |        or_ln48_fu_1103       |    0    |    0    |    64   |
|----------|------------------------------|---------|---------|---------|
|    mul   |         mul0_fu_1024         |    3    |    0    |    47   |
|          |         mul1_fu_1028         |    3    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_9_fu_656         |    0    |    0    |    9    |
|          |         tmp_10_fu_693        |    0    |    0    |    9    |
|          |         tmp_11_fu_779        |    0    |    0    |    9    |
|    mux   |         tmp_12_fu_816        |    0    |    0    |    9    |
|          |         tmp_13_fu_918        |    0    |    0    |    9    |
|          |         tmp_14_fu_953        |    0    |    0    |    9    |
|          |         sum0_fu_1006         |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln36_fu_339       |    0    |    0    |    12   |
|   icmp   |       icmp_ln37_fu_360       |    0    |    0    |    11   |
|          |       icmp_ln38_fu_380       |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|          |       select_ln7_fu_366      |    0    |    0    |    5    |
|          |      select_ln36_fu_398      |    0    |    0    |    5    |
|  select  |       select_ln8_fu_418      |    0    |    0    |    4    |
|          |      select_ln37_fu_426      |    0    |    0    |    5    |
|          |     select_ln37_1_fu_968     |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|
|   read   |   C_load_1_read_read_fu_140  |    0    |    0    |    0    |
|          |    C_load_read_read_fu_146   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_434         |    0    |    0    |    0    |
|          |     tmp2_cast_cast_fu_458    |    0    |    0    |    0    |
|          |     add_ln40_cast_fu_526     |    0    |    0    |    0    |
|          |     add_ln41_cast_fu_544     |    0    |    0    |    0    |
|          |        and_ln5_fu_596        |    0    |    0    |    0    |
|          |        and_ln6_fu_603        |    0    |    0    |    0    |
|bitconcatenate|     add_ln42_cast_fu_706     |    0    |    0    |    0    |
|          |     add_ln43_cast_fu_719     |    0    |    0    |    0    |
|          |        and_ln4_fu_733        |    0    |    0    |    0    |
|          |        and_ln8_fu_740        |    0    |    0    |    0    |
|          |    add_ln44_1_cast_fu_830    |    0    |    0    |    0    |
|          |    add_ln45_1_cast_fu_849    |    0    |    0    |    0    |
|          |     add_ln39_cast_fu_868     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_442          |    0    |    0    |    0    |
|          |         tmp_2_fu_450         |    0    |    0    |    0    |
|          |         tmp_3_fu_486         |    0    |    0    |    0    |
| bitselect|         tmp_4_fu_494         |    0    |    0    |    0    |
|          |         tmp_5_fu_502         |    0    |    0    |    0    |
|          |         tmp_6_fu_510         |    0    |    0    |    0    |
|          |         tmp_8_fu_620         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |  tmp2_cast_cast_cast_fu_466  |    0    |    0    |    0    |
|          |       zext_ln40_fu_534       |    0    |    0    |    0    |
|          |       zext_ln41_fu_552       |    0    |    0    |    0    |
|          |       tmp47_cast_fu_578      |    0    |    0    |    0    |
|          |       j_2_cast18_fu_582      |    0    |    0    |    0    |
|          |      zext_ln40_1_fu_628      |    0    |    0    |    0    |
|          |      zext_ln40_2_fu_642      |    0    |    0    |    0    |
|          |      zext_ln41_1_fu_665      |    0    |    0    |    0    |
|          |      zext_ln41_2_fu_679      |    0    |    0    |    0    |
|          |       zext_ln42_fu_713       |    0    |    0    |    0    |
|          |       zext_ln43_fu_727       |    0    |    0    |    0    |
|          |      zext_ln42_1_fu_751      |    0    |    0    |    0    |
|          |      zext_ln42_2_fu_765      |    0    |    0    |    0    |
|   zext   |      zext_ln43_1_fu_788      |    0    |    0    |    0    |
|          |      zext_ln43_2_fu_802      |    0    |    0    |    0    |
|          |       zext_ln44_fu_838       |    0    |    0    |    0    |
|          |       zext_ln45_fu_857       |    0    |    0    |    0    |
|          |       zext_ln39_fu_875       |    0    |    0    |    0    |
|          |      zext_ln44_1_fu_892      |    0    |    0    |    0    |
|          |      zext_ln44_2_fu_905      |    0    |    0    |    0    |
|          |      zext_ln45_1_fu_927      |    0    |    0    |    0    |
|          |      zext_ln45_2_fu_940      |    0    |    0    |    0    |
|          |      zext_ln39_1_fu_980      |    0    |    0    |    0    |
|          |      zext_ln39_2_fu_993      |    0    |    0    |    0    |
|          |      zext_ln48_2_fu_1038     |    0    |    0    |    0    |
|          |      zext_ln48_3_fu_1058     |    0    |    0    |    0    |
|          |       zext_ln48_fu_1074      |    0    |    0    |    0    |
|          |      zext_ln48_1_fu_1094     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |       tmp3_cast_fu_476       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       trunc_ln39_fu_518      |    0    |    0    |    0    |
|          |       trunc_ln40_fu_522      |    0    |    0    |    0    |
|          |       trunc_ln41_fu_540      |    0    |    0    |    0    |
|          |      trunc_ln40_1_fu_638     |    0    |    0    |    0    |
|          |      trunc_ln40_2_fu_652     |    0    |    0    |    0    |
|          |      trunc_ln41_1_fu_675     |    0    |    0    |    0    |
|          |      trunc_ln41_2_fu_689     |    0    |    0    |    0    |
|          |       trunc_ln42_fu_702      |    0    |    0    |    0    |
|   trunc  |      trunc_ln42_1_fu_761     |    0    |    0    |    0    |
|          |      trunc_ln42_2_fu_775     |    0    |    0    |    0    |
|          |       trunc_ln43_fu_798      |    0    |    0    |    0    |
|          |      trunc_ln43_1_fu_812     |    0    |    0    |    0    |
|          |       trunc_ln44_fu_901      |    0    |    0    |    0    |
|          |      trunc_ln44_1_fu_914     |    0    |    0    |    0    |
|          |       trunc_ln45_fu_936      |    0    |    0    |    0    |
|          |      trunc_ln45_1_fu_949     |    0    |    0    |    0    |
|          |      trunc_ln39_1_fu_989     |    0    |    0    |    0    |
|          |     trunc_ln39_2_fu_1002     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_7_fu_610         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    11   |    0    |   3695  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  C_load_1_read_reg_1145 |   32   |
|   C_load_read_reg_1150  |   32   |
|    add_ln40_reg_1300    |   32   |
|    add_ln42_reg_1345    |   32   |
|    add_ln48_reg_1390    |   32   |
|     and_ln4_reg_1288    |    6   |
|        i_reg_1131       |    5   |
|    icmp_ln36_reg_1155   |    1   |
|    icmp_ln37_reg_1159   |    1   |
|indvar_flatten13_reg_1124|    9   |
|indvar_flatten29_reg_1138|   14   |
|        j_reg_1117       |    5   |
|        k_reg_1110       |    4   |
|  orig_0_addr_2_reg_1228 |   12   |
|  orig_0_addr_3_reg_1238 |   12   |
|  orig_0_addr_4_reg_1268 |   12   |
|  orig_0_addr_5_reg_1278 |   12   |
|  orig_0_addr_6_reg_1315 |   12   |
|  orig_0_addr_7_reg_1325 |   12   |
|   orig_0_addr_reg_1335  |   12   |
|  orig_1_addr_2_reg_1233 |   12   |
|  orig_1_addr_3_reg_1243 |   12   |
|  orig_1_addr_4_reg_1273 |   12   |
|  orig_1_addr_5_reg_1283 |   12   |
|  orig_1_addr_6_reg_1320 |   12   |
|  orig_1_addr_7_reg_1330 |   12   |
|   orig_1_addr_reg_1340  |   12   |
|   select_ln37_reg_1173  |    5   |
|   select_ln8_reg_1164   |    4   |
|   sol_0_addr_reg_1360   |   12   |
|   sol_0_load_reg_1380   |   64   |
|   sol_1_addr_reg_1365   |   12   |
|   sol_1_load_reg_1385   |   64   |
|      sum0_reg_1370      |   32   |
|      sum1_reg_1375      |   32   |
|     tmp_10_reg_1263     |   32   |
|     tmp_11_reg_1305     |   32   |
|     tmp_12_reg_1310     |   32   |
|     tmp_13_reg_1350     |   32   |
|     tmp_14_reg_1355     |   32   |
|      tmp_2_reg_1192     |    1   |
|      tmp_3_reg_1200     |    1   |
|      tmp_4_reg_1205     |    1   |
|      tmp_5_reg_1210     |    1   |
|      tmp_6_reg_1215     |    1   |
|      tmp_7_reg_1248     |    2   |
|      tmp_8_reg_1253     |    1   |
|      tmp_9_reg_1258     |   32   |
|       tmp_reg_1187      |    1   |
|      tmp_s_reg_1182     |   10   |
|   trunc_ln39_reg_1220   |    3   |
+-------------------------+--------+
|          Total          |   812  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   8  |  12  |   96   ||    33   |
| grp_access_fu_159 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_176 |  p0  |   8  |  12  |   96   ||    33   |
| grp_access_fu_176 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_289 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_302 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   240  || 5.34686 ||   134   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |    0   |  3695  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   134  |
|  Register |    -   |    -   |   812  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    5   |   812  |  3829  |
+-----------+--------+--------+--------+--------+
