#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Dec 05 22:03:26 2016
# Process ID: 4776
# Current directory: C:/lab2_pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3356 C:\lab2_pwm\hw1_zybo.xpr
# Log file: C:/lab2_pwm/vivado.log
# Journal file: C:/lab2_pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/lab2_pwm/hw1_zybo.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.PCW_IMPORT_BOARD_PRESET {Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_zynq_def.xml}] [get_bd_cells processing_system7_0]
endgroup
update_files -from_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_Master.xdc}} -to_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw1_zybo/ZYBO_Master.xdc}} -filesets [get_filesets *]
save_bd_design
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_nets rst_processing_system7_0_50M_interconnect_aresetn] [get_bd_cells rst_processing_system7_0_50M]
delete_bd_objs [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_cells processing_system7_0_axi_periph]
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_intf_ports gpio_rtl]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
create_peripheral xilinx.com user test_core 1.0 -dir C:/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:test_core:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:test_core:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:test_core:1.0]
set_property  ip_repo_paths  C:/ip_repo/test_core_1.0 [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:test_core:1.0 test_core_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins test_core_0/S00_AXI]
set_property range 4K [get_bd_addr_segs {processing_system7_0/Data/SEG_test_core_0_S00_AXI_reg}]
make_wrapper -files [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
file copy -force C:/lab2_pwm/hw1_zybo.runs/impl_1/design_1_wrapper.sysdef C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
reset_run impl_1 -noclean_dir 
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
update_ip_catalog -rebuild
report_ip_status -name ip_status 
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
file copy -force C:/lab2_pwm/hw1_zybo.runs/impl_1/design_1_wrapper.sysdef C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
file copy -force C:/lab2_pwm/hw1_zybo.runs/impl_1/design_1_wrapper.sysdef C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd}
undo
current_project hw1_zybo
undo
current_project hw1_zybo
current_project test_core_v1_0_project
current_project hw1_zybo
current_project test_core_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
ipx::merge_project_changes ports [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
update_files -from_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/ZYBO_Master.xdc}} -to_files {{Z:/HanBeul/Documents/VCU/EGRE428 - Intro to Integrated System Design/hw0_zybo/ZYBO_Master.xdc}} -filesets [get_filesets *]
startgroup
create_bd_port -dir O speed_out
connect_bd_net [get_bd_pins /test_core_0/speed_out] [get_bd_ports speed_out]
endgroup
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
current_project test_core_v1_0_project
current_project hw1_zybo
launch_sdk -workspace C:/lab2_pwm/hw1_zybo.sdk -hwspec C:/lab2_pwm/hw1_zybo.sdk/design_1_wrapper.hdf
current_project test_core_v1_0_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
current_project test_core_v1_0_project
set_property core_revision 5 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/ip_repo/test_core_1.0
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  design_1_test_core_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:test_core:1.0 [get_ips  design_1_test_core_0_0] -log ip_upgrade.log
generate_target all [get_files  C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -no_script -force -quiet
export_simulation -of_objects [get_files C:/lab2_pwm/hw1_zybo.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/lab2_pwm/hw1_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/lab2_pwm/hw1_zybo.ip_user_files -ipstatic_source_dir C:/lab2_pwm/hw1_zybo.ip_user_files/ipstatic -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
ipx::edit_ip_in_project -upgrade true -name test_core_v1_0_project -directory C:/lab2_pwm/hw1_zybo.tmp/test_core_v1_0_project c:/ip_repo/test_core_1.0/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
current_project hw1_zybo
current_project test_core_v1_0_project
close_project
