
e
%s %s
410*	simulator2$
Vivado Simulator2default:default2
2013.32default:defaultZ43-3977
h
%s
*	simulator2T
@Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.2default:default
¶
Running: %s
333*	simulator2˙
ÂC:/Xilinx/Vivado/2013.3/bin/unwrapped/win64.o/xelab.exe --debug typical --relax --include d:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav --prj D:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.sim/sim_1/behav/top.prj work.top work.glbl 2default:defaultZ43-3449
b
.Multi-threading is on. Using %s slave threads
406*	simulator2
22default:defaultZ43-3954
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
ø
+Analyzing Verilog file "%s" into library %s165*xsimverific2Z
FD:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/bin2seg.v2default:default2
work2default:defaultZ10-165
á
+Analyzing Verilog file "%s" into library %s165*xsimverific2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
work2default:defaultZ10-165
á
+Analyzing Verilog file "%s" into library %s165*xsimverific2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
work2default:defaultZ10-165
â
+Analyzing Verilog file "%s" into library %s165*xsimverific2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v2default:default2
work2default:defaultZ10-165
â
+Analyzing Verilog file "%s" into library %s165*xsimverific2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v2default:default2
work2default:defaultZ10-165
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v2default:default2
work2default:defaultZ10-165
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v2default:default2
work2default:defaultZ10-165
á
+Analyzing Verilog file "%s" into library %s165*xsimverific2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v2default:default2
work2default:defaultZ10-165
ã
+Analyzing Verilog file "%s" into library %s165*xsimverific2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v2default:default2
work2default:defaultZ10-165
à
+Analyzing Verilog file "%s" into library %s165*xsimverific2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v2default:default2
work2default:defaultZ10-165
à
+Analyzing Verilog file "%s" into library %s165*xsimverific2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v2default:default2
work2default:defaultZ10-165
å
+Analyzing Verilog file "%s" into library %s165*xsimverific2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
work2default:defaultZ10-165
å
+Analyzing Verilog file "%s" into library %s165*xsimverific2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
work2default:defaultZ10-165
à
+Analyzing Verilog file "%s" into library %s165*xsimverific2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v2default:default2
work2default:defaultZ10-165
Ö
+Analyzing Verilog file "%s" into library %s165*xsimverific2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v2default:default2
work2default:defaultZ10-165
Ö
+Analyzing Verilog file "%s" into library %s165*xsimverific2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v2default:default2
work2default:defaultZ10-165
ì
+Analyzing Verilog file "%s" into library %s165*xsimverific2≠
òd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v2default:default2
work2default:defaultZ10-165
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v2default:default2
work2default:defaultZ10-165
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_clock.v2default:default2
work2default:defaultZ10-165
Ö
+Analyzing Verilog file "%s" into library %s165*xsimverific2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v2default:default2
work2default:defaultZ10-165
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v2default:default2
work2default:defaultZ10-165
ã
+Analyzing Verilog file "%s" into library %s165*xsimverific2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v2default:default2
work2default:defaultZ10-165
ä
+Analyzing Verilog file "%s" into library %s165*xsimverific2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
work2default:defaultZ10-165
ó
+Analyzing Verilog file "%s" into library %s165*xsimverific2±
úd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v2default:default2
work2default:defaultZ10-165
Ç
+Analyzing Verilog file "%s" into library %s165*xsimverific2ú
ád:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v2default:default2
work2default:defaultZ10-165
˝
 empty port in module declaration611*xsimverific2û
ád:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v2default:default2
822default:default8@Z10-611
»
+Analyzing Verilog file "%s" into library %s165*xsimverific2c
OD:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/hdl/system.v2default:default2
work2default:defaultZ10-165
¡
+Analyzing Verilog file "%s" into library %s165*xsimverific2\
HD:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/seven_seg.v2default:default2
work2default:defaultZ10-165
Ω
+Analyzing Verilog file "%s" into library %s165*xsimverific2X
DD:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v2default:default2
work2default:defaultZ10-165
Ÿ
)literal value truncated to fit in %s bits986*xsimverific2
42default:default2Z
DD:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/clock.v2default:default2
1762default:default8@Z10-986
Œ
+Analyzing Verilog file "%s" into library %s165*xsimverific2i
UD:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/imports/hdl/system_wrapper.v2default:default2
work2default:defaultZ10-165
ª
+Analyzing Verilog file "%s" into library %s165*xsimverific2V
BD:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/new/top.v2default:default2
work2default:defaultZ10-165
®
+Analyzing Verilog file "%s" into library %s165*xsimverific2C
/C:/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v2default:default2
work2default:defaultZ10-165
9
Starting static elaboration
342*	simulatorZ43-3458
Ø
*function %s has no return value assignment727*xsimverific2
clogb22default:default2©
íd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_local_params.v2default:default2
1252default:default8@Z10-727
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
µ
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2±
úd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v2default:default2
102default:default2Ê
—processing_system7_bfm_v2_0_processing_system7_bfm(C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_DATA_WIDTH=64,C_S_AXI_HP3_DATA_WIDTH=64,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_ACP=0)2default:defaultZ43-4099
˘
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v2default:default2
92default:default29
%processing_system7_bfm_v2_0_gen_reset2default:defaultZ43-4099
î
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2≠
òd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v2default:default2
102default:default2J
6processing_system7_bfm_v2_0_interconnect_model_default2default:defaultZ43-4099
˛
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v2default:default2
102default:default2?
+processing_system7_bfm_v2_0_fmsw_gp_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
Ù
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v2default:default2
102default:default26
"processing_system7_bfm_v2_0_ssw_hp2default:defaultZ43-4099
Ç
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v2default:default2
102default:default2A
-processing_system7_bfm_v2_0_arb_hp0_1_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
Ç
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v2default:default2
102default:default2A
-processing_system7_bfm_v2_0_arb_hp2_3_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_wr_4_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_rd_4_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
¯
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v2default:default2
102default:default2<
(processing_system7_bfm_v2_0_ddrc_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_wr_4_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_rd_4_default2default:defaultZ43-4099
Ñ
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v2default:default2
182default:default2B
.processing_system7_bfm_v2_0_sparse_mem_default2default:defaultZ43-4099
¯
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v2default:default2
102default:default2<
(processing_system7_bfm_v2_0_ocmc_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
˛
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v2default:default2
102default:default2?
+processing_system7_bfm_v2_0_ocm_mem_default2default:defaultZ43-4099

c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v2default:default2
102default:default24
 processing_system7_bfm_v2_0_regc2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
˛
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v2default:default2
172default:default2?
+processing_system7_bfm_v2_0_reg_map_default2default:defaultZ43-4099
€
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v2default:default2
102default:default2ò
Éprocessing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100)2default:defaultZ43-4099
€
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v2default:default2
102default:default2ò
Éprocessing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100)2default:defaultZ43-4099
±
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v2default:default2
102default:default2Ô
⁄processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_22default:defaultZ43-4099
±
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v2default:default2
102default:default2Ô
⁄processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_22default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP0",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP1",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP2",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP3",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
±
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v2default:default2
102default:default2Ô
⁄processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_ACP",data_bus_width=64,address_bus_width=32,id_bus_width=3,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=10,exclusive_access_supported=0,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7)_22default:defaultZ43-4099
µ
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2±
úd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v2default:default2
102default:default2Ê
—processing_system7_bfm_v2_0_processing_system7_bfm(C_S_AXI_HP0_DATA_WIDTH=64,C_S_AXI_HP1_DATA_WIDTH=64,C_S_AXI_HP2_DATA_WIDTH=64,C_S_AXI_HP3_DATA_WIDTH=64,C_USE_S_AXI_GP0=0,C_USE_S_AXI_GP1=0,C_USE_S_AXI_ACP=0)2default:defaultZ43-4099
˘
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_gen_reset.v2default:default2
92default:default29
%processing_system7_bfm_v2_0_gen_reset2default:defaultZ43-4099
î
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2≠
òd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v2default:default2
102default:default2J
6processing_system7_bfm_v2_0_interconnect_model_default2default:defaultZ43-4099
˛
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v2default:default2
102default:default2?
+processing_system7_bfm_v2_0_fmsw_gp_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
Ù
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v2default:default2
102default:default26
"processing_system7_bfm_v2_0_ssw_hp2default:defaultZ43-4099
Ç
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v2default:default2
102default:default2A
-processing_system7_bfm_v2_0_arb_hp0_1_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
Ç
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v2default:default2
102default:default2A
-processing_system7_bfm_v2_0_arb_hp2_3_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_wr_4_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_rd_4_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
¯
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ddrc.v2default:default2
102default:default2<
(processing_system7_bfm_v2_0_ddrc_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_wr_4_default2default:defaultZ43-4099
Ä
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2£
éd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v2default:default2
102default:default2@
,processing_system7_bfm_v2_0_arb_rd_4_default2default:defaultZ43-4099
Ñ
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v2default:default2
182default:default2B
.processing_system7_bfm_v2_0_sparse_mem_default2default:defaultZ43-4099
¯
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocmc.v2default:default2
102default:default2<
(processing_system7_bfm_v2_0_ocmc_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_wr.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_wr_default2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
˛
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v2default:default2
102default:default2?
+processing_system7_bfm_v2_0_ocm_mem_default2default:defaultZ43-4099

c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2ü
äd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_regc.v2default:default2
102default:default24
 processing_system7_bfm_v2_0_regc2default:defaultZ43-4099
¸
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2°
åd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_arb_rd.v2default:default2
102default:default2>
*processing_system7_bfm_v2_0_arb_rd_default2default:defaultZ43-4099
˛
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¢
çd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_reg_map.v2default:default2
172default:default2?
+processing_system7_bfm_v2_0_reg_map_default2default:defaultZ43-4099
€
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v2default:default2
102default:default2ò
Éprocessing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100)2default:defaultZ43-4099
€
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2•
êd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_master.v2default:default2
102default:default2ò
Éprocessing_system7_bfm_v2_0_axi_master(enable_this_port=0,master_name="M_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=12,max_outstanding_transactions=16,exclusive_access_supported=1,EXCL_ID=12'b110000000000,m_axi_gp0_baseaddr=12'b110000001100)2default:defaultZ43-4099
±
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v2default:default2
102default:default2Ô
⁄processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP0",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_22default:defaultZ43-4099
±
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v2default:default2
102default:default2Ô
⁄processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_GP1",data_bus_width=32,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=16,exclusive_access_supported=0,max_wr_outstanding_transactions=8,max_rd_outstanding_transactions=8)_22default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP0",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP1",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP2",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
Ó
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_afi_slave.v2default:default2
102default:default2¨
óprocessing_system7_bfm_v2_0_afi_slave(enable_this_port=0,slave_name="S_AXI_HP3",data_bus_width=64,address_bus_width=32,id_bus_width=6,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=256,exclusive_access_supported=0)_22default:defaultZ43-4099
à
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v2default:default2
102default:default2E
1processing_system7_bfm_v2_0_intr_wr_mem_default_22default:defaultZ43-4099
Ü
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2¶
ëd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v2default:default2
102default:default2C
/processing_system7_bfm_v2_0_intr_rd_mem_default2default:defaultZ43-4099
±
c"%s" Line %s.  Module %s doesn't have a timescale but atleast one module in design has a timescale
469*	simulator2§
èd:/work_edu/ch6_pl_7SegLED/ch6_pl_7SegLED.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/processing_system7_bfm_v2_0_axi_slave.v2default:default2
102default:default2Ô
⁄processing_system7_bfm_v2_0_axi_slave(enable_this_port=0,slave_name="S_AXI_ACP",data_bus_width=64,address_bus_width=32,id_bus_width=3,slave_base_address=32'b0,slave_high_address=32'b11111111111111111111111111111111,max_outstanding_transactions=10,exclusive_access_supported=0,max_wr_outstanding_transactions=3,max_rd_outstanding_transactions=7)_22default:defaultZ43-4099
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
[
%Time Resolution for simulation is %s
344*	simulator2
1ps2default:defaultZ43-3460
Q
Compiling module %s405*	simulator2
work.clock
2default:defaultZ43-3953
S
Compiling module %s405*	simulator2!
work.bin2seg
2default:defaultZ43-3953
U
Compiling module %s405*	simulator2#
work.seven_seg
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_gen_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_gen_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_arb_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_arb_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_fmsw...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_arb_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_arb_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_arb_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_arb_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_ssw_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_inte...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_spar...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_ddrc...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_ocm_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_ocmc...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_reg_...
2default:defaultZ43-3953
l
Compiling module %s405*	simulator2:
&work.processing_system7_bfm_v2_0_regc
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_master_bfm(NAME="M_AXI_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_axi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_master_bfm(NAME="M_AXI_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_axi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_slave_bfm(NAME="S_AXI_G...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_axi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_slave_bfm(NAME="S_AXI_G...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_axi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_intr...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_intr...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_afi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_afi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_afi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_slave_bfm(NAME="S_AXI_H...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_afi_...
2default:defaultZ43-3953
s
Compiling module %s405*	simulator2A
-secureip.cdn_axi3_slave_bfm(NAME="S_AXI_A...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_axi_...
2default:defaultZ43-3953
o
Compiling module %s405*	simulator2=
)work.processing_system7_bfm_v2_0_proc...
2default:defaultZ43-3953
i
Compiling module %s405*	simulator27
#work.system_processing_system7_0_0
2default:defaultZ43-3953
R
Compiling module %s405*	simulator2 
work.system
2default:defaultZ43-3953
Z
Compiling module %s405*	simulator2(
work.system_wrapper
2default:defaultZ43-3953
O
Compiling module %s405*	simulator2
	work.top
2default:defaultZ43-3953
P
Compiling module %s405*	simulator2

work.glbl
2default:defaultZ43-3953
c
/Waiting for %s sub-compilation(s) to finish...
381*	simulator2
42default:defaultZ43-3497
Y
Built simulation snapshot %s
278*	simulator2
	top_behav2default:defaultZ43-3394


End Record