// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `affine_controller__U81` defined externally
// Module `affine_controller__U7` defined externally
// Module `affine_controller__U58` defined externally
// Module `affine_controller__U35` defined externally
// Module `affine_controller__U28` defined externally
// Module `affine_controller__U21` defined externally
// Module `affine_controller__U14` defined externally
// Module `affine_controller__U104` defined externally
// Module `affine_controller__U0` defined externally
module sr_end_U341_pt__U342 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U339_pt__U340 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U337_pt__U338 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U335_pt__U336 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U333_pt__U334 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U331_pt__U332 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U329_pt__U330 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U327_pt__U328 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U325_pt__U326 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U323_pt__U324 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U321_pt__U322 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U319_pt__U320 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U317_pt__U318 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U315_pt__U316 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U313_pt__U314 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U311_pt__U312 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_pt__U116 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_control_vars_pt__U118 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_read_start_pt__U105 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_read_start_control_vars_pt__U106 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_exe_start_pt__U107 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U109 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_write_start_pt__U19 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_write_start_control_vars_pt__U20 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_read_start_pt__U15 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_read_start_control_vars_pt__U16 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_exe_start_pt__U17 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_exe_start_control_vars_pt__U18 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_5_write_start_pt__U94 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_5_write_start_control_vars_pt__U96 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_5_read_start_pt__U82 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_5_read_start_control_vars_pt__U83 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_5_exe_start_pt__U84 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U86 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_4_write_start_pt__U71 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_4_write_start_control_vars_pt__U73 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_4_read_start_pt__U59 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_4_read_start_control_vars_pt__U60 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_4_exe_start_pt__U61 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U63 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_3_write_start_pt__U48 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_3_write_start_control_vars_pt__U50 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_3_read_start_pt__U36 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_3_read_start_control_vars_pt__U37 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_3_exe_start_pt__U38 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U40 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_2_write_start_pt__U33 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_2_write_start_control_vars_pt__U34 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_2_read_start_pt__U29 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_2_read_start_control_vars_pt__U30 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_2_exe_start_pt__U31 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U32 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_1_write_start_pt__U26 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_1_write_start_control_vars_pt__U27 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_1_read_start_pt__U22 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_1_read_start_control_vars_pt__U23 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_conv_stencil_1_exe_start_pt__U24 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U25 (
    input [15:0] in [2:0],
    output [15:0] out [2:0]
);
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module hcompute_hw_output_stencil (
    output [15:0] out_hw_output_stencil,
    input [15:0] in0_conv_stencil [0:0]
);
assign out_hw_output_stencil = in0_conv_stencil[0];
endmodule

module hcompute_hw_kernel_global_wrapper_stencil (
    output [15:0] out_hw_kernel_global_wrapper_stencil,
    input [15:0] in0_hw_kernel_stencil [0:0]
);
assign out_hw_kernel_global_wrapper_stencil = in0_hw_kernel_stencil[0];
endmodule

module hcompute_hw_input_global_wrapper_stencil (
    output [15:0] out_hw_input_global_wrapper_stencil,
    input [15:0] in0_hw_input_stencil [0:0]
);
assign out_hw_input_global_wrapper_stencil = in0_hw_input_stencil[0];
endmodule

module cu_op_hcompute_hw_output_stencil (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0],
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_output_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
hcompute_hw_output_stencil inner_compute (
    .out_hw_output_stencil(inner_compute_out_hw_output_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = inner_compute_out_hw_output_stencil;
endmodule

module cu_op_hcompute_hw_kernel_global_wrapper_stencil (
    input clk,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_kernel_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_kernel_stencil [0:0];
assign inner_compute_in0_hw_kernel_stencil[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
hcompute_hw_kernel_global_wrapper_stencil inner_compute (
    .out_hw_kernel_global_wrapper_stencil(inner_compute_out_hw_kernel_global_wrapper_stencil),
    .in0_hw_kernel_stencil(inner_compute_in0_hw_kernel_stencil)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = inner_compute_out_hw_kernel_global_wrapper_stencil;
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil (
    input clk,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_input_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_input_stencil [0:0];
assign inner_compute_in0_hw_input_stencil[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
hcompute_hw_input_global_wrapper_stencil inner_compute (
    .out_hw_input_global_wrapper_stencil(inner_compute_out_hw_input_global_wrapper_stencil),
    .in0_hw_input_stencil(inner_compute_in0_hw_input_stencil)
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = inner_compute_out_hw_input_global_wrapper_stencil;
endmodule

module coreir_reg #(
    parameter width = 1,
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input [width-1:0] in,
    output [width-1:0] out
);
  reg [width-1:0] outReg=init;
  wire real_clk;
  assign real_clk = clk_posedge ? clk : ~clk;
  always @(posedge real_clk) begin
    outReg <= in;
  end
  assign out = outReg;
endmodule

module mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    parameter init = 16'h0000
) (
    input [15:0] in,
    input clk,
    output [15:0] out
);
wire reg0_clk;
wire [15:0] reg0_in;
assign reg0_clk = clk;
assign reg0_in = in;
coreir_reg #(
    .clk_posedge(1'b1),
    .init(init),
    .width(16)
) reg0 (
    .clk(reg0_clk),
    .in(reg0_in),
    .out(out)
);
endmodule

module hcompute_conv_stencil_2 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_2 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_2 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_1 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_1 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_1 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_5 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_5 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
hcompute_conv_stencil_5 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_4 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_4 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
hcompute_conv_stencil_4 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_3 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_3 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
hcompute_conv_stencil_3 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = inner_compute_out_conv_stencil;
endmodule

module corebit_reg #(
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input in,
    output out
);
reg outReg = init;
always @(posedge clk) begin
  outReg <= in;
end
assign out = outReg;
endmodule

module array_delay_U98 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U100_in;
wire _U100_clk;
wire [15:0] _U100_out;
wire [15:0] _U101_in;
wire _U101_clk;
wire [15:0] _U101_out;
wire [15:0] _U102_in;
wire _U102_clk;
wire [15:0] _U102_out;
wire [15:0] _U103_in;
wire _U103_clk;
wire [15:0] _U103_out;
wire [15:0] _U99_in;
wire _U99_clk;
wire [15:0] _U99_out;
assign _U100_in = in[1];
assign _U100_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U100 (
    .in(_U100_in),
    .clk(_U100_clk),
    .out(_U100_out)
);
assign _U101_in = in[2];
assign _U101_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U101 (
    .in(_U101_in),
    .clk(_U101_clk),
    .out(_U101_out)
);
assign _U102_in = in[3];
assign _U102_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U102 (
    .in(_U102_in),
    .clk(_U102_clk),
    .out(_U102_out)
);
assign _U103_in = in[4];
assign _U103_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U103 (
    .in(_U103_in),
    .clk(_U103_clk),
    .out(_U103_out)
);
assign _U99_in = in[0];
assign _U99_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U99 (
    .in(_U99_in),
    .clk(_U99_clk),
    .out(_U99_out)
);
assign out[4] = _U103_out;
assign out[3] = _U102_out;
assign out[2] = _U101_out;
assign out[1] = _U100_out;
assign out[0] = _U99_out;
endmodule

module array_delay_U88 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U89_in;
wire _U89_clk;
wire [15:0] _U89_out;
wire [15:0] _U90_in;
wire _U90_clk;
wire [15:0] _U90_out;
wire [15:0] _U91_in;
wire _U91_clk;
wire [15:0] _U91_out;
wire [15:0] _U92_in;
wire _U92_clk;
wire [15:0] _U92_out;
wire [15:0] _U93_in;
wire _U93_clk;
wire [15:0] _U93_out;
assign _U89_in = in[0];
assign _U89_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U89 (
    .in(_U89_in),
    .clk(_U89_clk),
    .out(_U89_out)
);
assign _U90_in = in[1];
assign _U90_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U90 (
    .in(_U90_in),
    .clk(_U90_clk),
    .out(_U90_out)
);
assign _U91_in = in[2];
assign _U91_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U91 (
    .in(_U91_in),
    .clk(_U91_clk),
    .out(_U91_out)
);
assign _U92_in = in[3];
assign _U92_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U92 (
    .in(_U92_in),
    .clk(_U92_clk),
    .out(_U92_out)
);
assign _U93_in = in[4];
assign _U93_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U93 (
    .in(_U93_in),
    .clk(_U93_clk),
    .out(_U93_out)
);
assign out[4] = _U93_out;
assign out[3] = _U92_out;
assign out[2] = _U91_out;
assign out[1] = _U90_out;
assign out[0] = _U89_out;
endmodule

module array_delay_U75 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U76_in;
wire _U76_clk;
wire [15:0] _U76_out;
wire [15:0] _U77_in;
wire _U77_clk;
wire [15:0] _U77_out;
wire [15:0] _U78_in;
wire _U78_clk;
wire [15:0] _U78_out;
wire [15:0] _U79_in;
wire _U79_clk;
wire [15:0] _U79_out;
wire [15:0] _U80_in;
wire _U80_clk;
wire [15:0] _U80_out;
assign _U76_in = in[0];
assign _U76_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U76 (
    .in(_U76_in),
    .clk(_U76_clk),
    .out(_U76_out)
);
assign _U77_in = in[1];
assign _U77_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U77 (
    .in(_U77_in),
    .clk(_U77_clk),
    .out(_U77_out)
);
assign _U78_in = in[2];
assign _U78_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U78 (
    .in(_U78_in),
    .clk(_U78_clk),
    .out(_U78_out)
);
assign _U79_in = in[3];
assign _U79_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U79 (
    .in(_U79_in),
    .clk(_U79_clk),
    .out(_U79_out)
);
assign _U80_in = in[4];
assign _U80_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U80 (
    .in(_U80_in),
    .clk(_U80_clk),
    .out(_U80_out)
);
assign out[4] = _U80_out;
assign out[3] = _U79_out;
assign out[2] = _U78_out;
assign out[1] = _U77_out;
assign out[0] = _U76_out;
endmodule

module array_delay_U65 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U66_in;
wire _U66_clk;
wire [15:0] _U66_out;
wire [15:0] _U67_in;
wire _U67_clk;
wire [15:0] _U67_out;
wire [15:0] _U68_in;
wire _U68_clk;
wire [15:0] _U68_out;
wire [15:0] _U69_in;
wire _U69_clk;
wire [15:0] _U69_out;
wire [15:0] _U70_in;
wire _U70_clk;
wire [15:0] _U70_out;
assign _U66_in = in[0];
assign _U66_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U66 (
    .in(_U66_in),
    .clk(_U66_clk),
    .out(_U66_out)
);
assign _U67_in = in[1];
assign _U67_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U67 (
    .in(_U67_in),
    .clk(_U67_clk),
    .out(_U67_out)
);
assign _U68_in = in[2];
assign _U68_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U68 (
    .in(_U68_in),
    .clk(_U68_clk),
    .out(_U68_out)
);
assign _U69_in = in[3];
assign _U69_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U69 (
    .in(_U69_in),
    .clk(_U69_clk),
    .out(_U69_out)
);
assign _U70_in = in[4];
assign _U70_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U70 (
    .in(_U70_in),
    .clk(_U70_clk),
    .out(_U70_out)
);
assign out[4] = _U70_out;
assign out[3] = _U69_out;
assign out[2] = _U68_out;
assign out[1] = _U67_out;
assign out[0] = _U66_out;
endmodule

module array_delay_U52 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U53_in;
wire _U53_clk;
wire [15:0] _U53_out;
wire [15:0] _U54_in;
wire _U54_clk;
wire [15:0] _U54_out;
wire [15:0] _U55_in;
wire _U55_clk;
wire [15:0] _U55_out;
wire [15:0] _U56_in;
wire _U56_clk;
wire [15:0] _U56_out;
wire [15:0] _U57_in;
wire _U57_clk;
wire [15:0] _U57_out;
assign _U53_in = in[0];
assign _U53_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U53 (
    .in(_U53_in),
    .clk(_U53_clk),
    .out(_U53_out)
);
assign _U54_in = in[1];
assign _U54_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U54 (
    .in(_U54_in),
    .clk(_U54_clk),
    .out(_U54_out)
);
assign _U55_in = in[2];
assign _U55_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U55 (
    .in(_U55_in),
    .clk(_U55_clk),
    .out(_U55_out)
);
assign _U56_in = in[3];
assign _U56_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U56 (
    .in(_U56_in),
    .clk(_U56_clk),
    .out(_U56_out)
);
assign _U57_in = in[4];
assign _U57_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U57 (
    .in(_U57_in),
    .clk(_U57_clk),
    .out(_U57_out)
);
assign out[4] = _U57_out;
assign out[3] = _U56_out;
assign out[2] = _U55_out;
assign out[1] = _U54_out;
assign out[0] = _U53_out;
endmodule

module array_delay_U42 (
    input clk,
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
wire [15:0] _U43_in;
wire _U43_clk;
wire [15:0] _U43_out;
wire [15:0] _U44_in;
wire _U44_clk;
wire [15:0] _U44_out;
wire [15:0] _U45_in;
wire _U45_clk;
wire [15:0] _U45_out;
wire [15:0] _U46_in;
wire _U46_clk;
wire [15:0] _U46_out;
wire [15:0] _U47_in;
wire _U47_clk;
wire [15:0] _U47_out;
assign _U43_in = in[0];
assign _U43_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U43 (
    .in(_U43_in),
    .clk(_U43_clk),
    .out(_U43_out)
);
assign _U44_in = in[1];
assign _U44_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U44 (
    .in(_U44_in),
    .clk(_U44_clk),
    .out(_U44_out)
);
assign _U45_in = in[2];
assign _U45_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U45 (
    .in(_U45_in),
    .clk(_U45_clk),
    .out(_U45_out)
);
assign _U46_in = in[3];
assign _U46_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U46 (
    .in(_U46_in),
    .clk(_U46_clk),
    .out(_U46_out)
);
assign _U47_in = in[4];
assign _U47_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U47 (
    .in(_U47_in),
    .clk(_U47_clk),
    .out(_U47_out)
);
assign out[4] = _U47_out;
assign out[3] = _U46_out;
assign out[2] = _U45_out;
assign out[1] = _U44_out;
assign out[0] = _U43_out;
endmodule

module array_delay_U120 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U121_in;
wire _U121_clk;
wire [15:0] _U121_out;
wire [15:0] _U122_in;
wire _U122_clk;
wire [15:0] _U122_out;
wire [15:0] _U123_in;
wire _U123_clk;
wire [15:0] _U123_out;
wire [15:0] _U124_in;
wire _U124_clk;
wire [15:0] _U124_out;
assign _U121_in = in[0];
assign _U121_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U121 (
    .in(_U121_in),
    .clk(_U121_clk),
    .out(_U121_out)
);
assign _U122_in = in[1];
assign _U122_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U122 (
    .in(_U122_in),
    .clk(_U122_clk),
    .out(_U122_out)
);
assign _U123_in = in[2];
assign _U123_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U123 (
    .in(_U123_in),
    .clk(_U123_clk),
    .out(_U123_out)
);
assign _U124_in = in[3];
assign _U124_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U124 (
    .in(_U124_in),
    .clk(_U124_clk),
    .out(_U124_out)
);
assign out[3] = _U124_out;
assign out[2] = _U123_out;
assign out[1] = _U122_out;
assign out[0] = _U121_out;
endmodule

module array_delay_U111 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U112_in;
wire _U112_clk;
wire [15:0] _U112_out;
wire [15:0] _U113_in;
wire _U113_clk;
wire [15:0] _U113_out;
wire [15:0] _U114_in;
wire _U114_clk;
wire [15:0] _U114_out;
wire [15:0] _U115_in;
wire _U115_clk;
wire [15:0] _U115_out;
assign _U112_in = in[0];
assign _U112_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U112 (
    .in(_U112_in),
    .clk(_U112_clk),
    .out(_U112_out)
);
assign _U113_in = in[1];
assign _U113_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U113 (
    .in(_U113_in),
    .clk(_U113_clk),
    .out(_U113_out)
);
assign _U114_in = in[2];
assign _U114_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U114 (
    .in(_U114_in),
    .clk(_U114_clk),
    .out(_U114_out)
);
assign _U115_in = in[3];
assign _U115_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U115 (
    .in(_U115_in),
    .clk(_U115_clk),
    .out(_U115_out)
);
assign out[3] = _U115_out;
assign out[2] = _U114_out;
assign out[1] = _U113_out;
assign out[0] = _U112_out;
endmodule

module aff__U966 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h00b4);
endmodule

module aff__U948 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h00cf);
endmodule

module aff__U930 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0099);
endmodule

module aff__U912 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h007e);
endmodule

module aff__U894 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0063);
endmodule

module aff__U876 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0048);
endmodule

module aff__U858 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h002d);
endmodule

module aff__U840 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0012);
endmodule

module aff__U822 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0009);
endmodule

module aff__U804 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h00ab);
endmodule

module aff__U786 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h00c6);
endmodule

module aff__U768 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0090);
endmodule

module aff__U750 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0075);
endmodule

module aff__U732 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h005a);
endmodule

module aff__U714 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h003f);
endmodule

module aff__U696 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0024);
endmodule

module aff__U678 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h00a2);
endmodule

module aff__U660 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h00bd);
endmodule

module aff__U642 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0087);
endmodule

module aff__U624 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h006c);
endmodule

module aff__U606 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0051);
endmodule

module aff__U588 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0036);
endmodule

module aff__U570 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h001b);
endmodule

module aff__U552 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U534 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0009 * d[3])))) + (16'(16'h001b * d[4])))) + 16'h0000);
endmodule

module hw_kernel_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input op_hcompute_conv_stencil_3_read_ren,
    input [15:0] op_hcompute_conv_stencil_3_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    input op_hcompute_conv_stencil_4_read_ren,
    input [15:0] op_hcompute_conv_stencil_4_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    input op_hcompute_conv_stencil_5_read_ren,
    input [15:0] op_hcompute_conv_stencil_5_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input op_hcompute_hw_kernel_global_wrapper_stencil_write_wen,
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_d [4:0];
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
wire [15:0] addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_d [4:0];
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_10_rst_n;
wire bank_10_chain_chain_en;
wire [15:0] bank_10_chain_data_in;
wire [15:0] bank_10_chain_data_out;
wire bank_10_clk_en;
wire bank_10_clk;
wire [15:0] bank_10_data_in_0;
wire [15:0] bank_10_write_addr_0;
wire bank_10_wen_0;
wire [15:0] bank_10_data_out_0;
wire [15:0] bank_10_read_addr_0;
wire bank_10_ren_0;
wire bank_11_rst_n;
wire bank_11_chain_chain_en;
wire [15:0] bank_11_chain_data_in;
wire [15:0] bank_11_chain_data_out;
wire bank_11_clk_en;
wire bank_11_clk;
wire [15:0] bank_11_data_in_0;
wire [15:0] bank_11_write_addr_0;
wire bank_11_wen_0;
wire [15:0] bank_11_data_out_0;
wire [15:0] bank_11_read_addr_0;
wire bank_11_ren_0;
wire bank_12_rst_n;
wire bank_12_chain_chain_en;
wire [15:0] bank_12_chain_data_in;
wire [15:0] bank_12_chain_data_out;
wire bank_12_clk_en;
wire bank_12_clk;
wire [15:0] bank_12_data_in_0;
wire [15:0] bank_12_write_addr_0;
wire bank_12_wen_0;
wire [15:0] bank_12_data_out_0;
wire [15:0] bank_12_read_addr_0;
wire bank_12_ren_0;
wire bank_13_rst_n;
wire bank_13_chain_chain_en;
wire [15:0] bank_13_chain_data_in;
wire [15:0] bank_13_chain_data_out;
wire bank_13_clk_en;
wire bank_13_clk;
wire [15:0] bank_13_data_in_0;
wire [15:0] bank_13_write_addr_0;
wire bank_13_wen_0;
wire [15:0] bank_13_data_out_0;
wire [15:0] bank_13_read_addr_0;
wire bank_13_ren_0;
wire bank_14_rst_n;
wire bank_14_chain_chain_en;
wire [15:0] bank_14_chain_data_in;
wire [15:0] bank_14_chain_data_out;
wire bank_14_clk_en;
wire bank_14_clk;
wire [15:0] bank_14_data_in_0;
wire [15:0] bank_14_write_addr_0;
wire bank_14_wen_0;
wire [15:0] bank_14_data_out_0;
wire [15:0] bank_14_read_addr_0;
wire bank_14_ren_0;
wire bank_15_rst_n;
wire bank_15_chain_chain_en;
wire [15:0] bank_15_chain_data_in;
wire [15:0] bank_15_chain_data_out;
wire bank_15_clk_en;
wire bank_15_clk;
wire [15:0] bank_15_data_in_0;
wire [15:0] bank_15_write_addr_0;
wire bank_15_wen_0;
wire [15:0] bank_15_data_out_0;
wire [15:0] bank_15_read_addr_0;
wire bank_15_ren_0;
wire bank_16_rst_n;
wire bank_16_chain_chain_en;
wire [15:0] bank_16_chain_data_in;
wire [15:0] bank_16_chain_data_out;
wire bank_16_clk_en;
wire bank_16_clk;
wire [15:0] bank_16_data_in_0;
wire [15:0] bank_16_write_addr_0;
wire bank_16_wen_0;
wire [15:0] bank_16_data_out_0;
wire [15:0] bank_16_read_addr_0;
wire bank_16_ren_0;
wire bank_17_rst_n;
wire bank_17_chain_chain_en;
wire [15:0] bank_17_chain_data_in;
wire [15:0] bank_17_chain_data_out;
wire bank_17_clk_en;
wire bank_17_clk;
wire [15:0] bank_17_data_in_0;
wire [15:0] bank_17_write_addr_0;
wire bank_17_wen_0;
wire [15:0] bank_17_data_out_0;
wire [15:0] bank_17_read_addr_0;
wire bank_17_ren_0;
wire bank_18_rst_n;
wire bank_18_chain_chain_en;
wire [15:0] bank_18_chain_data_in;
wire [15:0] bank_18_chain_data_out;
wire bank_18_clk_en;
wire bank_18_clk;
wire [15:0] bank_18_data_in_0;
wire [15:0] bank_18_write_addr_0;
wire bank_18_wen_0;
wire [15:0] bank_18_data_out_0;
wire [15:0] bank_18_read_addr_0;
wire bank_18_ren_0;
wire bank_19_rst_n;
wire bank_19_chain_chain_en;
wire [15:0] bank_19_chain_data_in;
wire [15:0] bank_19_chain_data_out;
wire bank_19_clk_en;
wire bank_19_clk;
wire [15:0] bank_19_data_in_0;
wire [15:0] bank_19_write_addr_0;
wire bank_19_wen_0;
wire [15:0] bank_19_data_out_0;
wire [15:0] bank_19_read_addr_0;
wire bank_19_ren_0;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_20_rst_n;
wire bank_20_chain_chain_en;
wire [15:0] bank_20_chain_data_in;
wire [15:0] bank_20_chain_data_out;
wire bank_20_clk_en;
wire bank_20_clk;
wire [15:0] bank_20_data_in_0;
wire [15:0] bank_20_write_addr_0;
wire bank_20_wen_0;
wire [15:0] bank_20_data_out_0;
wire [15:0] bank_20_read_addr_0;
wire bank_20_ren_0;
wire bank_21_rst_n;
wire bank_21_chain_chain_en;
wire [15:0] bank_21_chain_data_in;
wire [15:0] bank_21_chain_data_out;
wire bank_21_clk_en;
wire bank_21_clk;
wire [15:0] bank_21_data_in_0;
wire [15:0] bank_21_write_addr_0;
wire bank_21_wen_0;
wire [15:0] bank_21_data_out_0;
wire [15:0] bank_21_read_addr_0;
wire bank_21_ren_0;
wire bank_22_rst_n;
wire bank_22_chain_chain_en;
wire [15:0] bank_22_chain_data_in;
wire [15:0] bank_22_chain_data_out;
wire bank_22_clk_en;
wire bank_22_clk;
wire [15:0] bank_22_data_in_0;
wire [15:0] bank_22_write_addr_0;
wire bank_22_wen_0;
wire [15:0] bank_22_data_out_0;
wire [15:0] bank_22_read_addr_0;
wire bank_22_ren_0;
wire bank_23_rst_n;
wire bank_23_chain_chain_en;
wire [15:0] bank_23_chain_data_in;
wire [15:0] bank_23_chain_data_out;
wire bank_23_clk_en;
wire bank_23_clk;
wire [15:0] bank_23_data_in_0;
wire [15:0] bank_23_write_addr_0;
wire bank_23_wen_0;
wire [15:0] bank_23_data_out_0;
wire [15:0] bank_23_read_addr_0;
wire bank_23_ren_0;
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire bank_8_rst_n;
wire bank_8_chain_chain_en;
wire [15:0] bank_8_chain_data_in;
wire [15:0] bank_8_chain_data_out;
wire bank_8_clk_en;
wire bank_8_clk;
wire [15:0] bank_8_data_in_0;
wire [15:0] bank_8_write_addr_0;
wire bank_8_wen_0;
wire [15:0] bank_8_data_out_0;
wire [15:0] bank_8_read_addr_0;
wire bank_8_ren_0;
wire bank_9_rst_n;
wire bank_9_chain_chain_en;
wire [15:0] bank_9_chain_data_in;
wire [15:0] bank_9_chain_data_out;
wire bank_9_clk_en;
wire bank_9_clk;
wire [15:0] bank_9_data_in_0;
wire [15:0] bank_9_write_addr_0;
wire bank_9_wen_0;
wire [15:0] bank_9_data_out_0;
wire [15:0] bank_9_read_addr_0;
wire bank_9_ren_0;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U552 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U570 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U588 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U606 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U624 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U642 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U660 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U678 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U696 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U714 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U732 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U750 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U768 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U786 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U804 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U822 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U840 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U858 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U876 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U894 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U912 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U930 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U948 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U966 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_d)
);
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[4];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[3];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[2];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[1];
assign addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[0];
aff__U534 addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551 (
    .out(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out),
    .d(addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_d)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_0_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_0_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U569_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_1_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_1_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U839_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_10_rst_n = rst_n;
assign bank_10_chain_chain_en = 1'b0;
assign bank_10_chain_data_in = 16'h0000;
assign bank_10_clk_en = 1'b1;
assign bank_10_clk = clk;
assign bank_10_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_10_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_10_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_10_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U749_out;
assign bank_10_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_10__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_10 (
    .rst_n(bank_10_rst_n),
    .chain_chain_en(bank_10_chain_chain_en),
    .chain_data_in(bank_10_chain_data_in),
    .chain_data_out(bank_10_chain_data_out),
    .clk_en(bank_10_clk_en),
    .clk(bank_10_clk),
    .data_in_0(bank_10_data_in_0),
    .write_addr_0(bank_10_write_addr_0),
    .wen_0(bank_10_wen_0),
    .data_out_0(bank_10_data_out_0),
    .read_addr_0(bank_10_read_addr_0),
    .ren_0(bank_10_ren_0)
);
assign bank_11_rst_n = rst_n;
assign bank_11_chain_chain_en = 1'b0;
assign bank_11_chain_data_in = 16'h0000;
assign bank_11_clk_en = 1'b1;
assign bank_11_clk = clk;
assign bank_11_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_11_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_11_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_11_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U911_out;
assign bank_11_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_11__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_11 (
    .rst_n(bank_11_rst_n),
    .chain_chain_en(bank_11_chain_chain_en),
    .chain_data_in(bank_11_chain_data_in),
    .chain_data_out(bank_11_chain_data_out),
    .clk_en(bank_11_clk_en),
    .clk(bank_11_clk),
    .data_in_0(bank_11_data_in_0),
    .write_addr_0(bank_11_write_addr_0),
    .wen_0(bank_11_wen_0),
    .data_out_0(bank_11_data_out_0),
    .read_addr_0(bank_11_read_addr_0),
    .ren_0(bank_11_ren_0)
);
assign bank_12_rst_n = rst_n;
assign bank_12_chain_chain_en = 1'b0;
assign bank_12_chain_data_in = 16'h0000;
assign bank_12_clk_en = 1'b1;
assign bank_12_clk = clk;
assign bank_12_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_12_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_12_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_12_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U641_out;
assign bank_12_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_12__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_12 (
    .rst_n(bank_12_rst_n),
    .chain_chain_en(bank_12_chain_chain_en),
    .chain_data_in(bank_12_chain_data_in),
    .chain_data_out(bank_12_chain_data_out),
    .clk_en(bank_12_clk_en),
    .clk(bank_12_clk),
    .data_in_0(bank_12_data_in_0),
    .write_addr_0(bank_12_write_addr_0),
    .wen_0(bank_12_wen_0),
    .data_out_0(bank_12_data_out_0),
    .read_addr_0(bank_12_read_addr_0),
    .ren_0(bank_12_ren_0)
);
assign bank_13_rst_n = rst_n;
assign bank_13_chain_chain_en = 1'b0;
assign bank_13_chain_data_in = 16'h0000;
assign bank_13_clk_en = 1'b1;
assign bank_13_clk = clk;
assign bank_13_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_13_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_13_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_13_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U767_out;
assign bank_13_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_13__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_13 (
    .rst_n(bank_13_rst_n),
    .chain_chain_en(bank_13_chain_chain_en),
    .chain_data_in(bank_13_chain_data_in),
    .chain_data_out(bank_13_chain_data_out),
    .clk_en(bank_13_clk_en),
    .clk(bank_13_clk),
    .data_in_0(bank_13_data_in_0),
    .write_addr_0(bank_13_write_addr_0),
    .wen_0(bank_13_wen_0),
    .data_out_0(bank_13_data_out_0),
    .read_addr_0(bank_13_read_addr_0),
    .ren_0(bank_13_ren_0)
);
assign bank_14_rst_n = rst_n;
assign bank_14_chain_chain_en = 1'b0;
assign bank_14_chain_data_in = 16'h0000;
assign bank_14_clk_en = 1'b1;
assign bank_14_clk = clk;
assign bank_14_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_14_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_14_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_14_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U929_out;
assign bank_14_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_14__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_14 (
    .rst_n(bank_14_rst_n),
    .chain_chain_en(bank_14_chain_chain_en),
    .chain_data_in(bank_14_chain_data_in),
    .chain_data_out(bank_14_chain_data_out),
    .clk_en(bank_14_clk_en),
    .clk(bank_14_clk),
    .data_in_0(bank_14_data_in_0),
    .write_addr_0(bank_14_write_addr_0),
    .wen_0(bank_14_wen_0),
    .data_out_0(bank_14_data_out_0),
    .read_addr_0(bank_14_read_addr_0),
    .ren_0(bank_14_ren_0)
);
assign bank_15_rst_n = rst_n;
assign bank_15_chain_chain_en = 1'b0;
assign bank_15_chain_data_in = 16'h0000;
assign bank_15_clk_en = 1'b1;
assign bank_15_clk = clk;
assign bank_15_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_15_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_15_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_15_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U659_out;
assign bank_15_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_15__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_15 (
    .rst_n(bank_15_rst_n),
    .chain_chain_en(bank_15_chain_chain_en),
    .chain_data_in(bank_15_chain_data_in),
    .chain_data_out(bank_15_chain_data_out),
    .clk_en(bank_15_clk_en),
    .clk(bank_15_clk),
    .data_in_0(bank_15_data_in_0),
    .write_addr_0(bank_15_write_addr_0),
    .wen_0(bank_15_wen_0),
    .data_out_0(bank_15_data_out_0),
    .read_addr_0(bank_15_read_addr_0),
    .ren_0(bank_15_ren_0)
);
assign bank_16_rst_n = rst_n;
assign bank_16_chain_chain_en = 1'b0;
assign bank_16_chain_data_in = 16'h0000;
assign bank_16_clk_en = 1'b1;
assign bank_16_clk = clk;
assign bank_16_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_16_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_16_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_16_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U785_out;
assign bank_16_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_16__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_16 (
    .rst_n(bank_16_rst_n),
    .chain_chain_en(bank_16_chain_chain_en),
    .chain_data_in(bank_16_chain_data_in),
    .chain_data_out(bank_16_chain_data_out),
    .clk_en(bank_16_clk_en),
    .clk(bank_16_clk),
    .data_in_0(bank_16_data_in_0),
    .write_addr_0(bank_16_write_addr_0),
    .wen_0(bank_16_wen_0),
    .data_out_0(bank_16_data_out_0),
    .read_addr_0(bank_16_read_addr_0),
    .ren_0(bank_16_ren_0)
);
assign bank_17_rst_n = rst_n;
assign bank_17_chain_chain_en = 1'b0;
assign bank_17_chain_data_in = 16'h0000;
assign bank_17_clk_en = 1'b1;
assign bank_17_clk = clk;
assign bank_17_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_17_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_17_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_17_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U947_out;
assign bank_17_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_17__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_17 (
    .rst_n(bank_17_rst_n),
    .chain_chain_en(bank_17_chain_chain_en),
    .chain_data_in(bank_17_chain_data_in),
    .chain_data_out(bank_17_chain_data_out),
    .clk_en(bank_17_clk_en),
    .clk(bank_17_clk),
    .data_in_0(bank_17_data_in_0),
    .write_addr_0(bank_17_write_addr_0),
    .wen_0(bank_17_wen_0),
    .data_out_0(bank_17_data_out_0),
    .read_addr_0(bank_17_read_addr_0),
    .ren_0(bank_17_ren_0)
);
assign bank_18_rst_n = rst_n;
assign bank_18_chain_chain_en = 1'b0;
assign bank_18_chain_data_in = 16'h0000;
assign bank_18_clk_en = 1'b1;
assign bank_18_clk = clk;
assign bank_18_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_18_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_18_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_18_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U695_out;
assign bank_18_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_18__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_18 (
    .rst_n(bank_18_rst_n),
    .chain_chain_en(bank_18_chain_chain_en),
    .chain_data_in(bank_18_chain_data_in),
    .chain_data_out(bank_18_chain_data_out),
    .clk_en(bank_18_clk_en),
    .clk(bank_18_clk),
    .data_in_0(bank_18_data_in_0),
    .write_addr_0(bank_18_write_addr_0),
    .wen_0(bank_18_wen_0),
    .data_out_0(bank_18_data_out_0),
    .read_addr_0(bank_18_read_addr_0),
    .ren_0(bank_18_ren_0)
);
assign bank_19_rst_n = rst_n;
assign bank_19_chain_chain_en = 1'b0;
assign bank_19_chain_data_in = 16'h0000;
assign bank_19_clk_en = 1'b1;
assign bank_19_clk = clk;
assign bank_19_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_19_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_19_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_19_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U821_out;
assign bank_19_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_19__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_19 (
    .rst_n(bank_19_rst_n),
    .chain_chain_en(bank_19_chain_chain_en),
    .chain_data_in(bank_19_chain_data_in),
    .chain_data_out(bank_19_chain_data_out),
    .clk_en(bank_19_clk_en),
    .clk(bank_19_clk),
    .data_in_0(bank_19_data_in_0),
    .write_addr_0(bank_19_write_addr_0),
    .wen_0(bank_19_wen_0),
    .data_out_0(bank_19_data_out_0),
    .read_addr_0(bank_19_read_addr_0),
    .ren_0(bank_19_ren_0)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_2_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_2_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U857_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_20_rst_n = rst_n;
assign bank_20_chain_chain_en = 1'b0;
assign bank_20_chain_data_in = 16'h0000;
assign bank_20_clk_en = 1'b1;
assign bank_20_clk = clk;
assign bank_20_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_20_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_20_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_20_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U983_out;
assign bank_20_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_20__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_20 (
    .rst_n(bank_20_rst_n),
    .chain_chain_en(bank_20_chain_chain_en),
    .chain_data_in(bank_20_chain_data_in),
    .chain_data_out(bank_20_chain_data_out),
    .clk_en(bank_20_clk_en),
    .clk(bank_20_clk),
    .data_in_0(bank_20_data_in_0),
    .write_addr_0(bank_20_write_addr_0),
    .wen_0(bank_20_wen_0),
    .data_out_0(bank_20_data_out_0),
    .read_addr_0(bank_20_read_addr_0),
    .ren_0(bank_20_ren_0)
);
assign bank_21_rst_n = rst_n;
assign bank_21_chain_chain_en = 1'b0;
assign bank_21_chain_data_in = 16'h0000;
assign bank_21_clk_en = 1'b1;
assign bank_21_clk = clk;
assign bank_21_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_21_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_21_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_21_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U677_out;
assign bank_21_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_21__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_21 (
    .rst_n(bank_21_rst_n),
    .chain_chain_en(bank_21_chain_chain_en),
    .chain_data_in(bank_21_chain_data_in),
    .chain_data_out(bank_21_chain_data_out),
    .clk_en(bank_21_clk_en),
    .clk(bank_21_clk),
    .data_in_0(bank_21_data_in_0),
    .write_addr_0(bank_21_write_addr_0),
    .wen_0(bank_21_wen_0),
    .data_out_0(bank_21_data_out_0),
    .read_addr_0(bank_21_read_addr_0),
    .ren_0(bank_21_ren_0)
);
assign bank_22_rst_n = rst_n;
assign bank_22_chain_chain_en = 1'b0;
assign bank_22_chain_data_in = 16'h0000;
assign bank_22_clk_en = 1'b1;
assign bank_22_clk = clk;
assign bank_22_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_22_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_22_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_22_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U803_out;
assign bank_22_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_22__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_22 (
    .rst_n(bank_22_rst_n),
    .chain_chain_en(bank_22_chain_chain_en),
    .chain_data_in(bank_22_chain_data_in),
    .chain_data_out(bank_22_chain_data_out),
    .clk_en(bank_22_clk_en),
    .clk(bank_22_clk),
    .data_in_0(bank_22_data_in_0),
    .write_addr_0(bank_22_write_addr_0),
    .wen_0(bank_22_wen_0),
    .data_out_0(bank_22_data_out_0),
    .read_addr_0(bank_22_read_addr_0),
    .ren_0(bank_22_ren_0)
);
assign bank_23_rst_n = rst_n;
assign bank_23_chain_chain_en = 1'b0;
assign bank_23_chain_data_in = 16'h0000;
assign bank_23_clk_en = 1'b1;
assign bank_23_clk = clk;
assign bank_23_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_23_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_23_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_23_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U965_out;
assign bank_23_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_23__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_23 (
    .rst_n(bank_23_rst_n),
    .chain_chain_en(bank_23_chain_chain_en),
    .chain_data_in(bank_23_chain_data_in),
    .chain_data_out(bank_23_chain_data_out),
    .clk_en(bank_23_clk_en),
    .clk(bank_23_clk),
    .data_in_0(bank_23_data_in_0),
    .write_addr_0(bank_23_write_addr_0),
    .wen_0(bank_23_wen_0),
    .data_out_0(bank_23_data_out_0),
    .read_addr_0(bank_23_read_addr_0),
    .ren_0(bank_23_ren_0)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_3_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_3_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U587_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_4_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_4_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U713_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_5_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_5_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U875_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_6_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_6_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U605_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_7_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_7_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U731_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_4_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign bank_8_rst_n = rst_n;
assign bank_8_chain_chain_en = 1'b0;
assign bank_8_chain_data_in = 16'h0000;
assign bank_8_clk_en = 1'b1;
assign bank_8_clk = clk;
assign bank_8_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_8_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_8_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_8_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U893_out;
assign bank_8_ren_0 = op_hcompute_conv_stencil_5_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_8__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_8 (
    .rst_n(bank_8_rst_n),
    .chain_chain_en(bank_8_chain_chain_en),
    .chain_data_in(bank_8_chain_data_in),
    .chain_data_out(bank_8_chain_data_out),
    .clk_en(bank_8_clk_en),
    .clk(bank_8_clk),
    .data_in_0(bank_8_data_in_0),
    .write_addr_0(bank_8_write_addr_0),
    .wen_0(bank_8_wen_0),
    .data_out_0(bank_8_data_out_0),
    .read_addr_0(bank_8_read_addr_0),
    .ren_0(bank_8_ren_0)
);
assign bank_9_rst_n = rst_n;
assign bank_9_chain_chain_en = 1'b0;
assign bank_9_chain_data_in = 16'h0000;
assign bank_9_clk_en = 1'b1;
assign bank_9_clk = clk;
assign bank_9_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_9_write_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U551_out;
assign bank_9_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
assign bank_9_read_addr_0 = addrgen_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U623_out;
assign bank_9_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_9__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_9 (
    .rst_n(bank_9_rst_n),
    .chain_chain_en(bank_9_chain_chain_en),
    .chain_data_in(bank_9_chain_data_in),
    .chain_data_out(bank_9_chain_data_out),
    .clk_en(bank_9_clk_en),
    .clk(bank_9_clk),
    .data_in_0(bank_9_data_in_0),
    .write_addr_0(bank_9_write_addr_0),
    .wen_0(bank_9_wen_0),
    .data_out_0(bank_9_data_out_0),
    .read_addr_0(bank_9_read_addr_0),
    .ren_0(bank_9_ren_0)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net = bank_0_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net = bank_3_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net = bank_6_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net = bank_9_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net = bank_12_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net = bank_15_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net = bank_21_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net = bank_18_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net = bank_4_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net = bank_7_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net = bank_10_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net = bank_13_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net = bank_16_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net = bank_22_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net = bank_19_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net = bank_1_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net = bank_2_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net = bank_5_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net = bank_8_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net = bank_11_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net = bank_14_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net = bank_17_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net = bank_23_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net = bank_20_data_out_0;
assign op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
endmodule

module aff__U492 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h1518);
endmodule

module aff__U474 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h189c);
endmodule

module aff__U456 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h1194);
endmodule

module aff__U438 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0e10);
endmodule

module aff__U420 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0a8c);
endmodule

module aff__U402 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0708);
endmodule

module aff__U384 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0384);
endmodule

module aff__U366 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U351 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0384 * d[3])))) + 16'h0000);
endmodule

module hw_input_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input op_hcompute_conv_stencil_3_read_ren,
    input [15:0] op_hcompute_conv_stencil_3_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    input op_hcompute_conv_stencil_4_read_ren,
    input [15:0] op_hcompute_conv_stencil_4_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    input op_hcompute_conv_stencil_5_read_ren,
    input [15:0] op_hcompute_conv_stencil_5_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input op_hcompute_hw_input_global_wrapper_stencil_write_wen,
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars [3:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_d [4:0];
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
wire [15:0] addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_d [3:0];
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
wire [15:0] sr_end_U311_in;
wire [15:0] sr_end_U311_out;
wire [15:0] sr_end_U313_in;
wire [15:0] sr_end_U313_out;
wire [15:0] sr_end_U315_in;
wire [15:0] sr_end_U315_out;
wire [15:0] sr_end_U317_in;
wire [15:0] sr_end_U317_out;
wire [15:0] sr_end_U319_in;
wire [15:0] sr_end_U319_out;
wire [15:0] sr_end_U321_in;
wire [15:0] sr_end_U321_out;
wire [15:0] sr_end_U323_in;
wire [15:0] sr_end_U323_out;
wire [15:0] sr_end_U325_in;
wire [15:0] sr_end_U325_out;
wire [15:0] sr_end_U327_in;
wire [15:0] sr_end_U327_out;
wire [15:0] sr_end_U329_in;
wire [15:0] sr_end_U329_out;
wire [15:0] sr_end_U331_in;
wire [15:0] sr_end_U331_out;
wire [15:0] sr_end_U333_in;
wire [15:0] sr_end_U333_out;
wire [15:0] sr_end_U335_in;
wire [15:0] sr_end_U335_out;
wire [15:0] sr_end_U337_in;
wire [15:0] sr_end_U337_out;
wire [15:0] sr_end_U339_in;
wire [15:0] sr_end_U339_out;
wire [15:0] sr_end_U341_in;
wire [15:0] sr_end_U341_out;
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U366 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U384 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U402 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U420 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U438 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U456 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U474 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U492 addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_d)
);
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[3];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[2];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[1];
assign addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[0];
aff__U351 addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365 (
    .out(addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out),
    .d(addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_d)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_0_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_0_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U383_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_1_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_1_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U401_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_2_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_2_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U419_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_3_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_3_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U437_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_4_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_4_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U455_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_5_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_5_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U473_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_6_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_6_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U509_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U365_out;
assign bank_7_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_wen;
assign bank_7_read_addr_0 = addrgen_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U491_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_3_read_ren;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net = bank_0_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net = bank_1_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net = bank_2_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net = bank_3_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net = bank_4_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net = bank_5_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net = bank_7_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net = bank_6_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net = sr_end_U315_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net = sr_end_U319_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net = sr_end_U323_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net = sr_end_U327_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net = sr_end_U331_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net = sr_end_U335_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net = sr_end_U339_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net = sr_end_U311_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net = sr_end_U321_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net = sr_end_U325_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net = sr_end_U329_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net = sr_end_U333_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net = sr_end_U337_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net = sr_end_U341_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net = sr_end_U313_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net = sr_end_U317_out;
assign sr_end_U311_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U311_pt__U312 sr_end_U311 (
    .in(sr_end_U311_in),
    .out(sr_end_U311_out)
);
assign sr_end_U313_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U313_pt__U314 sr_end_U313 (
    .in(sr_end_U313_in),
    .out(sr_end_U313_out)
);
assign sr_end_U315_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U315_pt__U316 sr_end_U315 (
    .in(sr_end_U315_in),
    .out(sr_end_U315_out)
);
assign sr_end_U317_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U317_pt__U318 sr_end_U317 (
    .in(sr_end_U317_in),
    .out(sr_end_U317_out)
);
assign sr_end_U319_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U319_pt__U320 sr_end_U319 (
    .in(sr_end_U319_in),
    .out(sr_end_U319_out)
);
assign sr_end_U321_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U321_pt__U322 sr_end_U321 (
    .in(sr_end_U321_in),
    .out(sr_end_U321_out)
);
assign sr_end_U323_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U323_pt__U324 sr_end_U323 (
    .in(sr_end_U323_in),
    .out(sr_end_U323_out)
);
assign sr_end_U325_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U325_pt__U326 sr_end_U325 (
    .in(sr_end_U325_in),
    .out(sr_end_U325_out)
);
assign sr_end_U327_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U327_pt__U328 sr_end_U327 (
    .in(sr_end_U327_in),
    .out(sr_end_U327_out)
);
assign sr_end_U329_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U329_pt__U330 sr_end_U329 (
    .in(sr_end_U329_in),
    .out(sr_end_U329_out)
);
assign sr_end_U331_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U331_pt__U332 sr_end_U331 (
    .in(sr_end_U331_in),
    .out(sr_end_U331_out)
);
assign sr_end_U333_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U333_pt__U334 sr_end_U333 (
    .in(sr_end_U333_in),
    .out(sr_end_U333_out)
);
assign sr_end_U335_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U335_pt__U336 sr_end_U335 (
    .in(sr_end_U335_in),
    .out(sr_end_U335_out)
);
assign sr_end_U337_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U337_pt__U338 sr_end_U337 (
    .in(sr_end_U337_in),
    .out(sr_end_U337_out)
);
assign sr_end_U339_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U339_pt__U340 sr_end_U339 (
    .in(sr_end_U339_in),
    .out(sr_end_U339_out)
);
assign sr_end_U341_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U341_pt__U342 sr_end_U341 (
    .in(sr_end_U341_in),
    .out(sr_end_U341_out)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
endmodule

module aff__U287 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U272 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0054 * d[3])))) + 16'h0000);
endmodule

module aff__U254 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0003 * d[3])))) + (16'(16'h0054 * d[4])))) + 16'h0002);
endmodule

module aff__U236 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0003 * d[3])))) + (16'(16'h0054 * d[4])))) + 16'h0001);
endmodule

module aff__U218 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0003 * d[3])))) + (16'(16'h0054 * d[4])))) + 16'h0000);
endmodule

module aff__U206 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0003 * d[1])))) + (16'(16'h0054 * d[2])))) + 16'h0000);
endmodule

module aff__U188 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0003 * d[3])))) + (16'(16'h0054 * d[4])))) + 16'h0002);
endmodule

module aff__U170 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0003 * d[3])))) + (16'(16'h0054 * d[4])))) + 16'h0001);
endmodule

module aff__U152 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0003 * d[3])))) + (16'(16'h0054 * d[4])))) + 16'h0000);
endmodule

module aff__U140 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0003 * d[1])))) + (16'(16'h0054 * d[2])))) + 16'h0002);
endmodule

module aff__U128 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0003 * d[1])))) + (16'(16'h0054 * d[2])))) + 16'h0001);
endmodule

module conv_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input op_hcompute_conv_stencil_1_write_wen,
    input [15:0] op_hcompute_conv_stencil_1_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_1_write [0:0],
    input op_hcompute_conv_stencil_2_write_wen,
    input [15:0] op_hcompute_conv_stencil_2_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_2_write [0:0],
    input op_hcompute_conv_stencil_3_read_ren,
    input [15:0] op_hcompute_conv_stencil_3_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_3_read [0:0],
    input op_hcompute_conv_stencil_3_write_wen,
    input [15:0] op_hcompute_conv_stencil_3_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_3_write [0:0],
    input op_hcompute_conv_stencil_4_read_ren,
    input [15:0] op_hcompute_conv_stencil_4_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_4_read [0:0],
    input op_hcompute_conv_stencil_4_write_wen,
    input [15:0] op_hcompute_conv_stencil_4_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_4_write [0:0],
    input op_hcompute_conv_stencil_5_read_ren,
    input [15:0] op_hcompute_conv_stencil_5_read_ctrl_vars [4:0],
    output [15:0] op_hcompute_conv_stencil_5_read [0:0],
    input op_hcompute_conv_stencil_5_write_wen,
    input [15:0] op_hcompute_conv_stencil_5_write_ctrl_vars [4:0],
    input [15:0] op_hcompute_conv_stencil_5_write [0:0],
    input op_hcompute_conv_stencil_write_wen,
    input [15:0] op_hcompute_conv_stencil_write_ctrl_vars [2:0],
    input [15:0] op_hcompute_conv_stencil_write [0:0],
    input op_hcompute_hw_output_stencil_read_ren,
    input [15:0] op_hcompute_hw_output_stencil_read_ctrl_vars [3:0],
    output [15:0] op_hcompute_hw_output_stencil_read [0:0]
);
wire [15:0] _U302_in;
wire _U302_clk;
wire [15:0] _U302_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_d [2:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_d [2:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_d [4:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_d [4:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_d [4:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_d [4:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_d [4:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_d [4:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_d [2:0];
wire [15:0] addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_out;
wire [15:0] addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_d [3:0];
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_in_1;
wire [15:0] bank_0_write_addr_1;
wire bank_0_wen_1;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire [15:0] bank_0_data_out_1;
wire [15:0] bank_0_read_addr_1;
wire bank_0_ren_1;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_in_1;
wire [15:0] bank_1_write_addr_1;
wire bank_1_wen_1;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire [15:0] bank_1_data_out_1;
wire [15:0] bank_1_read_addr_1;
wire bank_1_ren_1;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_in_1;
wire [15:0] bank_2_write_addr_1;
wire bank_2_wen_1;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire [15:0] bank_2_data_out_1;
wire [15:0] bank_2_read_addr_1;
wire bank_2_ren_1;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_d [3:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_43_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_25_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_7_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_net;
wire eq_const_U305_out;
assign _U302_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_out;
assign _U302_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U302 (
    .in(_U302_in),
    .clk(_U302_clk),
    .out(_U302_out)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_d[2] = op_hcompute_conv_stencil_1_write_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_d[1] = op_hcompute_conv_stencil_1_write_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_d[0] = op_hcompute_conv_stencil_1_write_ctrl_vars[0];
aff__U128 addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_d[2] = op_hcompute_conv_stencil_2_write_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_d[1] = op_hcompute_conv_stencil_2_write_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_d[0] = op_hcompute_conv_stencil_2_write_ctrl_vars[0];
aff__U140 addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_d[4] = op_hcompute_conv_stencil_3_write_ctrl_vars[4];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_d[3] = op_hcompute_conv_stencil_3_write_ctrl_vars[3];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_d[2] = op_hcompute_conv_stencil_3_write_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_d[1] = op_hcompute_conv_stencil_3_write_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_d[0] = op_hcompute_conv_stencil_3_write_ctrl_vars[0];
aff__U152 addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_d[4] = op_hcompute_conv_stencil_3_read_ctrl_vars[4];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_d[3] = op_hcompute_conv_stencil_3_read_ctrl_vars[3];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_d[2] = op_hcompute_conv_stencil_3_read_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_d[1] = op_hcompute_conv_stencil_3_read_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_d[0] = op_hcompute_conv_stencil_3_read_ctrl_vars[0];
aff__U218 addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_d[4] = op_hcompute_conv_stencil_4_write_ctrl_vars[4];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_d[3] = op_hcompute_conv_stencil_4_write_ctrl_vars[3];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_d[2] = op_hcompute_conv_stencil_4_write_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_d[1] = op_hcompute_conv_stencil_4_write_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_d[0] = op_hcompute_conv_stencil_4_write_ctrl_vars[0];
aff__U170 addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_d[4] = op_hcompute_conv_stencil_4_read_ctrl_vars[4];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_d[3] = op_hcompute_conv_stencil_4_read_ctrl_vars[3];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_d[2] = op_hcompute_conv_stencil_4_read_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_d[1] = op_hcompute_conv_stencil_4_read_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_d[0] = op_hcompute_conv_stencil_4_read_ctrl_vars[0];
aff__U236 addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_d[4] = op_hcompute_conv_stencil_5_write_ctrl_vars[4];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_d[3] = op_hcompute_conv_stencil_5_write_ctrl_vars[3];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_d[2] = op_hcompute_conv_stencil_5_write_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_d[1] = op_hcompute_conv_stencil_5_write_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_d[0] = op_hcompute_conv_stencil_5_write_ctrl_vars[0];
aff__U188 addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_d[4] = op_hcompute_conv_stencil_5_read_ctrl_vars[4];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_d[3] = op_hcompute_conv_stencil_5_read_ctrl_vars[3];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_d[2] = op_hcompute_conv_stencil_5_read_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_d[1] = op_hcompute_conv_stencil_5_read_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_d[0] = op_hcompute_conv_stencil_5_read_ctrl_vars[0];
aff__U254 addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_d)
);
assign addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_d[2] = op_hcompute_conv_stencil_write_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_d[1] = op_hcompute_conv_stencil_write_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_d[0] = op_hcompute_conv_stencil_write_ctrl_vars[0];
aff__U206 addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217 (
    .out(addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_out),
    .d(addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_d)
);
assign addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_d[3] = op_hcompute_hw_output_stencil_read_ctrl_vars[3];
assign addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_d[2] = op_hcompute_hw_output_stencil_read_ctrl_vars[2];
assign addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_d[1] = op_hcompute_hw_output_stencil_read_ctrl_vars[1];
assign addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_d[0] = op_hcompute_hw_output_stencil_read_ctrl_vars[0];
aff__U272 addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286 (
    .out(addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_out),
    .d(addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_d)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b1;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_data_in_0 = op_hcompute_conv_stencil_3_write[0];
assign bank_0_write_addr_0 = addrgen_conv_stencil_op_hcompute_conv_stencil_3_42_U169_out;
assign bank_0_wen_0 = op_hcompute_conv_stencil_3_write_wen;
assign bank_0_data_in_1 = op_hcompute_conv_stencil_write[0];
assign bank_0_write_addr_1 = addrgen_conv_stencil_op_hcompute_conv_stencil_62_U217_out;
assign bank_0_wen_1 = op_hcompute_conv_stencil_write_wen;
assign bank_0_read_addr_0 = addrgen_conv_stencil_op_hcompute_conv_stencil_3_43_U235_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ren;
assign bank_0_read_addr_1 = addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_out;
assign bank_0_ren_1 = op_hcompute_hw_output_stencil_read_ren;
cgralib_Mem_amber__IDconv_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_in_1(bank_0_data_in_1),
    .write_addr_1(bank_0_write_addr_1),
    .wen_1(bank_0_wen_1),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0),
    .data_out_1(bank_0_data_out_1),
    .read_addr_1(bank_0_read_addr_1),
    .ren_1(bank_0_ren_1)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b1;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_data_in_0 = op_hcompute_conv_stencil_1_write[0];
assign bank_1_write_addr_0 = addrgen_conv_stencil_op_hcompute_conv_stencil_1_61_U139_out;
assign bank_1_wen_0 = op_hcompute_conv_stencil_1_write_wen;
assign bank_1_data_in_1 = op_hcompute_conv_stencil_4_write[0];
assign bank_1_write_addr_1 = addrgen_conv_stencil_op_hcompute_conv_stencil_4_24_U187_out;
assign bank_1_wen_1 = op_hcompute_conv_stencil_4_write_wen;
assign bank_1_read_addr_0 = addrgen_conv_stencil_op_hcompute_conv_stencil_4_25_U253_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ren;
assign bank_1_read_addr_1 = addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_out;
assign bank_1_ren_1 = op_hcompute_hw_output_stencil_read_ren;
cgralib_Mem_amber__IDconv_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_in_1(bank_1_data_in_1),
    .write_addr_1(bank_1_write_addr_1),
    .wen_1(bank_1_wen_1),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0),
    .data_out_1(bank_1_data_out_1),
    .read_addr_1(bank_1_read_addr_1),
    .ren_1(bank_1_ren_1)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b1;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_data_in_0 = op_hcompute_conv_stencil_2_write[0];
assign bank_2_write_addr_0 = addrgen_conv_stencil_op_hcompute_conv_stencil_2_60_U151_out;
assign bank_2_wen_0 = op_hcompute_conv_stencil_2_write_wen;
assign bank_2_data_in_1 = op_hcompute_conv_stencil_5_write[0];
assign bank_2_write_addr_1 = addrgen_conv_stencil_op_hcompute_conv_stencil_5_6_U205_out;
assign bank_2_wen_1 = op_hcompute_conv_stencil_5_write_wen;
assign bank_2_read_addr_0 = addrgen_conv_stencil_op_hcompute_conv_stencil_5_7_U271_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ren;
assign bank_2_read_addr_1 = addrgen_conv_stencil_op_hcompute_hw_output_stencil_1_U286_out;
assign bank_2_ren_1 = op_hcompute_hw_output_stencil_read_ren;
cgralib_Mem_amber__IDconv_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_in_1(bank_2_data_in_1),
    .write_addr_1(bank_2_write_addr_1),
    .wen_1(bank_2_wen_1),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0),
    .data_out_1(bank_2_data_out_1),
    .read_addr_1(bank_2_read_addr_1),
    .ren_1(bank_2_ren_1)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_d[3] = op_hcompute_hw_output_stencil_read_ctrl_vars[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_d[2] = op_hcompute_hw_output_stencil_read_ctrl_vars[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_d[1] = op_hcompute_hw_output_stencil_read_ctrl_vars[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_d[0] = op_hcompute_hw_output_stencil_read_ctrl_vars[0];
aff__U287 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U301_d)
);
assign conv_stencil_op_hcompute_conv_stencil_3_43_net = bank_0_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_4_25_net = bank_1_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_5_7_net = bank_2_data_out_0;
assign conv_stencil_op_hcompute_hw_output_stencil_1_net = _U302_out == 16'h0000 ? bank_0_data_out_1 : _U302_out == 16'h0002 ? bank_2_data_out_1 : bank_1_data_out_1;
assign eq_const_U305_out = _U302_out == 16'h0001;
assign op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_43_net;
assign op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_25_net;
assign op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_7_net;
assign op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_1_net;
endmodule

module resnet (
    input clk,
    input rst_n,
    input flush,
    output hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output hw_output_stencil_op_hcompute_hw_output_stencil_write_valid,
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire arr__U110_clk;
wire [15:0] arr__U110_in [3:0];
wire [15:0] arr__U110_out [3:0];
wire arr__U119_clk;
wire [15:0] arr__U119_in [3:0];
wire [15:0] arr__U119_out [3:0];
wire arr__U41_clk;
wire [15:0] arr__U41_in [4:0];
wire [15:0] arr__U41_out [4:0];
wire arr__U51_clk;
wire [15:0] arr__U51_in [4:0];
wire [15:0] arr__U51_out [4:0];
wire arr__U64_clk;
wire [15:0] arr__U64_in [4:0];
wire [15:0] arr__U64_out [4:0];
wire arr__U74_clk;
wire [15:0] arr__U74_in [4:0];
wire [15:0] arr__U74_out [4:0];
wire arr__U87_clk;
wire [15:0] arr__U87_in [4:0];
wire [15:0] arr__U87_out [4:0];
wire arr__U97_clk;
wire [15:0] arr__U97_in [4:0];
wire [15:0] arr__U97_out [4:0];
wire conv_stencil_clk;
wire conv_stencil_flush;
wire conv_stencil_rst_n;
wire conv_stencil_op_hcompute_conv_stencil_1_write_wen;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars [2:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire conv_stencil_op_hcompute_conv_stencil_2_write_wen;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars [2:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire conv_stencil_op_hcompute_conv_stencil_3_read_ren;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars [4:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire conv_stencil_op_hcompute_conv_stencil_3_write_wen;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars [4:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire conv_stencil_op_hcompute_conv_stencil_4_read_ren;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars [4:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire conv_stencil_op_hcompute_conv_stencil_4_write_wen;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars [4:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire conv_stencil_op_hcompute_conv_stencil_5_read_ren;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars [4:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire conv_stencil_op_hcompute_conv_stencil_5_write_wen;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars [4:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire conv_stencil_op_hcompute_conv_stencil_write_wen;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars [2:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire conv_stencil_op_hcompute_hw_output_stencil_read_ren;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars [3:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire delay_reg__U108_clk;
wire delay_reg__U108_in;
wire delay_reg__U108_out;
wire delay_reg__U117_clk;
wire delay_reg__U117_in;
wire delay_reg__U117_out;
wire delay_reg__U39_clk;
wire delay_reg__U39_in;
wire delay_reg__U39_out;
wire delay_reg__U49_clk;
wire delay_reg__U49_in;
wire delay_reg__U49_out;
wire delay_reg__U62_clk;
wire delay_reg__U62_in;
wire delay_reg__U62_out;
wire delay_reg__U72_clk;
wire delay_reg__U72_in;
wire delay_reg__U72_out;
wire delay_reg__U85_clk;
wire delay_reg__U85_in;
wire delay_reg__U85_out;
wire delay_reg__U95_clk;
wire delay_reg__U95_in;
wire delay_reg__U95_out;
wire hw_input_global_wrapper_stencil_clk;
wire hw_input_global_wrapper_stencil_flush;
wire hw_input_global_wrapper_stencil_rst_n;
wire hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ren;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars [4:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ren;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars [4:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ren;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars [4:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_wen;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars [3:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire hw_kernel_global_wrapper_stencil_clk;
wire hw_kernel_global_wrapper_stencil_flush;
wire hw_kernel_global_wrapper_stencil_rst_n;
wire hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ren;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars [4:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ren;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars [4:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ren;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars [4:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_wen;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars [4:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_conv_stencil_clk;
wire [15:0] op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire op_hcompute_conv_stencil_1_clk;
wire [15:0] op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire op_hcompute_conv_stencil_1_exe_start_in;
wire op_hcompute_conv_stencil_1_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_1_exe_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_1_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_1_port_controller_clk;
wire op_hcompute_conv_stencil_1_port_controller_rst_n;
wire op_hcompute_conv_stencil_1_port_controller_flush;
wire op_hcompute_conv_stencil_1_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_1_port_controller_d [2:0];
wire op_hcompute_conv_stencil_1_read_start_in;
wire op_hcompute_conv_stencil_1_read_start_out;
wire [15:0] op_hcompute_conv_stencil_1_read_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_1_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_1_write_start_in;
wire op_hcompute_conv_stencil_1_write_start_out;
wire [15:0] op_hcompute_conv_stencil_1_write_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_1_write_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_2_clk;
wire [15:0] op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire op_hcompute_conv_stencil_2_exe_start_in;
wire op_hcompute_conv_stencil_2_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_2_exe_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_2_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_2_port_controller_clk;
wire op_hcompute_conv_stencil_2_port_controller_rst_n;
wire op_hcompute_conv_stencil_2_port_controller_flush;
wire op_hcompute_conv_stencil_2_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_2_port_controller_d [2:0];
wire op_hcompute_conv_stencil_2_read_start_in;
wire op_hcompute_conv_stencil_2_read_start_out;
wire [15:0] op_hcompute_conv_stencil_2_read_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_2_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_2_write_start_in;
wire op_hcompute_conv_stencil_2_write_start_out;
wire [15:0] op_hcompute_conv_stencil_2_write_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_2_write_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_3_clk;
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire op_hcompute_conv_stencil_3_exe_start_in;
wire op_hcompute_conv_stencil_3_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_3_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_3_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_3_port_controller_clk;
wire op_hcompute_conv_stencil_3_port_controller_rst_n;
wire op_hcompute_conv_stencil_3_port_controller_flush;
wire op_hcompute_conv_stencil_3_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_3_port_controller_d [4:0];
wire op_hcompute_conv_stencil_3_read_start_in;
wire op_hcompute_conv_stencil_3_read_start_out;
wire [15:0] op_hcompute_conv_stencil_3_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_3_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_3_write_start_in;
wire op_hcompute_conv_stencil_3_write_start_out;
wire [15:0] op_hcompute_conv_stencil_3_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_3_write_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_4_clk;
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire op_hcompute_conv_stencil_4_exe_start_in;
wire op_hcompute_conv_stencil_4_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_4_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_4_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_4_port_controller_clk;
wire op_hcompute_conv_stencil_4_port_controller_rst_n;
wire op_hcompute_conv_stencil_4_port_controller_flush;
wire op_hcompute_conv_stencil_4_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_4_port_controller_d [4:0];
wire op_hcompute_conv_stencil_4_read_start_in;
wire op_hcompute_conv_stencil_4_read_start_out;
wire [15:0] op_hcompute_conv_stencil_4_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_4_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_4_write_start_in;
wire op_hcompute_conv_stencil_4_write_start_out;
wire [15:0] op_hcompute_conv_stencil_4_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_4_write_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_5_clk;
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire op_hcompute_conv_stencil_5_exe_start_in;
wire op_hcompute_conv_stencil_5_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_5_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_5_exe_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_5_port_controller_clk;
wire op_hcompute_conv_stencil_5_port_controller_rst_n;
wire op_hcompute_conv_stencil_5_port_controller_flush;
wire op_hcompute_conv_stencil_5_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_5_port_controller_d [4:0];
wire op_hcompute_conv_stencil_5_read_start_in;
wire op_hcompute_conv_stencil_5_read_start_out;
wire [15:0] op_hcompute_conv_stencil_5_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_5_read_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_5_write_start_in;
wire op_hcompute_conv_stencil_5_write_start_out;
wire [15:0] op_hcompute_conv_stencil_5_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_conv_stencil_5_write_start_control_vars_out [4:0];
wire op_hcompute_conv_stencil_exe_start_in;
wire op_hcompute_conv_stencil_exe_start_out;
wire [15:0] op_hcompute_conv_stencil_exe_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_exe_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_port_controller_clk;
wire op_hcompute_conv_stencil_port_controller_rst_n;
wire op_hcompute_conv_stencil_port_controller_flush;
wire op_hcompute_conv_stencil_port_controller_valid;
wire [15:0] op_hcompute_conv_stencil_port_controller_d [2:0];
wire op_hcompute_conv_stencil_read_start_in;
wire op_hcompute_conv_stencil_read_start_out;
wire [15:0] op_hcompute_conv_stencil_read_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_read_start_control_vars_out [2:0];
wire op_hcompute_conv_stencil_write_start_in;
wire op_hcompute_conv_stencil_write_start_out;
wire [15:0] op_hcompute_conv_stencil_write_start_control_vars_in [2:0];
wire [15:0] op_hcompute_conv_stencil_write_start_control_vars_out [2:0];
wire op_hcompute_hw_input_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_port_controller_d [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out [3:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out [4:0];
wire op_hcompute_hw_output_stencil_clk;
wire [15:0] op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire [15:0] op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0];
wire op_hcompute_hw_output_stencil_exe_start_in;
wire op_hcompute_hw_output_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_port_controller_clk;
wire op_hcompute_hw_output_stencil_port_controller_rst_n;
wire op_hcompute_hw_output_stencil_port_controller_flush;
wire op_hcompute_hw_output_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_port_controller_d [3:0];
wire op_hcompute_hw_output_stencil_read_start_in;
wire op_hcompute_hw_output_stencil_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_write_start_in;
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_out [3:0];
assign arr__U110_clk = clk;
assign arr__U110_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U110_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U110_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U110_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U111 arr__U110 (
    .clk(arr__U110_clk),
    .in(arr__U110_in),
    .out(arr__U110_out)
);
assign arr__U119_clk = clk;
assign arr__U119_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U119_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U119_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U119_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U120 arr__U119 (
    .clk(arr__U119_clk),
    .in(arr__U119_in),
    .out(arr__U119_out)
);
assign arr__U41_clk = clk;
assign arr__U41_in[4] = op_hcompute_conv_stencil_3_port_controller_d[4];
assign arr__U41_in[3] = op_hcompute_conv_stencil_3_port_controller_d[3];
assign arr__U41_in[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign arr__U41_in[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign arr__U41_in[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
array_delay_U42 arr__U41 (
    .clk(arr__U41_clk),
    .in(arr__U41_in),
    .out(arr__U41_out)
);
assign arr__U51_clk = clk;
assign arr__U51_in[4] = op_hcompute_conv_stencil_3_port_controller_d[4];
assign arr__U51_in[3] = op_hcompute_conv_stencil_3_port_controller_d[3];
assign arr__U51_in[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign arr__U51_in[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign arr__U51_in[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
array_delay_U52 arr__U51 (
    .clk(arr__U51_clk),
    .in(arr__U51_in),
    .out(arr__U51_out)
);
assign arr__U64_clk = clk;
assign arr__U64_in[4] = op_hcompute_conv_stencil_4_port_controller_d[4];
assign arr__U64_in[3] = op_hcompute_conv_stencil_4_port_controller_d[3];
assign arr__U64_in[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign arr__U64_in[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign arr__U64_in[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
array_delay_U65 arr__U64 (
    .clk(arr__U64_clk),
    .in(arr__U64_in),
    .out(arr__U64_out)
);
assign arr__U74_clk = clk;
assign arr__U74_in[4] = op_hcompute_conv_stencil_4_port_controller_d[4];
assign arr__U74_in[3] = op_hcompute_conv_stencil_4_port_controller_d[3];
assign arr__U74_in[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign arr__U74_in[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign arr__U74_in[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
array_delay_U75 arr__U74 (
    .clk(arr__U74_clk),
    .in(arr__U74_in),
    .out(arr__U74_out)
);
assign arr__U87_clk = clk;
assign arr__U87_in[4] = op_hcompute_conv_stencil_5_port_controller_d[4];
assign arr__U87_in[3] = op_hcompute_conv_stencil_5_port_controller_d[3];
assign arr__U87_in[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign arr__U87_in[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign arr__U87_in[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
array_delay_U88 arr__U87 (
    .clk(arr__U87_clk),
    .in(arr__U87_in),
    .out(arr__U87_out)
);
assign arr__U97_clk = clk;
assign arr__U97_in[4] = op_hcompute_conv_stencil_5_port_controller_d[4];
assign arr__U97_in[3] = op_hcompute_conv_stencil_5_port_controller_d[3];
assign arr__U97_in[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign arr__U97_in[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign arr__U97_in[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
array_delay_U98 arr__U97 (
    .clk(arr__U97_clk),
    .in(arr__U97_in),
    .out(arr__U97_out)
);
assign conv_stencil_clk = clk;
assign conv_stencil_flush = flush;
assign conv_stencil_rst_n = rst_n;
assign conv_stencil_op_hcompute_conv_stencil_1_write_wen = op_hcompute_conv_stencil_1_write_start_out;
assign conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars[2] = op_hcompute_conv_stencil_1_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars[1] = op_hcompute_conv_stencil_1_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars[0] = op_hcompute_conv_stencil_1_write_start_control_vars_out[0];
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write[0];
assign conv_stencil_op_hcompute_conv_stencil_2_write_wen = op_hcompute_conv_stencil_2_write_start_out;
assign conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars[2] = op_hcompute_conv_stencil_2_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars[1] = op_hcompute_conv_stencil_2_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars[0] = op_hcompute_conv_stencil_2_write_start_control_vars_out[0];
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write[0];
assign conv_stencil_op_hcompute_conv_stencil_3_read_ren = op_hcompute_conv_stencil_3_read_start_out;
assign conv_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[4] = op_hcompute_conv_stencil_3_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[3] = op_hcompute_conv_stencil_3_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
assign conv_stencil_op_hcompute_conv_stencil_3_write_wen = op_hcompute_conv_stencil_3_write_start_out;
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[4] = op_hcompute_conv_stencil_3_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[3] = op_hcompute_conv_stencil_3_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[2] = op_hcompute_conv_stencil_3_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[1] = op_hcompute_conv_stencil_3_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars[0] = op_hcompute_conv_stencil_3_write_start_control_vars_out[0];
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write[0];
assign conv_stencil_op_hcompute_conv_stencil_4_read_ren = op_hcompute_conv_stencil_4_read_start_out;
assign conv_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[4] = op_hcompute_conv_stencil_4_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[3] = op_hcompute_conv_stencil_4_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
assign conv_stencil_op_hcompute_conv_stencil_4_write_wen = op_hcompute_conv_stencil_4_write_start_out;
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[4] = op_hcompute_conv_stencil_4_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[3] = op_hcompute_conv_stencil_4_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[2] = op_hcompute_conv_stencil_4_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[1] = op_hcompute_conv_stencil_4_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars[0] = op_hcompute_conv_stencil_4_write_start_control_vars_out[0];
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write[0];
assign conv_stencil_op_hcompute_conv_stencil_5_read_ren = op_hcompute_conv_stencil_5_read_start_out;
assign conv_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[4] = op_hcompute_conv_stencil_5_port_controller_d[4];
assign conv_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[3] = op_hcompute_conv_stencil_5_port_controller_d[3];
assign conv_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign conv_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign conv_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
assign conv_stencil_op_hcompute_conv_stencil_5_write_wen = op_hcompute_conv_stencil_5_write_start_out;
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[4] = op_hcompute_conv_stencil_5_write_start_control_vars_out[4];
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[3] = op_hcompute_conv_stencil_5_write_start_control_vars_out[3];
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[2] = op_hcompute_conv_stencil_5_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[1] = op_hcompute_conv_stencil_5_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars[0] = op_hcompute_conv_stencil_5_write_start_control_vars_out[0];
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write[0];
assign conv_stencil_op_hcompute_conv_stencil_write_wen = op_hcompute_conv_stencil_write_start_out;
assign conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars[2] = op_hcompute_conv_stencil_write_start_control_vars_out[2];
assign conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars[1] = op_hcompute_conv_stencil_write_start_control_vars_out[1];
assign conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars[0] = op_hcompute_conv_stencil_write_start_control_vars_out[0];
assign conv_stencil_op_hcompute_conv_stencil_write[0] = op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write[0];
assign conv_stencil_op_hcompute_hw_output_stencil_read_ren = op_hcompute_hw_output_stencil_read_start_out;
assign conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
conv_stencil_ub conv_stencil (
    .clk(conv_stencil_clk),
    .flush(conv_stencil_flush),
    .rst_n(conv_stencil_rst_n),
    .op_hcompute_conv_stencil_1_write_wen(conv_stencil_op_hcompute_conv_stencil_1_write_wen),
    .op_hcompute_conv_stencil_1_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_1_write_ctrl_vars),
    .op_hcompute_conv_stencil_1_write(conv_stencil_op_hcompute_conv_stencil_1_write),
    .op_hcompute_conv_stencil_2_write_wen(conv_stencil_op_hcompute_conv_stencil_2_write_wen),
    .op_hcompute_conv_stencil_2_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_2_write_ctrl_vars),
    .op_hcompute_conv_stencil_2_write(conv_stencil_op_hcompute_conv_stencil_2_write),
    .op_hcompute_conv_stencil_3_read_ren(conv_stencil_op_hcompute_conv_stencil_3_read_ren),
    .op_hcompute_conv_stencil_3_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars),
    .op_hcompute_conv_stencil_3_read(conv_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_3_write_wen(conv_stencil_op_hcompute_conv_stencil_3_write_wen),
    .op_hcompute_conv_stencil_3_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_3_write_ctrl_vars),
    .op_hcompute_conv_stencil_3_write(conv_stencil_op_hcompute_conv_stencil_3_write),
    .op_hcompute_conv_stencil_4_read_ren(conv_stencil_op_hcompute_conv_stencil_4_read_ren),
    .op_hcompute_conv_stencil_4_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars),
    .op_hcompute_conv_stencil_4_read(conv_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_4_write_wen(conv_stencil_op_hcompute_conv_stencil_4_write_wen),
    .op_hcompute_conv_stencil_4_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_4_write_ctrl_vars),
    .op_hcompute_conv_stencil_4_write(conv_stencil_op_hcompute_conv_stencil_4_write),
    .op_hcompute_conv_stencil_5_read_ren(conv_stencil_op_hcompute_conv_stencil_5_read_ren),
    .op_hcompute_conv_stencil_5_read_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars),
    .op_hcompute_conv_stencil_5_read(conv_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_conv_stencil_5_write_wen(conv_stencil_op_hcompute_conv_stencil_5_write_wen),
    .op_hcompute_conv_stencil_5_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_5_write_ctrl_vars),
    .op_hcompute_conv_stencil_5_write(conv_stencil_op_hcompute_conv_stencil_5_write),
    .op_hcompute_conv_stencil_write_wen(conv_stencil_op_hcompute_conv_stencil_write_wen),
    .op_hcompute_conv_stencil_write_ctrl_vars(conv_stencil_op_hcompute_conv_stencil_write_ctrl_vars),
    .op_hcompute_conv_stencil_write(conv_stencil_op_hcompute_conv_stencil_write),
    .op_hcompute_hw_output_stencil_read_ren(conv_stencil_op_hcompute_hw_output_stencil_read_ren),
    .op_hcompute_hw_output_stencil_read_ctrl_vars(conv_stencil_op_hcompute_hw_output_stencil_read_ctrl_vars),
    .op_hcompute_hw_output_stencil_read(conv_stencil_op_hcompute_hw_output_stencil_read)
);
assign delay_reg__U108_clk = clk;
assign delay_reg__U108_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U108 (
    .clk(delay_reg__U108_clk),
    .in(delay_reg__U108_in),
    .out(delay_reg__U108_out)
);
assign delay_reg__U117_clk = clk;
assign delay_reg__U117_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U117 (
    .clk(delay_reg__U117_clk),
    .in(delay_reg__U117_in),
    .out(delay_reg__U117_out)
);
assign delay_reg__U39_clk = clk;
assign delay_reg__U39_in = op_hcompute_conv_stencil_3_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U39 (
    .clk(delay_reg__U39_clk),
    .in(delay_reg__U39_in),
    .out(delay_reg__U39_out)
);
assign delay_reg__U49_clk = clk;
assign delay_reg__U49_in = op_hcompute_conv_stencil_3_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U49 (
    .clk(delay_reg__U49_clk),
    .in(delay_reg__U49_in),
    .out(delay_reg__U49_out)
);
assign delay_reg__U62_clk = clk;
assign delay_reg__U62_in = op_hcompute_conv_stencil_4_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U62 (
    .clk(delay_reg__U62_clk),
    .in(delay_reg__U62_in),
    .out(delay_reg__U62_out)
);
assign delay_reg__U72_clk = clk;
assign delay_reg__U72_in = op_hcompute_conv_stencil_4_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U72 (
    .clk(delay_reg__U72_clk),
    .in(delay_reg__U72_in),
    .out(delay_reg__U72_out)
);
assign delay_reg__U85_clk = clk;
assign delay_reg__U85_in = op_hcompute_conv_stencil_5_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U85 (
    .clk(delay_reg__U85_clk),
    .in(delay_reg__U85_in),
    .out(delay_reg__U85_out)
);
assign delay_reg__U95_clk = clk;
assign delay_reg__U95_in = op_hcompute_conv_stencil_5_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U95 (
    .clk(delay_reg__U95_clk),
    .in(delay_reg__U95_in),
    .out(delay_reg__U95_out)
);
assign hw_input_global_wrapper_stencil_clk = clk;
assign hw_input_global_wrapper_stencil_flush = flush;
assign hw_input_global_wrapper_stencil_rst_n = rst_n;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ren = op_hcompute_conv_stencil_3_read_start_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[4] = op_hcompute_conv_stencil_3_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[3] = op_hcompute_conv_stencil_3_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ren = op_hcompute_conv_stencil_4_read_start_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[4] = op_hcompute_conv_stencil_4_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[3] = op_hcompute_conv_stencil_4_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ren = op_hcompute_conv_stencil_5_read_start_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[4] = op_hcompute_conv_stencil_5_port_controller_d[4];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[3] = op_hcompute_conv_stencil_5_port_controller_d[3];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_wen = op_hcompute_hw_input_global_wrapper_stencil_write_start_out;
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[3] = op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out[3];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[2] = op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out[2];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[1] = op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out[1];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars[0] = op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out[0];
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0];
hw_input_global_wrapper_stencil_ub hw_input_global_wrapper_stencil (
    .clk(hw_input_global_wrapper_stencil_clk),
    .flush(hw_input_global_wrapper_stencil_flush),
    .rst_n(hw_input_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read_ren(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ren),
    .op_hcompute_conv_stencil_3_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars),
    .op_hcompute_conv_stencil_3_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read_ren(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ren),
    .op_hcompute_conv_stencil_4_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars),
    .op_hcompute_conv_stencil_4_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read_ren(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ren),
    .op_hcompute_conv_stencil_5_read_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars),
    .op_hcompute_conv_stencil_5_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_input_global_wrapper_stencil_write_wen(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_wen),
    .op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_vars),
    .op_hcompute_hw_input_global_wrapper_stencil_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign hw_kernel_global_wrapper_stencil_clk = clk;
assign hw_kernel_global_wrapper_stencil_flush = flush;
assign hw_kernel_global_wrapper_stencil_rst_n = rst_n;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ren = op_hcompute_conv_stencil_3_read_start_out;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[4] = op_hcompute_conv_stencil_3_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[3] = op_hcompute_conv_stencil_3_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ren = op_hcompute_conv_stencil_4_read_start_out;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[4] = op_hcompute_conv_stencil_4_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[3] = op_hcompute_conv_stencil_4_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ren = op_hcompute_conv_stencil_5_read_start_out;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[4] = op_hcompute_conv_stencil_5_port_controller_d[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[3] = op_hcompute_conv_stencil_5_port_controller_d[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_wen = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out;
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[4];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[3];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[2];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[1];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out[0];
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
hw_kernel_global_wrapper_stencil_ub hw_kernel_global_wrapper_stencil (
    .clk(hw_kernel_global_wrapper_stencil_clk),
    .flush(hw_kernel_global_wrapper_stencil_flush),
    .rst_n(hw_kernel_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read_ren(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ren),
    .op_hcompute_conv_stencil_3_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read_ctrl_vars),
    .op_hcompute_conv_stencil_3_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read_ren(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ren),
    .op_hcompute_conv_stencil_4_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read_ctrl_vars),
    .op_hcompute_conv_stencil_4_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read_ren(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ren),
    .op_hcompute_conv_stencil_5_read_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read_ctrl_vars),
    .op_hcompute_conv_stencil_5_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write_wen(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_wen),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_vars),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_conv_stencil_clk = clk;
cu_op_hcompute_conv_stencil op_hcompute_conv_stencil (
    .clk(op_hcompute_conv_stencil_clk),
    .conv_stencil_op_hcompute_conv_stencil_write(op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write)
);
assign op_hcompute_conv_stencil_1_clk = clk;
cu_op_hcompute_conv_stencil_1 op_hcompute_conv_stencil_1 (
    .clk(op_hcompute_conv_stencil_1_clk),
    .conv_stencil_op_hcompute_conv_stencil_1_write(op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write)
);
assign op_hcompute_conv_stencil_1_exe_start_in = op_hcompute_conv_stencil_1_port_controller_valid;
op_hcompute_conv_stencil_1_exe_start_pt__U24 op_hcompute_conv_stencil_1_exe_start (
    .in(op_hcompute_conv_stencil_1_exe_start_in),
    .out(op_hcompute_conv_stencil_1_exe_start_out)
);
assign op_hcompute_conv_stencil_1_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_1_port_controller_d[2];
assign op_hcompute_conv_stencil_1_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_1_port_controller_d[1];
assign op_hcompute_conv_stencil_1_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_1_port_controller_d[0];
op_hcompute_conv_stencil_1_exe_start_control_vars_pt__U25 op_hcompute_conv_stencil_1_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_1_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_1_exe_start_control_vars_out)
);
assign op_hcompute_conv_stencil_1_port_controller_clk = clk;
assign op_hcompute_conv_stencil_1_port_controller_rst_n = rst_n;
assign op_hcompute_conv_stencil_1_port_controller_flush = flush;
affine_controller__U21 op_hcompute_conv_stencil_1_port_controller (
    .clk(op_hcompute_conv_stencil_1_port_controller_clk),
    .rst_n(op_hcompute_conv_stencil_1_port_controller_rst_n),
    .flush(op_hcompute_conv_stencil_1_port_controller_flush),
    .valid(op_hcompute_conv_stencil_1_port_controller_valid),
    .d(op_hcompute_conv_stencil_1_port_controller_d)
);
assign op_hcompute_conv_stencil_1_read_start_in = op_hcompute_conv_stencil_1_port_controller_valid;
op_hcompute_conv_stencil_1_read_start_pt__U22 op_hcompute_conv_stencil_1_read_start (
    .in(op_hcompute_conv_stencil_1_read_start_in),
    .out(op_hcompute_conv_stencil_1_read_start_out)
);
assign op_hcompute_conv_stencil_1_read_start_control_vars_in[2] = op_hcompute_conv_stencil_1_port_controller_d[2];
assign op_hcompute_conv_stencil_1_read_start_control_vars_in[1] = op_hcompute_conv_stencil_1_port_controller_d[1];
assign op_hcompute_conv_stencil_1_read_start_control_vars_in[0] = op_hcompute_conv_stencil_1_port_controller_d[0];
op_hcompute_conv_stencil_1_read_start_control_vars_pt__U23 op_hcompute_conv_stencil_1_read_start_control_vars (
    .in(op_hcompute_conv_stencil_1_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_1_read_start_control_vars_out)
);
assign op_hcompute_conv_stencil_1_write_start_in = op_hcompute_conv_stencil_1_port_controller_valid;
op_hcompute_conv_stencil_1_write_start_pt__U26 op_hcompute_conv_stencil_1_write_start (
    .in(op_hcompute_conv_stencil_1_write_start_in),
    .out(op_hcompute_conv_stencil_1_write_start_out)
);
assign op_hcompute_conv_stencil_1_write_start_control_vars_in[2] = op_hcompute_conv_stencil_1_port_controller_d[2];
assign op_hcompute_conv_stencil_1_write_start_control_vars_in[1] = op_hcompute_conv_stencil_1_port_controller_d[1];
assign op_hcompute_conv_stencil_1_write_start_control_vars_in[0] = op_hcompute_conv_stencil_1_port_controller_d[0];
op_hcompute_conv_stencil_1_write_start_control_vars_pt__U27 op_hcompute_conv_stencil_1_write_start_control_vars (
    .in(op_hcompute_conv_stencil_1_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_1_write_start_control_vars_out)
);
assign op_hcompute_conv_stencil_2_clk = clk;
cu_op_hcompute_conv_stencil_2 op_hcompute_conv_stencil_2 (
    .clk(op_hcompute_conv_stencil_2_clk),
    .conv_stencil_op_hcompute_conv_stencil_2_write(op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write)
);
assign op_hcompute_conv_stencil_2_exe_start_in = op_hcompute_conv_stencil_2_port_controller_valid;
op_hcompute_conv_stencil_2_exe_start_pt__U31 op_hcompute_conv_stencil_2_exe_start (
    .in(op_hcompute_conv_stencil_2_exe_start_in),
    .out(op_hcompute_conv_stencil_2_exe_start_out)
);
assign op_hcompute_conv_stencil_2_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_2_port_controller_d[2];
assign op_hcompute_conv_stencil_2_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_2_port_controller_d[1];
assign op_hcompute_conv_stencil_2_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_2_port_controller_d[0];
op_hcompute_conv_stencil_2_exe_start_control_vars_pt__U32 op_hcompute_conv_stencil_2_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_2_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_2_exe_start_control_vars_out)
);
assign op_hcompute_conv_stencil_2_port_controller_clk = clk;
assign op_hcompute_conv_stencil_2_port_controller_rst_n = rst_n;
assign op_hcompute_conv_stencil_2_port_controller_flush = flush;
affine_controller__U28 op_hcompute_conv_stencil_2_port_controller (
    .clk(op_hcompute_conv_stencil_2_port_controller_clk),
    .rst_n(op_hcompute_conv_stencil_2_port_controller_rst_n),
    .flush(op_hcompute_conv_stencil_2_port_controller_flush),
    .valid(op_hcompute_conv_stencil_2_port_controller_valid),
    .d(op_hcompute_conv_stencil_2_port_controller_d)
);
assign op_hcompute_conv_stencil_2_read_start_in = op_hcompute_conv_stencil_2_port_controller_valid;
op_hcompute_conv_stencil_2_read_start_pt__U29 op_hcompute_conv_stencil_2_read_start (
    .in(op_hcompute_conv_stencil_2_read_start_in),
    .out(op_hcompute_conv_stencil_2_read_start_out)
);
assign op_hcompute_conv_stencil_2_read_start_control_vars_in[2] = op_hcompute_conv_stencil_2_port_controller_d[2];
assign op_hcompute_conv_stencil_2_read_start_control_vars_in[1] = op_hcompute_conv_stencil_2_port_controller_d[1];
assign op_hcompute_conv_stencil_2_read_start_control_vars_in[0] = op_hcompute_conv_stencil_2_port_controller_d[0];
op_hcompute_conv_stencil_2_read_start_control_vars_pt__U30 op_hcompute_conv_stencil_2_read_start_control_vars (
    .in(op_hcompute_conv_stencil_2_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_2_read_start_control_vars_out)
);
assign op_hcompute_conv_stencil_2_write_start_in = op_hcompute_conv_stencil_2_port_controller_valid;
op_hcompute_conv_stencil_2_write_start_pt__U33 op_hcompute_conv_stencil_2_write_start (
    .in(op_hcompute_conv_stencil_2_write_start_in),
    .out(op_hcompute_conv_stencil_2_write_start_out)
);
assign op_hcompute_conv_stencil_2_write_start_control_vars_in[2] = op_hcompute_conv_stencil_2_port_controller_d[2];
assign op_hcompute_conv_stencil_2_write_start_control_vars_in[1] = op_hcompute_conv_stencil_2_port_controller_d[1];
assign op_hcompute_conv_stencil_2_write_start_control_vars_in[0] = op_hcompute_conv_stencil_2_port_controller_d[0];
op_hcompute_conv_stencil_2_write_start_control_vars_pt__U34 op_hcompute_conv_stencil_2_write_start_control_vars (
    .in(op_hcompute_conv_stencil_2_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_2_write_start_control_vars_out)
);
assign op_hcompute_conv_stencil_3_clk = clk;
assign op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
cu_op_hcompute_conv_stencil_3 op_hcompute_conv_stencil_3 (
    .clk(op_hcompute_conv_stencil_3_clk),
    .conv_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .conv_stencil_op_hcompute_conv_stencil_3_write(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write)
);
assign op_hcompute_conv_stencil_3_exe_start_in = delay_reg__U39_out;
op_hcompute_conv_stencil_3_exe_start_pt__U38 op_hcompute_conv_stencil_3_exe_start (
    .in(op_hcompute_conv_stencil_3_exe_start_in),
    .out(op_hcompute_conv_stencil_3_exe_start_out)
);
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[4] = arr__U41_out[4];
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[3] = arr__U41_out[3];
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[2] = arr__U41_out[2];
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[1] = arr__U41_out[1];
assign op_hcompute_conv_stencil_3_exe_start_control_vars_in[0] = arr__U41_out[0];
op_hcompute_conv_stencil_3_exe_start_control_vars_pt__U40 op_hcompute_conv_stencil_3_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_3_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_3_exe_start_control_vars_out)
);
assign op_hcompute_conv_stencil_3_port_controller_clk = clk;
assign op_hcompute_conv_stencil_3_port_controller_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_port_controller_flush = flush;
affine_controller__U35 op_hcompute_conv_stencil_3_port_controller (
    .clk(op_hcompute_conv_stencil_3_port_controller_clk),
    .rst_n(op_hcompute_conv_stencil_3_port_controller_rst_n),
    .flush(op_hcompute_conv_stencil_3_port_controller_flush),
    .valid(op_hcompute_conv_stencil_3_port_controller_valid),
    .d(op_hcompute_conv_stencil_3_port_controller_d)
);
assign op_hcompute_conv_stencil_3_read_start_in = op_hcompute_conv_stencil_3_port_controller_valid;
op_hcompute_conv_stencil_3_read_start_pt__U36 op_hcompute_conv_stencil_3_read_start (
    .in(op_hcompute_conv_stencil_3_read_start_in),
    .out(op_hcompute_conv_stencil_3_read_start_out)
);
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[4] = op_hcompute_conv_stencil_3_port_controller_d[4];
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[3] = op_hcompute_conv_stencil_3_port_controller_d[3];
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[2] = op_hcompute_conv_stencil_3_port_controller_d[2];
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[1] = op_hcompute_conv_stencil_3_port_controller_d[1];
assign op_hcompute_conv_stencil_3_read_start_control_vars_in[0] = op_hcompute_conv_stencil_3_port_controller_d[0];
op_hcompute_conv_stencil_3_read_start_control_vars_pt__U37 op_hcompute_conv_stencil_3_read_start_control_vars (
    .in(op_hcompute_conv_stencil_3_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_3_read_start_control_vars_out)
);
assign op_hcompute_conv_stencil_3_write_start_in = delay_reg__U49_out;
op_hcompute_conv_stencil_3_write_start_pt__U48 op_hcompute_conv_stencil_3_write_start (
    .in(op_hcompute_conv_stencil_3_write_start_in),
    .out(op_hcompute_conv_stencil_3_write_start_out)
);
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[4] = arr__U51_out[4];
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[3] = arr__U51_out[3];
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[2] = arr__U51_out[2];
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[1] = arr__U51_out[1];
assign op_hcompute_conv_stencil_3_write_start_control_vars_in[0] = arr__U51_out[0];
op_hcompute_conv_stencil_3_write_start_control_vars_pt__U50 op_hcompute_conv_stencil_3_write_start_control_vars (
    .in(op_hcompute_conv_stencil_3_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_3_write_start_control_vars_out)
);
assign op_hcompute_conv_stencil_4_clk = clk;
assign op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
cu_op_hcompute_conv_stencil_4 op_hcompute_conv_stencil_4 (
    .clk(op_hcompute_conv_stencil_4_clk),
    .conv_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .conv_stencil_op_hcompute_conv_stencil_4_write(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write)
);
assign op_hcompute_conv_stencil_4_exe_start_in = delay_reg__U62_out;
op_hcompute_conv_stencil_4_exe_start_pt__U61 op_hcompute_conv_stencil_4_exe_start (
    .in(op_hcompute_conv_stencil_4_exe_start_in),
    .out(op_hcompute_conv_stencil_4_exe_start_out)
);
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[4] = arr__U64_out[4];
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[3] = arr__U64_out[3];
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[2] = arr__U64_out[2];
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[1] = arr__U64_out[1];
assign op_hcompute_conv_stencil_4_exe_start_control_vars_in[0] = arr__U64_out[0];
op_hcompute_conv_stencil_4_exe_start_control_vars_pt__U63 op_hcompute_conv_stencil_4_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_4_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_4_exe_start_control_vars_out)
);
assign op_hcompute_conv_stencil_4_port_controller_clk = clk;
assign op_hcompute_conv_stencil_4_port_controller_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_port_controller_flush = flush;
affine_controller__U58 op_hcompute_conv_stencil_4_port_controller (
    .clk(op_hcompute_conv_stencil_4_port_controller_clk),
    .rst_n(op_hcompute_conv_stencil_4_port_controller_rst_n),
    .flush(op_hcompute_conv_stencil_4_port_controller_flush),
    .valid(op_hcompute_conv_stencil_4_port_controller_valid),
    .d(op_hcompute_conv_stencil_4_port_controller_d)
);
assign op_hcompute_conv_stencil_4_read_start_in = op_hcompute_conv_stencil_4_port_controller_valid;
op_hcompute_conv_stencil_4_read_start_pt__U59 op_hcompute_conv_stencil_4_read_start (
    .in(op_hcompute_conv_stencil_4_read_start_in),
    .out(op_hcompute_conv_stencil_4_read_start_out)
);
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[4] = op_hcompute_conv_stencil_4_port_controller_d[4];
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[3] = op_hcompute_conv_stencil_4_port_controller_d[3];
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[2] = op_hcompute_conv_stencil_4_port_controller_d[2];
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[1] = op_hcompute_conv_stencil_4_port_controller_d[1];
assign op_hcompute_conv_stencil_4_read_start_control_vars_in[0] = op_hcompute_conv_stencil_4_port_controller_d[0];
op_hcompute_conv_stencil_4_read_start_control_vars_pt__U60 op_hcompute_conv_stencil_4_read_start_control_vars (
    .in(op_hcompute_conv_stencil_4_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_4_read_start_control_vars_out)
);
assign op_hcompute_conv_stencil_4_write_start_in = delay_reg__U72_out;
op_hcompute_conv_stencil_4_write_start_pt__U71 op_hcompute_conv_stencil_4_write_start (
    .in(op_hcompute_conv_stencil_4_write_start_in),
    .out(op_hcompute_conv_stencil_4_write_start_out)
);
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[4] = arr__U74_out[4];
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[3] = arr__U74_out[3];
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[2] = arr__U74_out[2];
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[1] = arr__U74_out[1];
assign op_hcompute_conv_stencil_4_write_start_control_vars_in[0] = arr__U74_out[0];
op_hcompute_conv_stencil_4_write_start_control_vars_pt__U73 op_hcompute_conv_stencil_4_write_start_control_vars (
    .in(op_hcompute_conv_stencil_4_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_4_write_start_control_vars_out)
);
assign op_hcompute_conv_stencil_5_clk = clk;
assign op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
cu_op_hcompute_conv_stencil_5 op_hcompute_conv_stencil_5 (
    .clk(op_hcompute_conv_stencil_5_clk),
    .conv_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .conv_stencil_op_hcompute_conv_stencil_5_write(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write)
);
assign op_hcompute_conv_stencil_5_exe_start_in = delay_reg__U85_out;
op_hcompute_conv_stencil_5_exe_start_pt__U84 op_hcompute_conv_stencil_5_exe_start (
    .in(op_hcompute_conv_stencil_5_exe_start_in),
    .out(op_hcompute_conv_stencil_5_exe_start_out)
);
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[4] = arr__U87_out[4];
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[3] = arr__U87_out[3];
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[2] = arr__U87_out[2];
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[1] = arr__U87_out[1];
assign op_hcompute_conv_stencil_5_exe_start_control_vars_in[0] = arr__U87_out[0];
op_hcompute_conv_stencil_5_exe_start_control_vars_pt__U86 op_hcompute_conv_stencil_5_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_5_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_5_exe_start_control_vars_out)
);
assign op_hcompute_conv_stencil_5_port_controller_clk = clk;
assign op_hcompute_conv_stencil_5_port_controller_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_port_controller_flush = flush;
affine_controller__U81 op_hcompute_conv_stencil_5_port_controller (
    .clk(op_hcompute_conv_stencil_5_port_controller_clk),
    .rst_n(op_hcompute_conv_stencil_5_port_controller_rst_n),
    .flush(op_hcompute_conv_stencil_5_port_controller_flush),
    .valid(op_hcompute_conv_stencil_5_port_controller_valid),
    .d(op_hcompute_conv_stencil_5_port_controller_d)
);
assign op_hcompute_conv_stencil_5_read_start_in = op_hcompute_conv_stencil_5_port_controller_valid;
op_hcompute_conv_stencil_5_read_start_pt__U82 op_hcompute_conv_stencil_5_read_start (
    .in(op_hcompute_conv_stencil_5_read_start_in),
    .out(op_hcompute_conv_stencil_5_read_start_out)
);
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[4] = op_hcompute_conv_stencil_5_port_controller_d[4];
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[3] = op_hcompute_conv_stencil_5_port_controller_d[3];
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[2] = op_hcompute_conv_stencil_5_port_controller_d[2];
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[1] = op_hcompute_conv_stencil_5_port_controller_d[1];
assign op_hcompute_conv_stencil_5_read_start_control_vars_in[0] = op_hcompute_conv_stencil_5_port_controller_d[0];
op_hcompute_conv_stencil_5_read_start_control_vars_pt__U83 op_hcompute_conv_stencil_5_read_start_control_vars (
    .in(op_hcompute_conv_stencil_5_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_5_read_start_control_vars_out)
);
assign op_hcompute_conv_stencil_5_write_start_in = delay_reg__U95_out;
op_hcompute_conv_stencil_5_write_start_pt__U94 op_hcompute_conv_stencil_5_write_start (
    .in(op_hcompute_conv_stencil_5_write_start_in),
    .out(op_hcompute_conv_stencil_5_write_start_out)
);
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[4] = arr__U97_out[4];
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[3] = arr__U97_out[3];
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[2] = arr__U97_out[2];
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[1] = arr__U97_out[1];
assign op_hcompute_conv_stencil_5_write_start_control_vars_in[0] = arr__U97_out[0];
op_hcompute_conv_stencil_5_write_start_control_vars_pt__U96 op_hcompute_conv_stencil_5_write_start_control_vars (
    .in(op_hcompute_conv_stencil_5_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_5_write_start_control_vars_out)
);
assign op_hcompute_conv_stencil_exe_start_in = op_hcompute_conv_stencil_port_controller_valid;
op_hcompute_conv_stencil_exe_start_pt__U17 op_hcompute_conv_stencil_exe_start (
    .in(op_hcompute_conv_stencil_exe_start_in),
    .out(op_hcompute_conv_stencil_exe_start_out)
);
assign op_hcompute_conv_stencil_exe_start_control_vars_in[2] = op_hcompute_conv_stencil_port_controller_d[2];
assign op_hcompute_conv_stencil_exe_start_control_vars_in[1] = op_hcompute_conv_stencil_port_controller_d[1];
assign op_hcompute_conv_stencil_exe_start_control_vars_in[0] = op_hcompute_conv_stencil_port_controller_d[0];
op_hcompute_conv_stencil_exe_start_control_vars_pt__U18 op_hcompute_conv_stencil_exe_start_control_vars (
    .in(op_hcompute_conv_stencil_exe_start_control_vars_in),
    .out(op_hcompute_conv_stencil_exe_start_control_vars_out)
);
assign op_hcompute_conv_stencil_port_controller_clk = clk;
assign op_hcompute_conv_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_conv_stencil_port_controller_flush = flush;
affine_controller__U14 op_hcompute_conv_stencil_port_controller (
    .clk(op_hcompute_conv_stencil_port_controller_clk),
    .rst_n(op_hcompute_conv_stencil_port_controller_rst_n),
    .flush(op_hcompute_conv_stencil_port_controller_flush),
    .valid(op_hcompute_conv_stencil_port_controller_valid),
    .d(op_hcompute_conv_stencil_port_controller_d)
);
assign op_hcompute_conv_stencil_read_start_in = op_hcompute_conv_stencil_port_controller_valid;
op_hcompute_conv_stencil_read_start_pt__U15 op_hcompute_conv_stencil_read_start (
    .in(op_hcompute_conv_stencil_read_start_in),
    .out(op_hcompute_conv_stencil_read_start_out)
);
assign op_hcompute_conv_stencil_read_start_control_vars_in[2] = op_hcompute_conv_stencil_port_controller_d[2];
assign op_hcompute_conv_stencil_read_start_control_vars_in[1] = op_hcompute_conv_stencil_port_controller_d[1];
assign op_hcompute_conv_stencil_read_start_control_vars_in[0] = op_hcompute_conv_stencil_port_controller_d[0];
op_hcompute_conv_stencil_read_start_control_vars_pt__U16 op_hcompute_conv_stencil_read_start_control_vars (
    .in(op_hcompute_conv_stencil_read_start_control_vars_in),
    .out(op_hcompute_conv_stencil_read_start_control_vars_out)
);
assign op_hcompute_conv_stencil_write_start_in = op_hcompute_conv_stencil_port_controller_valid;
op_hcompute_conv_stencil_write_start_pt__U19 op_hcompute_conv_stencil_write_start (
    .in(op_hcompute_conv_stencil_write_start_in),
    .out(op_hcompute_conv_stencil_write_start_out)
);
assign op_hcompute_conv_stencil_write_start_control_vars_in[2] = op_hcompute_conv_stencil_port_controller_d[2];
assign op_hcompute_conv_stencil_write_start_control_vars_in[1] = op_hcompute_conv_stencil_port_controller_d[1];
assign op_hcompute_conv_stencil_write_start_control_vars_in[0] = op_hcompute_conv_stencil_port_controller_d[0];
op_hcompute_conv_stencil_write_start_control_vars_pt__U20 op_hcompute_conv_stencil_write_start_control_vars (
    .in(op_hcompute_conv_stencil_write_start_control_vars_in),
    .out(op_hcompute_conv_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil op_hcompute_hw_input_global_wrapper_stencil (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_clk),
    .hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read(op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write(op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 op_hcompute_hw_input_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U0 op_hcompute_hw_input_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 op_hcompute_hw_input_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_in),
    .out(hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 op_hcompute_hw_input_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_kernel_global_wrapper_stencil op_hcompute_hw_kernel_global_wrapper_stencil (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_clk),
    .hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U7 op_hcompute_hw_kernel_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 op_hcompute_hw_kernel_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in),
    .out(hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 op_hcompute_hw_kernel_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_clk = clk;
assign op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
cu_op_hcompute_hw_output_stencil op_hcompute_hw_output_stencil (
    .clk(op_hcompute_hw_output_stencil_clk),
    .conv_stencil_op_hcompute_hw_output_stencil_read(op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read),
    .hw_output_stencil_op_hcompute_hw_output_stencil_write(op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write)
);
assign op_hcompute_hw_output_stencil_exe_start_in = delay_reg__U108_out;
op_hcompute_hw_output_stencil_exe_start_pt__U107 op_hcompute_hw_output_stencil_exe_start (
    .in(op_hcompute_hw_output_stencil_exe_start_in),
    .out(op_hcompute_hw_output_stencil_exe_start_out)
);
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[3] = arr__U110_out[3];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[2] = arr__U110_out[2];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[1] = arr__U110_out[1];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[0] = arr__U110_out[0];
op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U109 op_hcompute_hw_output_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_port_controller_clk = clk;
assign op_hcompute_hw_output_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_port_controller_flush = flush;
affine_controller__U104 op_hcompute_hw_output_stencil_port_controller (
    .clk(op_hcompute_hw_output_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_output_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_output_stencil_port_controller_flush),
    .valid(op_hcompute_hw_output_stencil_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_port_controller_d)
);
assign op_hcompute_hw_output_stencil_read_start_in = op_hcompute_hw_output_stencil_port_controller_valid;
op_hcompute_hw_output_stencil_read_start_pt__U105 op_hcompute_hw_output_stencil_read_start (
    .in(op_hcompute_hw_output_stencil_read_start_in),
    .out(op_hcompute_hw_output_stencil_read_start_out)
);
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
op_hcompute_hw_output_stencil_read_start_control_vars_pt__U106 op_hcompute_hw_output_stencil_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_write_start_in = delay_reg__U117_out;
op_hcompute_hw_output_stencil_write_start_pt__U116 op_hcompute_hw_output_stencil_write_start (
    .in(op_hcompute_hw_output_stencil_write_start_in),
    .out(hw_output_stencil_op_hcompute_hw_output_stencil_write_valid)
);
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[3] = arr__U119_out[3];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[2] = arr__U119_out[2];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[1] = arr__U119_out[1];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[0] = arr__U119_out[0];
op_hcompute_hw_output_stencil_write_start_control_vars_pt__U118 op_hcompute_hw_output_stencil_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_write_start_control_vars_out)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write[0];
endmodule

