<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>nfp_net_ctrl.h source code [master/drivers/net/nfp/nfp_net_ctrl.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'master/drivers/net/nfp/nfp_net_ctrl.h'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>master</a>/<a href='../..'>drivers</a>/<a href='..'>net</a>/<a href='./'>nfp</a>/<a href='nfp_net_ctrl.h.html'>nfp_net_ctrl.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2014, 2015 Netronome Systems, Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="6">6</th><td><i> * modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="9">9</th><td><i> *  this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="10">10</th><td><i> *</i></td></tr>
<tr><th id="11">11</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *  notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="13">13</th><td><i> *  documentation and/or other materials provided with the distribution</i></td></tr>
<tr><th id="14">14</th><td><i> *</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. Neither the name of the copyright holder nor the names of its</i></td></tr>
<tr><th id="16">16</th><td><i> *  contributors may be used to endorse or promote products derived from this</i></td></tr>
<tr><th id="17">17</th><td><i> *  software without specific prior written permission.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="20">20</th><td><i> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="21">21</th><td><i> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="22">22</th><td><i> * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="23">23</th><td><i> * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><i>/*</i></td></tr>
<tr><th id="33">33</th><td><i> * vim:shiftwidth=8:noexpandtab</i></td></tr>
<tr><th id="34">34</th><td><i> *</i></td></tr>
<tr><th id="35">35</th><td><i> * Netronome network device driver: Control BAR layout</i></td></tr>
<tr><th id="36">36</th><td><i> */</i></td></tr>
<tr><th id="37">37</th><td><u>#<span data-ppcond="37">ifndef</span> <span class="macro" data-ref="_M/_NFP_NET_CTRL_H_">_NFP_NET_CTRL_H_</span></u></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/_NFP_NET_CTRL_H_" data-ref="_M/_NFP_NET_CTRL_H_">_NFP_NET_CTRL_H_</dfn></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * Configuration BAR size.</i></td></tr>
<tr><th id="42">42</th><td><i> *</i></td></tr>
<tr><th id="43">43</th><td><i> * The configuration BAR is 8K in size, but on the NFP6000, due to</i></td></tr>
<tr><th id="44">44</th><td><i> * THB-350, 32k needs to be reserved.</i></td></tr>
<tr><th id="45">45</th><td><i> */</i></td></tr>
<tr><th id="46">46</th><td><u>#<span data-ppcond="46">ifdef</span> <span class="macro" data-ref="_M/__NFP_IS_6000">__NFP_IS_6000</span></u></td></tr>
<tr><th id="47">47</th><td><u>#define NFP_NET_CFG_BAR_SZ              (32 * 1024)</u></td></tr>
<tr><th id="48">48</th><td><u>#<span data-ppcond="46">else</span></u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_BAR_SZ" data-ref="_M/NFP_NET_CFG_BAR_SZ">NFP_NET_CFG_BAR_SZ</dfn>              (8 * 1024)</u></td></tr>
<tr><th id="50">50</th><td><u>#<span data-ppcond="46">endif</span></u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><i>/* Offset in Freelist buffer where packet starts on RX */</i></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RX_OFFSET" data-ref="_M/NFP_NET_RX_OFFSET">NFP_NET_RX_OFFSET</dfn>               32</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><i>/* working with metadata api (NFD version &gt; 3.0) */</i></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_META_FIELD_SIZE" data-ref="_M/NFP_NET_META_FIELD_SIZE">NFP_NET_META_FIELD_SIZE</dfn>         4</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_META_FIELD_MASK" data-ref="_M/NFP_NET_META_FIELD_MASK">NFP_NET_META_FIELD_MASK</dfn> ((1 &lt;&lt; NFP_NET_META_FIELD_SIZE) - 1)</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><i>/* Prepend field types */</i></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_META_HASH" data-ref="_M/NFP_NET_META_HASH">NFP_NET_META_HASH</dfn>               1 /* next field carries hash type */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* Hash type pre-pended when a RSS hash was computed */</i></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_NONE" data-ref="_M/NFP_NET_RSS_NONE">NFP_NET_RSS_NONE</dfn>                0</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV4" data-ref="_M/NFP_NET_RSS_IPV4">NFP_NET_RSS_IPV4</dfn>                1</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV6" data-ref="_M/NFP_NET_RSS_IPV6">NFP_NET_RSS_IPV6</dfn>                2</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV6_EX" data-ref="_M/NFP_NET_RSS_IPV6_EX">NFP_NET_RSS_IPV6_EX</dfn>             3</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV4_TCP" data-ref="_M/NFP_NET_RSS_IPV4_TCP">NFP_NET_RSS_IPV4_TCP</dfn>            4</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV6_TCP" data-ref="_M/NFP_NET_RSS_IPV6_TCP">NFP_NET_RSS_IPV6_TCP</dfn>            5</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV6_EX_TCP" data-ref="_M/NFP_NET_RSS_IPV6_EX_TCP">NFP_NET_RSS_IPV6_EX_TCP</dfn>         6</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV4_UDP" data-ref="_M/NFP_NET_RSS_IPV4_UDP">NFP_NET_RSS_IPV4_UDP</dfn>            7</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV6_UDP" data-ref="_M/NFP_NET_RSS_IPV6_UDP">NFP_NET_RSS_IPV6_UDP</dfn>            8</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RSS_IPV6_EX_UDP" data-ref="_M/NFP_NET_RSS_IPV6_EX_UDP">NFP_NET_RSS_IPV6_EX_UDP</dfn>         9</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><i>/*</i></td></tr>
<tr><th id="75">75</th><td><i> * @NFP_NET_TXR_MAX:         Maximum number of TX rings</i></td></tr>
<tr><th id="76">76</th><td><i> * @NFP_NET_TXR_MASK:        Mask for TX rings</i></td></tr>
<tr><th id="77">77</th><td><i> * @NFP_NET_RXR_MAX:         Maximum number of RX rings</i></td></tr>
<tr><th id="78">78</th><td><i> * @NFP_NET_RXR_MASK:        Mask for RX rings</i></td></tr>
<tr><th id="79">79</th><td><i> */</i></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_TXR_MAX" data-ref="_M/NFP_NET_TXR_MAX">NFP_NET_TXR_MAX</dfn>                 64</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_TXR_MASK" data-ref="_M/NFP_NET_TXR_MASK">NFP_NET_TXR_MASK</dfn>                (NFP_NET_TXR_MAX - 1)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RXR_MAX" data-ref="_M/NFP_NET_RXR_MAX">NFP_NET_RXR_MAX</dfn>                 64</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_RXR_MASK" data-ref="_M/NFP_NET_RXR_MASK">NFP_NET_RXR_MASK</dfn>                (NFP_NET_RXR_MAX - 1)</u></td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><i>/*</i></td></tr>
<tr><th id="86">86</th><td><i> * Read/Write config words (0x0000 - 0x002c)</i></td></tr>
<tr><th id="87">87</th><td><i> * @NFP_NET_CFG_CTRL:        Global control</i></td></tr>
<tr><th id="88">88</th><td><i> * @NFP_NET_CFG_UPDATE:      Indicate which fields are updated</i></td></tr>
<tr><th id="89">89</th><td><i> * @NFP_NET_CFG_TXRS_ENABLE: Bitmask of enabled TX rings</i></td></tr>
<tr><th id="90">90</th><td><i> * @NFP_NET_CFG_RXRS_ENABLE: Bitmask of enabled RX rings</i></td></tr>
<tr><th id="91">91</th><td><i> * @NFP_NET_CFG_MTU:         Set MTU size</i></td></tr>
<tr><th id="92">92</th><td><i> * @NFP_NET_CFG_FLBUFSZ:     Set freelist buffer size (must be larger than MTU)</i></td></tr>
<tr><th id="93">93</th><td><i> * @NFP_NET_CFG_EXN:         MSI-X table entry for exceptions</i></td></tr>
<tr><th id="94">94</th><td><i> * @NFP_NET_CFG_LSC:         MSI-X table entry for link state changes</i></td></tr>
<tr><th id="95">95</th><td><i> * @NFP_NET_CFG_MACADDR:     MAC address</i></td></tr>
<tr><th id="96">96</th><td><i> *</i></td></tr>
<tr><th id="97">97</th><td><i> * TODO:</i></td></tr>
<tr><th id="98">98</th><td><i> * - define Error details in UPDATE</i></td></tr>
<tr><th id="99">99</th><td><i> */</i></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_CTRL" data-ref="_M/NFP_NET_CFG_CTRL">NFP_NET_CFG_CTRL</dfn>                0x0000</u></td></tr>
<tr><th id="101">101</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_ENABLE" data-ref="_M/NFP_NET_CFG_CTRL_ENABLE">NFP_NET_CFG_CTRL_ENABLE</dfn>         (0x1 &lt;&lt;  0) /* Global enable */</u></td></tr>
<tr><th id="102">102</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_PROMISC" data-ref="_M/NFP_NET_CFG_CTRL_PROMISC">NFP_NET_CFG_CTRL_PROMISC</dfn>        (0x1 &lt;&lt;  1) /* Enable Promisc mode */</u></td></tr>
<tr><th id="103">103</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_L2BC" data-ref="_M/NFP_NET_CFG_CTRL_L2BC">NFP_NET_CFG_CTRL_L2BC</dfn>           (0x1 &lt;&lt;  2) /* Allow L2 Broadcast */</u></td></tr>
<tr><th id="104">104</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_L2MC" data-ref="_M/NFP_NET_CFG_CTRL_L2MC">NFP_NET_CFG_CTRL_L2MC</dfn>           (0x1 &lt;&lt;  3) /* Allow L2 Multicast */</u></td></tr>
<tr><th id="105">105</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_RXCSUM" data-ref="_M/NFP_NET_CFG_CTRL_RXCSUM">NFP_NET_CFG_CTRL_RXCSUM</dfn>         (0x1 &lt;&lt;  4) /* Enable RX Checksum */</u></td></tr>
<tr><th id="106">106</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_TXCSUM" data-ref="_M/NFP_NET_CFG_CTRL_TXCSUM">NFP_NET_CFG_CTRL_TXCSUM</dfn>         (0x1 &lt;&lt;  5) /* Enable TX Checksum */</u></td></tr>
<tr><th id="107">107</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_RXVLAN" data-ref="_M/NFP_NET_CFG_CTRL_RXVLAN">NFP_NET_CFG_CTRL_RXVLAN</dfn>         (0x1 &lt;&lt;  6) /* Enable VLAN strip */</u></td></tr>
<tr><th id="108">108</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_TXVLAN" data-ref="_M/NFP_NET_CFG_CTRL_TXVLAN">NFP_NET_CFG_CTRL_TXVLAN</dfn>         (0x1 &lt;&lt;  7) /* Enable VLAN insert */</u></td></tr>
<tr><th id="109">109</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_SCATTER" data-ref="_M/NFP_NET_CFG_CTRL_SCATTER">NFP_NET_CFG_CTRL_SCATTER</dfn>        (0x1 &lt;&lt;  8) /* Scatter DMA */</u></td></tr>
<tr><th id="110">110</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_GATHER" data-ref="_M/NFP_NET_CFG_CTRL_GATHER">NFP_NET_CFG_CTRL_GATHER</dfn>         (0x1 &lt;&lt;  9) /* Gather DMA */</u></td></tr>
<tr><th id="111">111</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_LSO" data-ref="_M/NFP_NET_CFG_CTRL_LSO">NFP_NET_CFG_CTRL_LSO</dfn>            (0x1 &lt;&lt; 10) /* LSO/TSO */</u></td></tr>
<tr><th id="112">112</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_RINGCFG" data-ref="_M/NFP_NET_CFG_CTRL_RINGCFG">NFP_NET_CFG_CTRL_RINGCFG</dfn>        (0x1 &lt;&lt; 16) /* Ring runtime changes */</u></td></tr>
<tr><th id="113">113</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_RSS" data-ref="_M/NFP_NET_CFG_CTRL_RSS">NFP_NET_CFG_CTRL_RSS</dfn>            (0x1 &lt;&lt; 17) /* RSS */</u></td></tr>
<tr><th id="114">114</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_IRQMOD" data-ref="_M/NFP_NET_CFG_CTRL_IRQMOD">NFP_NET_CFG_CTRL_IRQMOD</dfn>         (0x1 &lt;&lt; 18) /* Interrupt moderation */</u></td></tr>
<tr><th id="115">115</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_RINGPRIO" data-ref="_M/NFP_NET_CFG_CTRL_RINGPRIO">NFP_NET_CFG_CTRL_RINGPRIO</dfn>       (0x1 &lt;&lt; 19) /* Ring priorities */</u></td></tr>
<tr><th id="116">116</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_MSIXAUTO" data-ref="_M/NFP_NET_CFG_CTRL_MSIXAUTO">NFP_NET_CFG_CTRL_MSIXAUTO</dfn>       (0x1 &lt;&lt; 20) /* MSI-X auto-masking */</u></td></tr>
<tr><th id="117">117</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_TXRWB" data-ref="_M/NFP_NET_CFG_CTRL_TXRWB">NFP_NET_CFG_CTRL_TXRWB</dfn>          (0x1 &lt;&lt; 21) /* Write-back of TX ring*/</u></td></tr>
<tr><th id="118">118</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_L2SWITCH" data-ref="_M/NFP_NET_CFG_CTRL_L2SWITCH">NFP_NET_CFG_CTRL_L2SWITCH</dfn>       (0x1 &lt;&lt; 22) /* L2 Switch */</u></td></tr>
<tr><th id="119">119</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_L2SWITCH_LOCAL" data-ref="_M/NFP_NET_CFG_CTRL_L2SWITCH_LOCAL">NFP_NET_CFG_CTRL_L2SWITCH_LOCAL</dfn> (0x1 &lt;&lt; 23) /* Switch to local */</u></td></tr>
<tr><th id="120">120</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_VXLAN" data-ref="_M/NFP_NET_CFG_CTRL_VXLAN">NFP_NET_CFG_CTRL_VXLAN</dfn>          (0x1 &lt;&lt; 24) /* Enable VXLAN */</u></td></tr>
<tr><th id="121">121</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_NVGRE" data-ref="_M/NFP_NET_CFG_CTRL_NVGRE">NFP_NET_CFG_CTRL_NVGRE</dfn>          (0x1 &lt;&lt; 25) /* Enable NVGRE */</u></td></tr>
<tr><th id="122">122</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_MSIX_TX_OFF" data-ref="_M/NFP_NET_CFG_CTRL_MSIX_TX_OFF">NFP_NET_CFG_CTRL_MSIX_TX_OFF</dfn>    (0x1 &lt;&lt; 26) /* Disable MSIX for TX */</u></td></tr>
<tr><th id="123">123</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_LSO2" data-ref="_M/NFP_NET_CFG_CTRL_LSO2">NFP_NET_CFG_CTRL_LSO2</dfn>           (0x1 &lt;&lt; 28) /* LSO/TSO (version 2) */</u></td></tr>
<tr><th id="124">124</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_RSS2" data-ref="_M/NFP_NET_CFG_CTRL_RSS2">NFP_NET_CFG_CTRL_RSS2</dfn>           (0x1 &lt;&lt; 29) /* RSS (version 2) */</u></td></tr>
<tr><th id="125">125</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_LIVE_ADDR" data-ref="_M/NFP_NET_CFG_CTRL_LIVE_ADDR">NFP_NET_CFG_CTRL_LIVE_ADDR</dfn>      (0x1 &lt;&lt; 31) /* live MAC addr change */</u></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE" data-ref="_M/NFP_NET_CFG_UPDATE">NFP_NET_CFG_UPDATE</dfn>              0x0004</u></td></tr>
<tr><th id="127">127</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_GEN" data-ref="_M/NFP_NET_CFG_UPDATE_GEN">NFP_NET_CFG_UPDATE_GEN</dfn>          (0x1 &lt;&lt;  0) /* General update */</u></td></tr>
<tr><th id="128">128</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_RING" data-ref="_M/NFP_NET_CFG_UPDATE_RING">NFP_NET_CFG_UPDATE_RING</dfn>         (0x1 &lt;&lt;  1) /* Ring config change */</u></td></tr>
<tr><th id="129">129</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_RSS" data-ref="_M/NFP_NET_CFG_UPDATE_RSS">NFP_NET_CFG_UPDATE_RSS</dfn>          (0x1 &lt;&lt;  2) /* RSS config change */</u></td></tr>
<tr><th id="130">130</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_TXRPRIO" data-ref="_M/NFP_NET_CFG_UPDATE_TXRPRIO">NFP_NET_CFG_UPDATE_TXRPRIO</dfn>      (0x1 &lt;&lt;  3) /* TX Ring prio change */</u></td></tr>
<tr><th id="131">131</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_RXRPRIO" data-ref="_M/NFP_NET_CFG_UPDATE_RXRPRIO">NFP_NET_CFG_UPDATE_RXRPRIO</dfn>      (0x1 &lt;&lt;  4) /* RX Ring prio change */</u></td></tr>
<tr><th id="132">132</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_MSIX" data-ref="_M/NFP_NET_CFG_UPDATE_MSIX">NFP_NET_CFG_UPDATE_MSIX</dfn>         (0x1 &lt;&lt;  5) /* MSI-X change */</u></td></tr>
<tr><th id="133">133</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_L2SWITCH" data-ref="_M/NFP_NET_CFG_UPDATE_L2SWITCH">NFP_NET_CFG_UPDATE_L2SWITCH</dfn>     (0x1 &lt;&lt;  6) /* Switch changes */</u></td></tr>
<tr><th id="134">134</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_RESET" data-ref="_M/NFP_NET_CFG_UPDATE_RESET">NFP_NET_CFG_UPDATE_RESET</dfn>        (0x1 &lt;&lt;  7) /* Update due to FLR */</u></td></tr>
<tr><th id="135">135</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_IRQMOD" data-ref="_M/NFP_NET_CFG_UPDATE_IRQMOD">NFP_NET_CFG_UPDATE_IRQMOD</dfn>       (0x1 &lt;&lt;  8) /* IRQ mod change */</u></td></tr>
<tr><th id="136">136</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_VXLAN" data-ref="_M/NFP_NET_CFG_UPDATE_VXLAN">NFP_NET_CFG_UPDATE_VXLAN</dfn>        (0x1 &lt;&lt;  9) /* VXLAN port change */</u></td></tr>
<tr><th id="137">137</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_MACADDR" data-ref="_M/NFP_NET_CFG_UPDATE_MACADDR">NFP_NET_CFG_UPDATE_MACADDR</dfn>      (0x1 &lt;&lt; 11) /* MAC address change */</u></td></tr>
<tr><th id="138">138</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_UPDATE_ERR" data-ref="_M/NFP_NET_CFG_UPDATE_ERR">NFP_NET_CFG_UPDATE_ERR</dfn>          (0x1 &lt;&lt; 31) /* A error occurred */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXRS_ENABLE" data-ref="_M/NFP_NET_CFG_TXRS_ENABLE">NFP_NET_CFG_TXRS_ENABLE</dfn>         0x0008</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXRS_ENABLE" data-ref="_M/NFP_NET_CFG_RXRS_ENABLE">NFP_NET_CFG_RXRS_ENABLE</dfn>         0x0010</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_MTU" data-ref="_M/NFP_NET_CFG_MTU">NFP_NET_CFG_MTU</dfn>                 0x0018</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_FLBUFSZ" data-ref="_M/NFP_NET_CFG_FLBUFSZ">NFP_NET_CFG_FLBUFSZ</dfn>             0x001c</u></td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_EXN" data-ref="_M/NFP_NET_CFG_EXN">NFP_NET_CFG_EXN</dfn>                 0x001f</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_LSC" data-ref="_M/NFP_NET_CFG_LSC">NFP_NET_CFG_LSC</dfn>                 0x0020</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_MACADDR" data-ref="_M/NFP_NET_CFG_MACADDR">NFP_NET_CFG_MACADDR</dfn>             0x0024</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_CTRL_LSO_ANY" data-ref="_M/NFP_NET_CFG_CTRL_LSO_ANY">NFP_NET_CFG_CTRL_LSO_ANY</dfn> (NFP_NET_CFG_CTRL_LSO | NFP_NET_CFG_CTRL_LSO2)</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>/*</i></td></tr>
<tr><th id="150">150</th><td><i> * Read-only words (0x0030 - 0x0050):</i></td></tr>
<tr><th id="151">151</th><td><i> * @NFP_NET_CFG_VERSION:     Firmware version number</i></td></tr>
<tr><th id="152">152</th><td><i> * @NFP_NET_CFG_STS:         Status</i></td></tr>
<tr><th id="153">153</th><td><i> * @NFP_NET_CFG_CAP:         Capabilities (same bits as @NFP_NET_CFG_CTRL)</i></td></tr>
<tr><th id="154">154</th><td><i> * @NFP_NET_MAX_TXRINGS:     Maximum number of TX rings</i></td></tr>
<tr><th id="155">155</th><td><i> * @NFP_NET_MAX_RXRINGS:     Maximum number of RX rings</i></td></tr>
<tr><th id="156">156</th><td><i> * @NFP_NET_MAX_MTU:         Maximum support MTU</i></td></tr>
<tr><th id="157">157</th><td><i> * @NFP_NET_CFG_START_TXQ:   Start Queue Control Queue to use for TX (PF only)</i></td></tr>
<tr><th id="158">158</th><td><i> * @NFP_NET_CFG_START_RXQ:   Start Queue Control Queue to use for RX (PF only)</i></td></tr>
<tr><th id="159">159</th><td><i> *</i></td></tr>
<tr><th id="160">160</th><td><i> * TODO:</i></td></tr>
<tr><th id="161">161</th><td><i> * - define more STS bits</i></td></tr>
<tr><th id="162">162</th><td><i> */</i></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_VERSION" data-ref="_M/NFP_NET_CFG_VERSION">NFP_NET_CFG_VERSION</dfn>             0x0030</u></td></tr>
<tr><th id="164">164</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_RESERVED_MASK" data-ref="_M/NFP_NET_CFG_VERSION_RESERVED_MASK">NFP_NET_CFG_VERSION_RESERVED_MASK</dfn>	(0xff &lt;&lt; 24)</u></td></tr>
<tr><th id="165">165</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_CLASS_MASK" data-ref="_M/NFP_NET_CFG_VERSION_CLASS_MASK">NFP_NET_CFG_VERSION_CLASS_MASK</dfn>  (0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="166">166</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_CLASS" data-ref="_M/NFP_NET_CFG_VERSION_CLASS">NFP_NET_CFG_VERSION_CLASS</dfn>(x)    (((x) &amp; 0xff) &lt;&lt; 16)</u></td></tr>
<tr><th id="167">167</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_CLASS_GENERIC" data-ref="_M/NFP_NET_CFG_VERSION_CLASS_GENERIC">NFP_NET_CFG_VERSION_CLASS_GENERIC</dfn>	0</u></td></tr>
<tr><th id="168">168</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_MAJOR_MASK" data-ref="_M/NFP_NET_CFG_VERSION_MAJOR_MASK">NFP_NET_CFG_VERSION_MAJOR_MASK</dfn>  (0xff &lt;&lt;  8)</u></td></tr>
<tr><th id="169">169</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_MAJOR" data-ref="_M/NFP_NET_CFG_VERSION_MAJOR">NFP_NET_CFG_VERSION_MAJOR</dfn>(x)    (((x) &amp; 0xff) &lt;&lt;  8)</u></td></tr>
<tr><th id="170">170</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_MINOR_MASK" data-ref="_M/NFP_NET_CFG_VERSION_MINOR_MASK">NFP_NET_CFG_VERSION_MINOR_MASK</dfn>  (0xff &lt;&lt;  0)</u></td></tr>
<tr><th id="171">171</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_VERSION_MINOR" data-ref="_M/NFP_NET_CFG_VERSION_MINOR">NFP_NET_CFG_VERSION_MINOR</dfn>(x)    (((x) &amp; 0xff) &lt;&lt;  0)</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STS" data-ref="_M/NFP_NET_CFG_STS">NFP_NET_CFG_STS</dfn>                 0x0034</u></td></tr>
<tr><th id="173">173</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK" data-ref="_M/NFP_NET_CFG_STS_LINK">NFP_NET_CFG_STS_LINK</dfn>            (0x1 &lt;&lt; 0) /* Link up or down */</u></td></tr>
<tr><th id="174">174</th><td><i>/* Link rate */</i></td></tr>
<tr><th id="175">175</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_SHIFT" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_SHIFT">NFP_NET_CFG_STS_LINK_RATE_SHIFT</dfn> 1</u></td></tr>
<tr><th id="176">176</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_MASK" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_MASK">NFP_NET_CFG_STS_LINK_RATE_MASK</dfn>  0xF</u></td></tr>
<tr><th id="177">177</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_UNSUPPORTED" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_UNSUPPORTED">NFP_NET_CFG_STS_LINK_RATE_UNSUPPORTED</dfn>   0</u></td></tr>
<tr><th id="178">178</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_UNKNOWN" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_UNKNOWN">NFP_NET_CFG_STS_LINK_RATE_UNKNOWN</dfn>       1</u></td></tr>
<tr><th id="179">179</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_1G" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_1G">NFP_NET_CFG_STS_LINK_RATE_1G</dfn>            2</u></td></tr>
<tr><th id="180">180</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_10G" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_10G">NFP_NET_CFG_STS_LINK_RATE_10G</dfn>           3</u></td></tr>
<tr><th id="181">181</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_25G" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_25G">NFP_NET_CFG_STS_LINK_RATE_25G</dfn>           4</u></td></tr>
<tr><th id="182">182</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_40G" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_40G">NFP_NET_CFG_STS_LINK_RATE_40G</dfn>           5</u></td></tr>
<tr><th id="183">183</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_50G" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_50G">NFP_NET_CFG_STS_LINK_RATE_50G</dfn>           6</u></td></tr>
<tr><th id="184">184</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_STS_LINK_RATE_100G" data-ref="_M/NFP_NET_CFG_STS_LINK_RATE_100G">NFP_NET_CFG_STS_LINK_RATE_100G</dfn>          7</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_CAP" data-ref="_M/NFP_NET_CFG_CAP">NFP_NET_CFG_CAP</dfn>                 0x0038</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_MAX_TXRINGS" data-ref="_M/NFP_NET_CFG_MAX_TXRINGS">NFP_NET_CFG_MAX_TXRINGS</dfn>         0x003c</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_MAX_RXRINGS" data-ref="_M/NFP_NET_CFG_MAX_RXRINGS">NFP_NET_CFG_MAX_RXRINGS</dfn>         0x0040</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_MAX_MTU" data-ref="_M/NFP_NET_CFG_MAX_MTU">NFP_NET_CFG_MAX_MTU</dfn>             0x0044</u></td></tr>
<tr><th id="189">189</th><td><i>/* Next two words are being used by VFs for solving THB350 issue */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_START_TXQ" data-ref="_M/NFP_NET_CFG_START_TXQ">NFP_NET_CFG_START_TXQ</dfn>           0x0048</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_START_RXQ" data-ref="_M/NFP_NET_CFG_START_RXQ">NFP_NET_CFG_START_RXQ</dfn>           0x004c</u></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><i>/*</i></td></tr>
<tr><th id="194">194</th><td><i> * NFP-3200 workaround (0x0050 - 0x0058)</i></td></tr>
<tr><th id="195">195</th><td><i> * @NFP_NET_CFG_SPARE_ADDR:  DMA address for ME code to use (e.g. YDS-155 fix)</i></td></tr>
<tr><th id="196">196</th><td><i> */</i></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_SPARE_ADDR" data-ref="_M/NFP_NET_CFG_SPARE_ADDR">NFP_NET_CFG_SPARE_ADDR</dfn>          0x0050</u></td></tr>
<tr><th id="198">198</th><td><i class="doc">/**</i></td></tr>
<tr><th id="199">199</th><td><i class="doc"> * NFP6000/NFP4000 - Prepend configuration</i></td></tr>
<tr><th id="200">200</th><td><i class="doc"> */</i></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RX_OFFSET" data-ref="_M/NFP_NET_CFG_RX_OFFSET">NFP_NET_CFG_RX_OFFSET</dfn>		0x0050</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RX_OFFSET_DYNAMIC" data-ref="_M/NFP_NET_CFG_RX_OFFSET_DYNAMIC">NFP_NET_CFG_RX_OFFSET_DYNAMIC</dfn>		0	/* Prepend mode */</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><i class="doc">/**</i></td></tr>
<tr><th id="205">205</th><td><i class="doc"> * Reuse spare address to contain the offset from the start of</i></td></tr>
<tr><th id="206">206</th><td><i class="doc"> * the host buffer where the first byte of the received frame</i></td></tr>
<tr><th id="207">207</th><td><i class="doc"> * will land.  Any metadata will come prior to that offset.  If the</i></td></tr>
<tr><th id="208">208</th><td><i class="doc"> * value in this field is 0, it means that that the metadata will</i></td></tr>
<tr><th id="209">209</th><td><i class="doc"> * always land starting at the first byte of the host buffer and</i></td></tr>
<tr><th id="210">210</th><td><i class="doc"> * packet data will immediately follow the metadata.  As always,</i></td></tr>
<tr><th id="211">211</th><td><i class="doc"> * the RX descriptor indicates the presence or absence of metadata</i></td></tr>
<tr><th id="212">212</th><td><i class="doc"> * along with the length thereof.</i></td></tr>
<tr><th id="213">213</th><td><i class="doc"> */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RX_OFFSET_ADDR" data-ref="_M/NFP_NET_CFG_RX_OFFSET_ADDR">NFP_NET_CFG_RX_OFFSET_ADDR</dfn>      0x0050</u></td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_VXLAN_PORT" data-ref="_M/NFP_NET_CFG_VXLAN_PORT">NFP_NET_CFG_VXLAN_PORT</dfn>          0x0060</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_VXLAN_SZ" data-ref="_M/NFP_NET_CFG_VXLAN_SZ">NFP_NET_CFG_VXLAN_SZ</dfn>            0x0008</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* Offload definitions */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_N_VXLAN_PORTS" data-ref="_M/NFP_NET_N_VXLAN_PORTS">NFP_NET_N_VXLAN_PORTS</dfn>  (NFP_NET_CFG_VXLAN_SZ / sizeof(uint16_t))</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i class="doc">/**</i></td></tr>
<tr><th id="223">223</th><td><i class="doc"> * 64B reserved for future use (0x0080 - 0x00c0)</i></td></tr>
<tr><th id="224">224</th><td><i class="doc"> */</i></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RESERVED" data-ref="_M/NFP_NET_CFG_RESERVED">NFP_NET_CFG_RESERVED</dfn>            0x0080</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RESERVED_SZ" data-ref="_M/NFP_NET_CFG_RESERVED_SZ">NFP_NET_CFG_RESERVED_SZ</dfn>         0x0040</u></td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td><i>/*</i></td></tr>
<tr><th id="229">229</th><td><i> * RSS configuration (0x0100 - 0x01ac):</i></td></tr>
<tr><th id="230">230</th><td><i> * Used only when NFP_NET_CFG_CTRL_RSS is enabled</i></td></tr>
<tr><th id="231">231</th><td><i> * @NFP_NET_CFG_RSS_CFG:     RSS configuration word</i></td></tr>
<tr><th id="232">232</th><td><i> * @NFP_NET_CFG_RSS_KEY:     RSS "secret" key</i></td></tr>
<tr><th id="233">233</th><td><i> * @NFP_NET_CFG_RSS_ITBL:    RSS indirection table</i></td></tr>
<tr><th id="234">234</th><td><i> */</i></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RSS_BASE" data-ref="_M/NFP_NET_CFG_RSS_BASE">NFP_NET_CFG_RSS_BASE</dfn>            0x0100</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RSS_CTRL" data-ref="_M/NFP_NET_CFG_RSS_CTRL">NFP_NET_CFG_RSS_CTRL</dfn>            NFP_NET_CFG_RSS_BASE</u></td></tr>
<tr><th id="237">237</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_MASK" data-ref="_M/NFP_NET_CFG_RSS_MASK">NFP_NET_CFG_RSS_MASK</dfn>            (0x7f)</u></td></tr>
<tr><th id="238">238</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_MASK_of" data-ref="_M/NFP_NET_CFG_RSS_MASK_of">NFP_NET_CFG_RSS_MASK_of</dfn>(_x)     ((_x) &amp; 0x7f)</u></td></tr>
<tr><th id="239">239</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_IPV4" data-ref="_M/NFP_NET_CFG_RSS_IPV4">NFP_NET_CFG_RSS_IPV4</dfn>            (1 &lt;&lt;  8) /* RSS for IPv4 */</u></td></tr>
<tr><th id="240">240</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_IPV6" data-ref="_M/NFP_NET_CFG_RSS_IPV6">NFP_NET_CFG_RSS_IPV6</dfn>            (1 &lt;&lt;  9) /* RSS for IPv6 */</u></td></tr>
<tr><th id="241">241</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_IPV4_TCP" data-ref="_M/NFP_NET_CFG_RSS_IPV4_TCP">NFP_NET_CFG_RSS_IPV4_TCP</dfn>        (1 &lt;&lt; 10) /* RSS for IPv4/TCP */</u></td></tr>
<tr><th id="242">242</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_IPV4_UDP" data-ref="_M/NFP_NET_CFG_RSS_IPV4_UDP">NFP_NET_CFG_RSS_IPV4_UDP</dfn>        (1 &lt;&lt; 11) /* RSS for IPv4/UDP */</u></td></tr>
<tr><th id="243">243</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_IPV6_TCP" data-ref="_M/NFP_NET_CFG_RSS_IPV6_TCP">NFP_NET_CFG_RSS_IPV6_TCP</dfn>        (1 &lt;&lt; 12) /* RSS for IPv6/TCP */</u></td></tr>
<tr><th id="244">244</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_IPV6_UDP" data-ref="_M/NFP_NET_CFG_RSS_IPV6_UDP">NFP_NET_CFG_RSS_IPV6_UDP</dfn>        (1 &lt;&lt; 13) /* RSS for IPv6/UDP */</u></td></tr>
<tr><th id="245">245</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_RSS_TOEPLITZ" data-ref="_M/NFP_NET_CFG_RSS_TOEPLITZ">NFP_NET_CFG_RSS_TOEPLITZ</dfn>        (1 &lt;&lt; 24) /* Use Toeplitz hash */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RSS_KEY" data-ref="_M/NFP_NET_CFG_RSS_KEY">NFP_NET_CFG_RSS_KEY</dfn>             (NFP_NET_CFG_RSS_BASE + 0x4)</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RSS_KEY_SZ" data-ref="_M/NFP_NET_CFG_RSS_KEY_SZ">NFP_NET_CFG_RSS_KEY_SZ</dfn>          0x28</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RSS_ITBL" data-ref="_M/NFP_NET_CFG_RSS_ITBL">NFP_NET_CFG_RSS_ITBL</dfn>            (NFP_NET_CFG_RSS_BASE + 0x4 + \</u></td></tr>
<tr><th id="249">249</th><td><u>					 NFP_NET_CFG_RSS_KEY_SZ)</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RSS_ITBL_SZ" data-ref="_M/NFP_NET_CFG_RSS_ITBL_SZ">NFP_NET_CFG_RSS_ITBL_SZ</dfn>         0x80</u></td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td><i>/*</i></td></tr>
<tr><th id="253">253</th><td><i> * TX ring configuration (0x200 - 0x800)</i></td></tr>
<tr><th id="254">254</th><td><i> * @NFP_NET_CFG_TXR_BASE:    Base offset for TX ring configuration</i></td></tr>
<tr><th id="255">255</th><td><i> * @NFP_NET_CFG_TXR_ADDR:    Per TX ring DMA address (8B entries)</i></td></tr>
<tr><th id="256">256</th><td><i> * @NFP_NET_CFG_TXR_WB_ADDR: Per TX ring write back DMA address (8B entries)</i></td></tr>
<tr><th id="257">257</th><td><i> * @NFP_NET_CFG_TXR_SZ:      Per TX ring ring size (1B entries)</i></td></tr>
<tr><th id="258">258</th><td><i> * @NFP_NET_CFG_TXR_VEC:     Per TX ring MSI-X table entry (1B entries)</i></td></tr>
<tr><th id="259">259</th><td><i> * @NFP_NET_CFG_TXR_PRIO:    Per TX ring priority (1B entries)</i></td></tr>
<tr><th id="260">260</th><td><i> * @NFP_NET_CFG_TXR_IRQ_MOD: Per TX ring interrupt moderation (4B entries)</i></td></tr>
<tr><th id="261">261</th><td><i> */</i></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_BASE" data-ref="_M/NFP_NET_CFG_TXR_BASE">NFP_NET_CFG_TXR_BASE</dfn>            0x0200</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_ADDR" data-ref="_M/NFP_NET_CFG_TXR_ADDR">NFP_NET_CFG_TXR_ADDR</dfn>(_x)        (NFP_NET_CFG_TXR_BASE + ((_x) * 0x8))</u></td></tr>
<tr><th id="264">264</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_WB_ADDR" data-ref="_M/NFP_NET_CFG_TXR_WB_ADDR">NFP_NET_CFG_TXR_WB_ADDR</dfn>(_x)     (NFP_NET_CFG_TXR_BASE + 0x200 + \</u></td></tr>
<tr><th id="265">265</th><td><u>					 ((_x) * 0x8))</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_SZ" data-ref="_M/NFP_NET_CFG_TXR_SZ">NFP_NET_CFG_TXR_SZ</dfn>(_x)          (NFP_NET_CFG_TXR_BASE + 0x400 + (_x))</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_VEC" data-ref="_M/NFP_NET_CFG_TXR_VEC">NFP_NET_CFG_TXR_VEC</dfn>(_x)         (NFP_NET_CFG_TXR_BASE + 0x440 + (_x))</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_PRIO" data-ref="_M/NFP_NET_CFG_TXR_PRIO">NFP_NET_CFG_TXR_PRIO</dfn>(_x)        (NFP_NET_CFG_TXR_BASE + 0x480 + (_x))</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_IRQ_MOD" data-ref="_M/NFP_NET_CFG_TXR_IRQ_MOD">NFP_NET_CFG_TXR_IRQ_MOD</dfn>(_x)     (NFP_NET_CFG_TXR_BASE + 0x500 + \</u></td></tr>
<tr><th id="270">270</th><td><u>					 ((_x) * 0x4))</u></td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td><i>/*</i></td></tr>
<tr><th id="273">273</th><td><i> * RX ring configuration (0x0800 - 0x0c00)</i></td></tr>
<tr><th id="274">274</th><td><i> * @NFP_NET_CFG_RXR_BASE:    Base offset for RX ring configuration</i></td></tr>
<tr><th id="275">275</th><td><i> * @NFP_NET_CFG_RXR_ADDR:    Per TX ring DMA address (8B entries)</i></td></tr>
<tr><th id="276">276</th><td><i> * @NFP_NET_CFG_RXR_SZ:      Per TX ring ring size (1B entries)</i></td></tr>
<tr><th id="277">277</th><td><i> * @NFP_NET_CFG_RXR_VEC:     Per TX ring MSI-X table entry (1B entries)</i></td></tr>
<tr><th id="278">278</th><td><i> * @NFP_NET_CFG_RXR_PRIO:    Per TX ring priority (1B entries)</i></td></tr>
<tr><th id="279">279</th><td><i> * @NFP_NET_CFG_RXR_IRQ_MOD: Per TX ring interrupt moderation (4B entries)</i></td></tr>
<tr><th id="280">280</th><td><i> */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_BASE" data-ref="_M/NFP_NET_CFG_RXR_BASE">NFP_NET_CFG_RXR_BASE</dfn>            0x0800</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_ADDR" data-ref="_M/NFP_NET_CFG_RXR_ADDR">NFP_NET_CFG_RXR_ADDR</dfn>(_x)        (NFP_NET_CFG_RXR_BASE + ((_x) * 0x8))</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_SZ" data-ref="_M/NFP_NET_CFG_RXR_SZ">NFP_NET_CFG_RXR_SZ</dfn>(_x)          (NFP_NET_CFG_RXR_BASE + 0x200 + (_x))</u></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_VEC" data-ref="_M/NFP_NET_CFG_RXR_VEC">NFP_NET_CFG_RXR_VEC</dfn>(_x)         (NFP_NET_CFG_RXR_BASE + 0x240 + (_x))</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_PRIO" data-ref="_M/NFP_NET_CFG_RXR_PRIO">NFP_NET_CFG_RXR_PRIO</dfn>(_x)        (NFP_NET_CFG_RXR_BASE + 0x280 + (_x))</u></td></tr>
<tr><th id="286">286</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_IRQ_MOD" data-ref="_M/NFP_NET_CFG_RXR_IRQ_MOD">NFP_NET_CFG_RXR_IRQ_MOD</dfn>(_x)     (NFP_NET_CFG_RXR_BASE + 0x300 + \</u></td></tr>
<tr><th id="287">287</th><td><u>					 ((_x) * 0x4))</u></td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td><i>/*</i></td></tr>
<tr><th id="290">290</th><td><i> * Interrupt Control/Cause registers (0x0c00 - 0x0d00)</i></td></tr>
<tr><th id="291">291</th><td><i> * These registers are only used when MSI-X auto-masking is not</i></td></tr>
<tr><th id="292">292</th><td><i> * enabled (@NFP_NET_CFG_CTRL_MSIXAUTO not set).  The array is index</i></td></tr>
<tr><th id="293">293</th><td><i> * by MSI-X entry and are 1B in size.  If an entry is zero, the</i></td></tr>
<tr><th id="294">294</th><td><i> * corresponding entry is enabled.  If the FW generates an interrupt,</i></td></tr>
<tr><th id="295">295</th><td><i> * it writes a cause into the corresponding field.  This also masks</i></td></tr>
<tr><th id="296">296</th><td><i> * the MSI-X entry and the host driver must clear the register to</i></td></tr>
<tr><th id="297">297</th><td><i> * re-enable the interrupt.</i></td></tr>
<tr><th id="298">298</th><td><i> */</i></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_ICR_BASE" data-ref="_M/NFP_NET_CFG_ICR_BASE">NFP_NET_CFG_ICR_BASE</dfn>            0x0c00</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_ICR" data-ref="_M/NFP_NET_CFG_ICR">NFP_NET_CFG_ICR</dfn>(_x)             (NFP_NET_CFG_ICR_BASE + (_x))</u></td></tr>
<tr><th id="301">301</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_ICR_UNMASKED" data-ref="_M/NFP_NET_CFG_ICR_UNMASKED">NFP_NET_CFG_ICR_UNMASKED</dfn>      0x0</u></td></tr>
<tr><th id="302">302</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_ICR_RXTX" data-ref="_M/NFP_NET_CFG_ICR_RXTX">NFP_NET_CFG_ICR_RXTX</dfn>          0x1</u></td></tr>
<tr><th id="303">303</th><td><u>#define   <dfn class="macro" id="_M/NFP_NET_CFG_ICR_LSC" data-ref="_M/NFP_NET_CFG_ICR_LSC">NFP_NET_CFG_ICR_LSC</dfn>           0x2</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><i>/*</i></td></tr>
<tr><th id="306">306</th><td><i> * General device stats (0x0d00 - 0x0d90)</i></td></tr>
<tr><th id="307">307</th><td><i> * all counters are 64bit.</i></td></tr>
<tr><th id="308">308</th><td><i> */</i></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_BASE" data-ref="_M/NFP_NET_CFG_STATS_BASE">NFP_NET_CFG_STATS_BASE</dfn>          0x0d00</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_DISCARDS" data-ref="_M/NFP_NET_CFG_STATS_RX_DISCARDS">NFP_NET_CFG_STATS_RX_DISCARDS</dfn>   (NFP_NET_CFG_STATS_BASE + 0x00)</u></td></tr>
<tr><th id="311">311</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_ERRORS" data-ref="_M/NFP_NET_CFG_STATS_RX_ERRORS">NFP_NET_CFG_STATS_RX_ERRORS</dfn>     (NFP_NET_CFG_STATS_BASE + 0x08)</u></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_RX_OCTETS">NFP_NET_CFG_STATS_RX_OCTETS</dfn>     (NFP_NET_CFG_STATS_BASE + 0x10)</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_UC_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_RX_UC_OCTETS">NFP_NET_CFG_STATS_RX_UC_OCTETS</dfn>  (NFP_NET_CFG_STATS_BASE + 0x18)</u></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_MC_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_RX_MC_OCTETS">NFP_NET_CFG_STATS_RX_MC_OCTETS</dfn>  (NFP_NET_CFG_STATS_BASE + 0x20)</u></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_BC_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_RX_BC_OCTETS">NFP_NET_CFG_STATS_RX_BC_OCTETS</dfn>  (NFP_NET_CFG_STATS_BASE + 0x28)</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_FRAMES" data-ref="_M/NFP_NET_CFG_STATS_RX_FRAMES">NFP_NET_CFG_STATS_RX_FRAMES</dfn>     (NFP_NET_CFG_STATS_BASE + 0x30)</u></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_MC_FRAMES" data-ref="_M/NFP_NET_CFG_STATS_RX_MC_FRAMES">NFP_NET_CFG_STATS_RX_MC_FRAMES</dfn>  (NFP_NET_CFG_STATS_BASE + 0x38)</u></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_RX_BC_FRAMES" data-ref="_M/NFP_NET_CFG_STATS_RX_BC_FRAMES">NFP_NET_CFG_STATS_RX_BC_FRAMES</dfn>  (NFP_NET_CFG_STATS_BASE + 0x40)</u></td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_DISCARDS" data-ref="_M/NFP_NET_CFG_STATS_TX_DISCARDS">NFP_NET_CFG_STATS_TX_DISCARDS</dfn>   (NFP_NET_CFG_STATS_BASE + 0x48)</u></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_ERRORS" data-ref="_M/NFP_NET_CFG_STATS_TX_ERRORS">NFP_NET_CFG_STATS_TX_ERRORS</dfn>     (NFP_NET_CFG_STATS_BASE + 0x50)</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_TX_OCTETS">NFP_NET_CFG_STATS_TX_OCTETS</dfn>     (NFP_NET_CFG_STATS_BASE + 0x58)</u></td></tr>
<tr><th id="323">323</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_UC_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_TX_UC_OCTETS">NFP_NET_CFG_STATS_TX_UC_OCTETS</dfn>  (NFP_NET_CFG_STATS_BASE + 0x60)</u></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_MC_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_TX_MC_OCTETS">NFP_NET_CFG_STATS_TX_MC_OCTETS</dfn>  (NFP_NET_CFG_STATS_BASE + 0x68)</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_BC_OCTETS" data-ref="_M/NFP_NET_CFG_STATS_TX_BC_OCTETS">NFP_NET_CFG_STATS_TX_BC_OCTETS</dfn>  (NFP_NET_CFG_STATS_BASE + 0x70)</u></td></tr>
<tr><th id="326">326</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_FRAMES" data-ref="_M/NFP_NET_CFG_STATS_TX_FRAMES">NFP_NET_CFG_STATS_TX_FRAMES</dfn>     (NFP_NET_CFG_STATS_BASE + 0x78)</u></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_MC_FRAMES" data-ref="_M/NFP_NET_CFG_STATS_TX_MC_FRAMES">NFP_NET_CFG_STATS_TX_MC_FRAMES</dfn>  (NFP_NET_CFG_STATS_BASE + 0x80)</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_STATS_TX_BC_FRAMES" data-ref="_M/NFP_NET_CFG_STATS_TX_BC_FRAMES">NFP_NET_CFG_STATS_TX_BC_FRAMES</dfn>  (NFP_NET_CFG_STATS_BASE + 0x88)</u></td></tr>
<tr><th id="329">329</th><td></td></tr>
<tr><th id="330">330</th><td><i>/*</i></td></tr>
<tr><th id="331">331</th><td><i> * Per ring stats (0x1000 - 0x1800)</i></td></tr>
<tr><th id="332">332</th><td><i> * options, 64bit per entry</i></td></tr>
<tr><th id="333">333</th><td><i> * @NFP_NET_CFG_TXR_STATS:   TX ring statistics (Packet and Byte count)</i></td></tr>
<tr><th id="334">334</th><td><i> * @NFP_NET_CFG_RXR_STATS:   RX ring statistics (Packet and Byte count)</i></td></tr>
<tr><th id="335">335</th><td><i> */</i></td></tr>
<tr><th id="336">336</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_STATS_BASE" data-ref="_M/NFP_NET_CFG_TXR_STATS_BASE">NFP_NET_CFG_TXR_STATS_BASE</dfn>      0x1000</u></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_TXR_STATS" data-ref="_M/NFP_NET_CFG_TXR_STATS">NFP_NET_CFG_TXR_STATS</dfn>(_x)       (NFP_NET_CFG_TXR_STATS_BASE + \</u></td></tr>
<tr><th id="338">338</th><td><u>					 ((_x) * 0x10))</u></td></tr>
<tr><th id="339">339</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_STATS_BASE" data-ref="_M/NFP_NET_CFG_RXR_STATS_BASE">NFP_NET_CFG_RXR_STATS_BASE</dfn>      0x1400</u></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/NFP_NET_CFG_RXR_STATS" data-ref="_M/NFP_NET_CFG_RXR_STATS">NFP_NET_CFG_RXR_STATS</dfn>(_x)       (NFP_NET_CFG_RXR_STATS_BASE + \</u></td></tr>
<tr><th id="341">341</th><td><u>					 ((_x) * 0x10))</u></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td><i>/* PF multiport offset */</i></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/NFP_PF_CSR_SLICE_SIZE" data-ref="_M/NFP_PF_CSR_SLICE_SIZE">NFP_PF_CSR_SLICE_SIZE</dfn>	(32 * 1024)</u></td></tr>
<tr><th id="345">345</th><td></td></tr>
<tr><th id="346">346</th><td><u>#<span data-ppcond="37">endif</span> /* _NFP_NET_CTRL_H_ */</u></td></tr>
<tr><th id="347">347</th><td><i>/*</i></td></tr>
<tr><th id="348">348</th><td><i> * Local variables:</i></td></tr>
<tr><th id="349">349</th><td><i> * c-file-style: "Linux"</i></td></tr>
<tr><th id="350">350</th><td><i> * indent-tabs-mode: t</i></td></tr>
<tr><th id="351">351</th><td><i> * End:</i></td></tr>
<tr><th id="352">352</th><td><i> */</i></td></tr>
<tr><th id="353">353</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='nfp_net.c.html'>master/drivers/net/nfp/nfp_net.c</a><br/>Generated on <em>2018-Oct-01</em> from project master revision <em>master</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
