
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.696114                       # Number of seconds simulated
sim_ticks                                696114456000                       # Number of ticks simulated
final_tick                               3029888099500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1563733                       # Simulator instruction rate (inst/s)
host_op_rate                                  1563733                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              523883551                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707844                       # Number of bytes of host memory used
host_seconds                                  1328.76                       # Real time elapsed on the host
sim_insts                                  2077822972                       # Number of instructions simulated
sim_ops                                    2077822972                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         217088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       21424768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         163648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data       21366400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         255232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       21989312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         158400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data       20876160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           86451008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       217088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       163648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       255232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       158400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        794368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     41094016                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        41094016                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            3392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          334762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            2557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data          333850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            3988                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          343583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            2475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data          326190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1350797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        642094                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             642094                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            311857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          30777651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            235088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          30693803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst            366652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          31588644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            227549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data          29989551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             124190795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       311857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       235088                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst       366652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       227549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1141146                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        59033418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             59033418                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        59033418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           311857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         30777651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           235088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         30693803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst           366652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         31588644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           227549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data         29989551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            183224214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1350797                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     642094                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1350797                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   642094                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               86309504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  141504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                41092032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                86451008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             41094016                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2211                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2616                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             71857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             82508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             79687                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             75878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            103725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             87859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             83905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             79630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            81282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            83333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            81909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            85669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            87767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            84293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             38481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             38246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             33890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             48268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             44247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             40449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            39816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            39161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            39786                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            39753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            39822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38193                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  696114159500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1350797                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               642094                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  973163                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  285925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   75528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   13970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  34773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  38949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  40271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  40348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  40277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  40190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  40237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  41291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  38821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  38744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  38695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       855308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.953911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   108.927709                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   163.599474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       468756     54.81%     54.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       253019     29.58%     84.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        69462      8.12%     92.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        25611      2.99%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11974      1.40%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7036      0.82%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4883      0.57%     98.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3721      0.44%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10846      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       855308                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        38617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      34.921511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.211414                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         38092     98.64%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          502      1.30%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           21      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         38617                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        38617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.626434                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.596317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027347                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            27174     70.37%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1003      2.60%     72.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8755     22.67%     95.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1206      3.12%     98.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              366      0.95%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               87      0.23%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               22      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         38617                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  21941691502                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             47227679002                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 6742930000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16270.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35020.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       123.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    124.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   848730                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  286610                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                44.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     349298.66                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.03                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3240435240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1768094625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              5310224400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2101755600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          45466789680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         257444217540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         191840360250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           507171877335                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            728.575504                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 317461665500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   23244780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  355407937000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3225693240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1760050875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              5208738600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2058812640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          45466789680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         259336984905                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         190180038000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           507237107940                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            728.669211                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 314680078500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   23244780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  358189524000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                   116069590                       # DTB read hits
system.cpu0.dtb.read_misses                      9435                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses               115694391                       # DTB read accesses
system.cpu0.dtb.write_hits                   20914089                       # DTB write hits
system.cpu0.dtb.write_misses                     2277                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses               20512529                       # DTB write accesses
system.cpu0.dtb.data_hits                   136983679                       # DTB hits
system.cpu0.dtb.data_misses                     11712                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses               136206920                       # DTB accesses
system.cpu0.itb.fetch_hits                  521998815                       # ITB hits
system.cpu0.itb.fetch_misses                       15                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses              521998830                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                      6059765691                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  523728061                       # Number of instructions committed
system.cpu0.committedOps                    523728061                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            379674647                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses             171275936                       # Number of float alu accesses
system.cpu0.num_func_calls                    3348955                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     47005335                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   379674647                       # number of integer instructions
system.cpu0.num_fp_insts                    171275936                       # number of float instructions
system.cpu0.num_int_register_reads          727140481                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         254924080                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads           204346629                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes          157535899                       # number of times the floating registers were written
system.cpu0.num_mem_refs                    137232959                       # number of memory refs
system.cpu0.num_load_insts                  116315805                       # Number of load instructions
system.cpu0.num_store_insts                  20917154                       # Number of store instructions
system.cpu0.num_idle_cycles              3423417.959653                       # Number of idle cycles
system.cpu0.num_busy_cycles              6056342273.040346                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999435                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000565                       # Percentage of idle cycles
system.cpu0.Branches                         52617249                       # Number of branches fetched
system.cpu0.op_class::No_OpClass             37423605      7.15%      7.15% # Class of executed instruction
system.cpu0.op_class::IntAlu                243553948     46.50%     53.65% # Class of executed instruction
system.cpu0.op_class::IntMult                  523945      0.10%     53.75% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     53.75% # Class of executed instruction
system.cpu0.op_class::FloatAdd               61300279     11.70%     65.45% # Class of executed instruction
system.cpu0.op_class::FloatCmp                8964760      1.71%     67.16% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     67.16% # Class of executed instruction
system.cpu0.op_class::FloatMult              31370145      5.99%     73.15% # Class of executed instruction
system.cpu0.op_class::FloatDiv                2001485      0.38%     73.54% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                467240      0.09%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.63% # Class of executed instruction
system.cpu0.op_class::MemRead               116795421     22.30%     95.93% # Class of executed instruction
system.cpu0.op_class::MemWrite               20918774      3.99%     99.92% # Class of executed instruction
system.cpu0.op_class::IprAccess                420171      0.08%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 523739773                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      10                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    262288                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3457     24.55%     24.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    713      5.06%     29.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     16      0.11%     29.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   9895     70.27%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               14081                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3457     45.29%     45.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     713      9.34%     54.63% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      16      0.21%     54.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3447     45.16%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7633                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            692544630500     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              431077500      0.06%     99.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               22494500      0.00%     99.55% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3110722500      0.45%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        696108925000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.348358                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.542078                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     1                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    6      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   18      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::tbi                       6      0.00%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpipl                12401      4.96%      4.98% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1429      0.57%      5.55% # number of callpals executed
system.cpu0.kern.callpal::rti                     952      0.38%      5.93% # number of callpals executed
system.cpu0.kern.callpal::callsys                  41      0.02%      5.95% # number of callpals executed
system.cpu0.kern.callpal::rdunique             234980     94.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                249833                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              968                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                935                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                935                      
system.cpu0.kern.mode_good::user                  935                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.965909                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.982659                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       78671517000     10.24%     10.24% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        689385661500     89.76%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      18                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           722366                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          508.152377                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          136456487                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           722366                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           188.902145                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2334446020500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   508.152377                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.992485                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992485                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          108                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        275194832                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       275194832                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data    115188192                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      115188192                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     20322535                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      20322535                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data       466145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       466145                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data       466852                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       466852                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    135510727                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       135510727                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    135510727                       # number of overall hits
system.cpu0.dcache.overall_hits::total      135510727                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data       643014                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       643014                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       116736                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       116736                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data         8847                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8847                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data         6959                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6959                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       759750                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        759750                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       759750                       # number of overall misses
system.cpu0.dcache.overall_misses::total       759750                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  27766735000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  27766735000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   6700849000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   6700849000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data    244486000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    244486000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data     38894500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     38894500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        75500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        75500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  34467584000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  34467584000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  34467584000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  34467584000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data    115831206                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    115831206                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     20439271                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     20439271                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data       474992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       474992                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data       473811                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       473811                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    136270477                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    136270477                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    136270477                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    136270477                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.005551                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.005551                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.005711                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005711                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.018626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.018626                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.014687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.014687                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.005575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.005575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005575                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 43182.162441                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43182.162441                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 57401.735540                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 57401.735540                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 27634.904487                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27634.904487                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  5589.093261                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5589.093261                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 45367.007568                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 45367.007568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 45367.007568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 45367.007568                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       275382                       # number of writebacks
system.cpu0.dcache.writebacks::total           275382                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       643014                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       643014                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       116736                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       116736                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data         8847                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         8847                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data         6959                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6959                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       759750                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       759750                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       759750                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       759750                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data          172                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          172                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data          793                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          793                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data          965                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          965                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  27123721000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  27123721000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   6584113000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6584113000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data    235639000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    235639000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data     31943500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     31943500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        67500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  33707834000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  33707834000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  33707834000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  33707834000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data     39128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     39128000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data    180011500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    180011500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    219139500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    219139500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.005551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.005551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.005711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.005711                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.018626                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018626                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.014687                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.014687                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.005575                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005575                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.005575                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005575                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 42182.162441                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42182.162441                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 56401.735540                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56401.735540                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 26634.904487                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26634.904487                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  4590.242851                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4590.242851                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 44367.007568                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 44367.007568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 44367.007568                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 44367.007568                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 227488.372093                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227488.372093                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 227000.630517                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227000.630517                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 227087.564767                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 227087.564767                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            18786                       # number of replacements
system.cpu0.icache.tags.tagsinuse          482.826887                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          497165011                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18786                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         26464.655116                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   482.826887                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.943021                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.943021                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1047498831                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1047498831                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst    523720488                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      523720488                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    523720488                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       523720488                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    523720488                       # number of overall hits
system.cpu0.icache.overall_hits::total      523720488                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        19285                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        19285                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        19285                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         19285                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        19285                       # number of overall misses
system.cpu0.icache.overall_misses::total        19285                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    585748500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    585748500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    585748500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    585748500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    585748500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    585748500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    523739773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    523739773                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    523739773                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    523739773                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    523739773                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    523739773                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 30373.269380                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30373.269380                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 30373.269380                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30373.269380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 30373.269380                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30373.269380                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        19285                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        19285                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        19285                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        19285                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        19285                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        19285                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    566463500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    566463500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    566463500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    566463500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    566463500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    566463500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 29373.269380                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 29373.269380                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 29373.269380                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 29373.269380                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 29373.269380                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 29373.269380                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                   113384746                       # DTB read hits
system.cpu1.dtb.read_misses                      9130                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses               113098691                       # DTB read accesses
system.cpu1.dtb.write_hits                   20444236                       # DTB write hits
system.cpu1.dtb.write_misses                     2299                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses               20091832                       # DTB write accesses
system.cpu1.dtb.data_hits                   133828982                       # DTB hits
system.cpu1.dtb.data_misses                     11429                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses               133190523                       # DTB accesses
system.cpu1.itb.fetch_hits                  513401289                       # ITB hits
system.cpu1.itb.fetch_misses                       18                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses              513401307                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                      6059766089                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  514796980                       # Number of instructions committed
system.cpu1.committedOps                    514796980                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            374235425                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses             166411946                       # Number of float alu accesses
system.cpu1.num_func_calls                    3182429                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     46438294                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   374235425                       # number of integer instructions
system.cpu1.num_fp_insts                    166411946                       # number of float instructions
system.cpu1.num_int_register_reads          713931006                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         252211216                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads           198709989                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes          152976816                       # number of times the floating registers were written
system.cpu1.num_mem_refs                    134055915                       # number of memory refs
system.cpu1.num_load_insts                  113608562                       # Number of load instructions
system.cpu1.num_store_insts                  20447353                       # Number of store instructions
system.cpu1.num_idle_cycles              119879945.294756                       # Number of idle cycles
system.cpu1.num_busy_cycles              5939886143.705244                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.980217                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.019783                       # Percentage of idle cycles
system.cpu1.Branches                         51755874                       # Number of branches fetched
system.cpu1.op_class::No_OpClass             37022917      7.19%      7.19% # Class of executed instruction
system.cpu1.op_class::IntAlu                241215616     46.86%     54.05% # Class of executed instruction
system.cpu1.op_class::IntMult                  522145      0.10%     54.15% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     54.15% # Class of executed instruction
system.cpu1.op_class::FloatAdd               59512214     11.56%     65.71% # Class of executed instruction
system.cpu1.op_class::FloatCmp                8693920      1.69%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     67.40% # Class of executed instruction
system.cpu1.op_class::FloatMult              30515580      5.93%     73.32% # Class of executed instruction
system.cpu1.op_class::FloatDiv                1984530      0.39%     73.71% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                463020      0.09%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     73.80% # Class of executed instruction
system.cpu1.op_class::MemRead               114041360     22.15%     95.95% # Class of executed instruction
system.cpu1.op_class::MemWrite               20447577      3.97%     99.92% # Class of executed instruction
system.cpu1.op_class::IprAccess                389530      0.08%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 514808409                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    238601                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    3404     27.10%     27.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    713      5.68%     32.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     24      0.19%     32.97% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   8419     67.03%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               12560                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     3404     45.18%     45.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     713      9.46%     54.65% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      24      0.32%     54.96% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    3393     45.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 7534                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            694187019500     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              414373500      0.06%     99.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               28343500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2244591000      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        696874327500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.403017                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.599841                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   13      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   24      0.01%      0.02% # number of callpals executed
system.cpu1.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpipl                10860      4.80%      4.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1427      0.63%      5.44% # number of callpals executed
system.cpu1.kern.callpal::rti                     967      0.43%      5.87% # number of callpals executed
system.cpu1.kern.callpal::callsys                  53      0.02%      5.89% # number of callpals executed
system.cpu1.kern.callpal::rdunique             213076     94.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                226421                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              949                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                930                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 42                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                941                      
system.cpu1.kern.mode_good::user                  930                      
system.cpu1.kern.mode_good::idle                   11                      
system.cpu1.kern.mode_switch_good::kernel     0.991570                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.261905                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.979698                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        5233919500      0.68%      0.68% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        676972058000     88.09%     88.77% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         86289565000     11.23%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      24                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           614838                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.858931                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133381805                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           614838                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           216.938128                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2334128625500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   502.858931                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.982146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982146                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        268737960                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       268737960                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data    112624210                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      112624210                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     19902863                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      19902863                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       425010                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       425010                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       426787                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       426787                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data    132527073                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       132527073                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data    132527073                       # number of overall hits
system.cpu1.dcache.overall_hits::total      132527073                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       545341                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       545341                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       110690                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       110690                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data         4871                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         4871                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data         2966                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2966                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       656031                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        656031                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       656031                       # number of overall misses
system.cpu1.dcache.overall_misses::total       656031                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  26811022000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  26811022000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   6575053500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   6575053500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data    127412000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    127412000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data     14394000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     14394000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        58500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        58500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  33386075500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33386075500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  33386075500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33386075500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data    113169551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    113169551                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     20013553                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     20013553                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       429881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       429881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       429753                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       429753                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data    133183104                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    133183104                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data    133183104                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    133183104                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.004819                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.004819                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.005531                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005531                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.011331                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011331                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.006902                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.006902                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.004926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.004926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004926                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 49163.774592                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49163.774592                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 59400.609811                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59400.609811                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 26157.257237                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26157.257237                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  4853.000674                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4853.000674                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 50891.002864                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50891.002864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 50891.002864                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50891.002864                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       235672                       # number of writebacks
system.cpu1.dcache.writebacks::total           235672                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       545341                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       545341                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       110690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       110690                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data         4871                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         4871                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data         2966                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2966                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       656031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       656031                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       656031                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       656031                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data          746                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          746                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data          746                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          746                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  26265681000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26265681000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   6464363500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6464363500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    122541000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    122541000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data     11435000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11435000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        51500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  32730044500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32730044500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  32730044500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32730044500                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data    169389500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    169389500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data    169389500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    169389500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.005531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005531                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.011331                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.011331                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.006902                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.006902                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.004926                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004926                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.004926                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004926                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 48163.774592                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 48163.774592                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 58400.609811                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 58400.609811                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 25157.257237                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25157.257237                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  3855.360755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3855.360755                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 49891.002864                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 49891.002864                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 49891.002864                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 49891.002864                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 227063.672922                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227063.672922                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 227063.672922                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 227063.672922                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            15479                       # number of replacements
system.cpu1.icache.tags.tagsinuse          471.891456                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          488977350                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15479                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         31589.724788                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   471.891456                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.921663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.921663                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           79                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1029632792                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1029632792                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst    514792435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      514792435                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    514792435                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       514792435                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    514792435                       # number of overall hits
system.cpu1.icache.overall_hits::total      514792435                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst        15974                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15974                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst        15974                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15974                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst        15974                       # number of overall misses
system.cpu1.icache.overall_misses::total        15974                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    473890000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    473890000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    473890000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    473890000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    473890000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    473890000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst    514808409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    514808409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    514808409                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    514808409                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    514808409                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    514808409                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 29666.332791                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 29666.332791                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 29666.332791                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 29666.332791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 29666.332791                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 29666.332791                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst        15974                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15974                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst        15974                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15974                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst        15974                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15974                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    457916000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    457916000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    457916000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    457916000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    457916000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    457916000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 28666.332791                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28666.332791                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 28666.332791                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28666.332791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 28666.332791                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28666.332791                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                   115997337                       # DTB read hits
system.cpu2.dtb.read_misses                      9445                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses               115694089                       # DTB read accesses
system.cpu2.dtb.write_hits                   20981151                       # DTB write hits
system.cpu2.dtb.write_misses                     2267                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses               20614655                       # DTB write accesses
system.cpu2.dtb.data_hits                   136978488                       # DTB hits
system.cpu2.dtb.data_misses                     11712                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses               136308744                       # DTB accesses
system.cpu2.itb.fetch_hits                  522307103                       # ITB hits
system.cpu2.itb.fetch_misses                       52                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses              522307155                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                      6059776199                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  523805245                       # Number of instructions committed
system.cpu2.committedOps                    523805245                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            379364141                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses             172306281                       # Number of float alu accesses
system.cpu2.num_func_calls                    3476459                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     46562069                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   379364141                       # number of integer instructions
system.cpu2.num_fp_insts                    172306281                       # number of float instructions
system.cpu2.num_int_register_reads          728027031                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         254649130                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads           205636879                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes          158467581                       # number of times the floating registers were written
system.cpu2.num_mem_refs                    137247438                       # number of memory refs
system.cpu2.num_load_insts                  116263225                       # Number of load instructions
system.cpu2.num_store_insts                  20984213                       # Number of store instructions
system.cpu2.num_idle_cycles              49697.663972                       # Number of idle cycles
system.cpu2.num_busy_cycles              6059726501.336028                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999992                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000008                       # Percentage of idle cycles
system.cpu2.Branches                         52410448                       # Number of branches fetched
system.cpu2.op_class::No_OpClass             37043342      7.07%      7.07% # Class of executed instruction
system.cpu2.op_class::IntAlu                243303077     46.45%     53.52% # Class of executed instruction
system.cpu2.op_class::IntMult                  522975      0.10%     53.62% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     53.62% # Class of executed instruction
system.cpu2.op_class::FloatAdd               61655390     11.77%     65.39% # Class of executed instruction
system.cpu2.op_class::FloatCmp                9013205      1.72%     67.11% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     67.11% # Class of executed instruction
system.cpu2.op_class::FloatMult              31576855      6.03%     73.14% # Class of executed instruction
system.cpu2.op_class::FloatDiv                2026280      0.39%     73.53% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                473405      0.09%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.62% # Class of executed instruction
system.cpu2.op_class::MemRead               116783924     22.29%     95.91% # Class of executed instruction
system.cpu2.op_class::MemWrite               20984477      4.01%     99.92% # Class of executed instruction
system.cpu2.op_class::IprAccess                434027      0.08%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 523816957                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    280516                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    3410     27.11%     27.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    713      5.67%     32.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      9      0.07%     32.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   8446     67.15%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12578                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     3410     45.24%     45.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     713      9.46%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       9      0.12%     54.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    3405     45.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 7537                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            693324993500     99.60%     99.60% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              406779500      0.06%     99.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               14855500      0.00%     99.66% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2362115500      0.34%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        696108744000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.403149                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.599221                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1     11.11%     11.11% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     44.44%     55.56% # number of syscalls executed
system.cpu2.kern.syscall::74                        4     44.44%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     9                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   29      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   15      0.01%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10902      4.07%      4.08% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1431      0.53%      4.62% # number of callpals executed
system.cpu2.kern.callpal::rti                     955      0.36%      4.97% # number of callpals executed
system.cpu2.kern.callpal::callsys                  51      0.02%      4.99% # number of callpals executed
system.cpu2.kern.callpal::rdunique             254646     95.01%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                268031                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              970                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                944                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                944                      
system.cpu2.kern.mode_good::user                  944                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.973196                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.986416                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        5729455500      0.82%      0.82% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        690379287500     99.18%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           680088                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.213562                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          136506614                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           680088                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           200.719045                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     2334170742500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   501.213562                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.978933                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978933                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          301                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        275189545                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       275189545                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data    115129774                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      115129774                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     20354070                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      20354070                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       506532                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       506532                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       510605                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       510605                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data    135483844                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       135483844                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data    135483844                       # number of overall hits
system.cpu2.dcache.overall_hits::total      135483844                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       610268                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       610268                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       112618                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       112618                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         7206                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         7206                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data         2905                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2905                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       722886                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        722886                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       722886                       # number of overall misses
system.cpu2.dcache.overall_misses::total       722886                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  28039983500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  28039983500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   6731132500                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   6731132500                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data    253438500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    253438500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data     14378500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     14378500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data        70000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        70000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  34771116000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  34771116000                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  34771116000                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  34771116000                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data    115740042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115740042                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     20466688                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     20466688                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       513738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       513738                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       513510                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       513510                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data    136206730                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    136206730                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data    136206730                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    136206730                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.005273                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.005273                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.005503                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005503                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.014027                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.014027                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.005657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.005657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.005307                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005307                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.005307                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005307                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 45946.999515                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45946.999515                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 59769.597222                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 59769.597222                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 35170.482931                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 35170.482931                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  4949.569707                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4949.569707                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 48100.414173                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48100.414173                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 48100.414173                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48100.414173                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       264406                       # number of writebacks
system.cpu2.dcache.writebacks::total           264406                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       610268                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       610268                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       112618                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       112618                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         7206                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7206                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data         2905                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2905                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       722886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       722886                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       722886                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       722886                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::cpu2.data          750                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          750                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::cpu2.data          750                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          750                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  27429715500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  27429715500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   6618514500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6618514500                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    246232500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    246232500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data     11480500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     11480500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        63000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  34048230000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  34048230000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  34048230000                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  34048230000                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data    170225500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    170225500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data    170225500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    170225500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.005273                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005273                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.005503                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.005503                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.014027                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.014027                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.005657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.005657                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.005307                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.005307                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.005307                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.005307                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 44946.999515                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44946.999515                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 58769.597222                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 58769.597222                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 34170.482931                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34170.482931                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  3951.979346                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3951.979346                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 47100.414173                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 47100.414173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 47100.414173                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 47100.414173                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 226967.333333                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226967.333333                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 226967.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 226967.333333                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            19573                       # number of replacements
system.cpu2.icache.tags.tagsinuse          508.018366                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          503439067                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            19573                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         25721.098810                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   508.018366                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.992223                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.992223                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          194                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1047653999                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1047653999                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    523796875                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      523796875                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    523796875                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       523796875                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    523796875                       # number of overall hits
system.cpu2.icache.overall_hits::total      523796875                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        20083                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        20083                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        20083                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         20083                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        20083                       # number of overall misses
system.cpu2.icache.overall_misses::total        20083                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    600913000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    600913000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    600913000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    600913000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    600913000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    600913000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst    523816958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    523816958                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    523816958                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    523816958                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    523816958                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    523816958                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 29921.475875                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 29921.475875                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 29921.475875                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 29921.475875                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 29921.475875                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 29921.475875                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        20083                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        20083                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        20083                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        20083                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        20083                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        20083                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    580830000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    580830000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    580830000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    580830000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    580830000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    580830000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 28921.475875                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 28921.475875                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 28921.475875                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 28921.475875                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 28921.475875                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 28921.475875                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                   113341583                       # DTB read hits
system.cpu3.dtb.read_misses                      8894                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses               113057287                       # DTB read accesses
system.cpu3.dtb.write_hits                   20168215                       # DTB write hits
system.cpu3.dtb.write_misses                     2219                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses               19832740                       # DTB write accesses
system.cpu3.dtb.data_hits                   133509798                       # DTB hits
system.cpu3.dtb.data_misses                     11113                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses               132890027                       # DTB accesses
system.cpu3.itb.fetch_hits                  514136678                       # ITB hits
system.cpu3.itb.fetch_misses                       19                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses              514136697                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                      6059769107                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  515492686                       # Number of instructions committed
system.cpu3.committedOps                    515492686                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            374830959                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses             166703906                       # Number of float alu accesses
system.cpu3.num_func_calls                    3052063                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     46615466                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   374830959                       # number of integer instructions
system.cpu3.num_fp_insts                    166703906                       # number of float instructions
system.cpu3.num_int_register_reads          715389267                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         252804608                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads           198984075                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes          153266081                       # number of times the floating registers were written
system.cpu3.num_mem_refs                    133717142                       # number of memory refs
system.cpu3.num_load_insts                  113545887                       # Number of load instructions
system.cpu3.num_store_insts                  20171255                       # Number of store instructions
system.cpu3.num_idle_cycles              120486226.127636                       # Number of idle cycles
system.cpu3.num_busy_cycles              5939282880.872364                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.980117                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.019883                       # Percentage of idle cycles
system.cpu3.Branches                         51706049                       # Number of branches fetched
system.cpu3.op_class::No_OpClass             37079332      7.19%      7.19% # Class of executed instruction
system.cpu3.op_class::IntAlu                242094367     46.96%     54.16% # Class of executed instruction
system.cpu3.op_class::IntMult                  523192      0.10%     54.26% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.26% # Class of executed instruction
system.cpu3.op_class::FloatAdd               59633920     11.57%     65.83% # Class of executed instruction
system.cpu3.op_class::FloatCmp                8715940      1.69%     67.52% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     67.52% # Class of executed instruction
system.cpu3.op_class::FloatMult              30547235      5.93%     73.44% # Class of executed instruction
system.cpu3.op_class::FloatDiv                1972235      0.38%     73.82% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                459710      0.09%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     73.91% # Class of executed instruction
system.cpu3.op_class::MemRead               113940060     22.10%     96.02% # Class of executed instruction
system.cpu3.op_class::MemWrite               20171460      3.91%     99.93% # Class of executed instruction
system.cpu3.op_class::IprAccess                366348      0.07%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 515503799                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      27                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    218887                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    3340     26.87%     26.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    713      5.74%     32.60% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     23      0.19%     32.79% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   8355     67.21%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               12431                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     3340     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     713      9.63%     54.72% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      23      0.31%     55.03% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    3331     44.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 7407                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            694228515500     99.62%     99.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              418462000      0.06%     99.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               24473500      0.00%     99.68% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2204419500      0.32%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        696875870500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.398683                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.595849                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   14      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   25      0.01%      0.02% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpipl                10760      5.20%      5.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1428      0.69%      5.91% # number of callpals executed
system.cpu3.kern.callpal::rti                     939      0.45%      6.36% # number of callpals executed
system.cpu3.kern.callpal::callsys                  37      0.02%      6.38% # number of callpals executed
system.cpu3.kern.callpal::rdunique             193819     93.62%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                207023                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              964                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                908                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                908                      
system.cpu3.kern.mode_good::user                  908                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.941909                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.970085                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       91135075500     11.87%     11.87% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        676964599000     88.13%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      25                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           643580                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          507.278127                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133020452                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           643580                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           206.688294                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     2334804127500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   507.278127                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.990778                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.990778                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        268086977                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       268086977                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data    112576225                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      112576225                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     19663033                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      19663033                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data       386084                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       386084                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data       385457                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       385457                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data    132239258                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       132239258                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data    132239258                       # number of overall hits
system.cpu3.dcache.overall_hits::total      132239258                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data       569579                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       569579                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       113354                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       113354                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data         5105                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         5105                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data         5459                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5459                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data       682933                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        682933                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data       682933                       # number of overall misses
system.cpu3.dcache.overall_misses::total       682933                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  26307835000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  26307835000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data   6709274500                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   6709274500                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data    118011000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    118011000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data     25603500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     25603500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        77500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        77500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  33017109500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  33017109500                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  33017109500                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  33017109500                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data    113145804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    113145804                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     19776387                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     19776387                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data       391189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       391189                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data       390916                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       390916                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data    132922191                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    132922191                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data    132922191                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    132922191                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.005034                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.005034                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.005732                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005732                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.013050                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.013050                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.013965                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.013965                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.005138                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005138                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.005138                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005138                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 46188.210942                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46188.210942                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 59188.687651                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 59188.687651                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 23116.748286                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23116.748286                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  4690.144715                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4690.144715                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 48346.044927                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48346.044927                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 48346.044927                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48346.044927                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       243123                       # number of writebacks
system.cpu3.dcache.writebacks::total           243123                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       569579                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       569579                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       113354                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       113354                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data         5105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         5105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data         5459                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5459                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       682933                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       682933                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       682933                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       682933                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::cpu3.data          746                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          746                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::cpu3.data          746                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          746                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data  25738256000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  25738256000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   6595920500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6595920500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data    112906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    112906000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data     20153500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     20153500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        68500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        68500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  32334176500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  32334176500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  32334176500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  32334176500                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data    169391500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    169391500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data    169391500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    169391500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.005034                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005034                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.005732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005732                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.013050                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.013050                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.013965                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.013965                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.005138                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.005138                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.005138                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.005138                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 45188.210942                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 45188.210942                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 58188.687651                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 58188.687651                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 22116.748286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22116.748286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  3691.793369                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3691.793369                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 47346.044927                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 47346.044927                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 47346.044927                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 47346.044927                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 227066.353887                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227066.353887                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 227066.353887                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227066.353887                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            14610                       # number of replacements
system.cpu3.icache.tags.tagsinuse          483.482729                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          496898125                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            14610                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         34010.823066                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   483.482729                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.944302                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.944302                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1031022705                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1031022705                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst    515488692                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      515488692                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst    515488692                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       515488692                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst    515488692                       # number of overall hits
system.cpu3.icache.overall_hits::total      515488692                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst        15107                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        15107                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst        15107                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         15107                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst        15107                       # number of overall misses
system.cpu3.icache.overall_misses::total        15107                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    443201000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    443201000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    443201000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    443201000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    443201000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    443201000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst    515503799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    515503799                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst    515503799                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    515503799                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst    515503799                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    515503799                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000029                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000029                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 29337.459456                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29337.459456                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 29337.459456                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29337.459456                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 29337.459456                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29337.459456                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst        15107                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15107                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst        15107                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15107                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst        15107                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15107                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    428094000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    428094000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    428094000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    428094000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    428094000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    428094000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 28337.459456                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28337.459456                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 28337.459456                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28337.459456                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 28337.459456                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28337.459456                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  172                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 172                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3035                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3035                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          460                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         6414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23808                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          230                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        24039                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    24039                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5952000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              288000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3379000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1420776                       # number of replacements
system.l2.tags.tagsinuse                  4074.389514                       # Cycle average of tags in use
system.l2.tags.total_refs                     3175198                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1420776                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.234834                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2399563438000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      332.730920                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        11.473509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       928.612005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         7.084088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       945.205590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        11.615153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       998.559034                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.122742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       831.986472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.081233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.226712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001730                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.230763                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.243789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.001739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.203122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994724                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1861                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988770                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  42672714                       # Number of tag accesses
system.l2.tags.data_accesses                 42672714                       # Number of data accesses
system.l2.Writeback_hits::writebacks          1018583                       # number of Writeback hits
system.l2.Writeback_hits::total               1018583                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data              566                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data              333                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              256                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              184                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1339                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data            267                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data            105                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data            176                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                605                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data             11788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data             10657                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             10703                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data             11358                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 44506                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst          14906                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst          12363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          15451                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst          11691                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              54411                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data        362191                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data        268163                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data        326819                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data        296899                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1254072                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                14906                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               373979                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                12363                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               278820                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                15451                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               337522                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                11691                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               308257                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1352989                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst               14906                       # number of overall hits
system.l2.overall_hits::cpu0.data              373979                       # number of overall hits
system.l2.overall_hits::cpu1.inst               12363                       # number of overall hits
system.l2.overall_hits::cpu1.data              278820                       # number of overall hits
system.l2.overall_hits::cpu2.inst               15451                       # number of overall hits
system.l2.overall_hits::cpu2.data              337522                       # number of overall hits
system.l2.overall_hits::cpu3.inst               11691                       # number of overall hits
system.l2.overall_hits::cpu3.data              308257                       # number of overall hits
system.l2.overall_hits::total                 1352989                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            427                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data            943                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data            535                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data            199                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2104                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          298                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data           63                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           76                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              507                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           71027                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           69879                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           71453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           71281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              283640                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         4379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst         3611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         4632                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst         3416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            16038                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data       269462                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data       270657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data       277578                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data       261045                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1078742                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               4379                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             340489                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst               3611                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             340536                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               4632                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             349031                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               3416                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             332326                       # number of demand (read+write) misses
system.l2.demand_misses::total                1378420                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              4379                       # number of overall misses
system.l2.overall_misses::cpu0.data            340489                       # number of overall misses
system.l2.overall_misses::cpu1.inst              3611                       # number of overall misses
system.l2.overall_misses::cpu1.data            340536                       # number of overall misses
system.l2.overall_misses::cpu2.inst              4632                       # number of overall misses
system.l2.overall_misses::cpu2.data            349031                       # number of overall misses
system.l2.overall_misses::cpu3.inst              3416                       # number of overall misses
system.l2.overall_misses::cpu3.data            332326                       # number of overall misses
system.l2.overall_misses::total               1378420                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data      1378500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data      1802000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data      1830000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data      1038000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6048500                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data       305000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       274500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data       428000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data       213500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1221000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data   6188305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data   6061069500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data   6223419000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data   6226509500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   24699303000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    379462000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst    302537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst    387169000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst    281222000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1350390500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data  22536160000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data  22720132000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data  23288527500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data  21834364500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  90379184000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    379462000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data  28724465000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst    302537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data  28781201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    387169000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data  29511946500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst    281222000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data  28060874000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     116428877500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    379462000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data  28724465000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst    302537500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data  28781201500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    387169000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data  29511946500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst    281222000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data  28060874000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    116428877500                       # number of overall miss cycles
system.l2.Writeback_accesses::writebacks      1018583                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1018583                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          993                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data         1276                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          791                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          383                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3443                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          565                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data          127                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data          168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data          252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         82815                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data         80536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         82156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data         82639                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            328146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst        19285                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst        15974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        20083                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst        15107                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          70449                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data       631653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data       538820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data       604397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data       557944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2332814                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst            19285                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           714468                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst            15974                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           619356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            20083                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           686553                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst            15107                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           640583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2731409                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst           19285                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          714468                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst           15974                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          619356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           20083                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          686553                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst           15107                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          640583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2731409                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.430010                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.739028                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.676359                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.519582                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.611095                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.527434                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.551181                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.301587                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.455935                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.857659                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.867674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.869723                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.862559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864371                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.227068                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.226055                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.230643                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.226120                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.227654                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.426598                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.502314                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.459264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.467870                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.462421                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.227068                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.476563                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.226055                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.549823                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.230643                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.508382                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.226120                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.518787                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.504655                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.227068                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.476563                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.226055                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.549823                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.230643                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.508382                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.226120                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.518787                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.504655                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  3228.337237                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data  1910.922587                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data  3420.560748                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data  5216.080402                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2874.762357                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  1023.489933                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data  3921.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data  6793.650794                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data  2809.210526                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2408.284024                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 87126.092894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 86736.637616                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 87098.078457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 87351.601409                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87079.759554                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 86654.944051                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 83782.193298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 83585.708117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 82324.941452                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84199.432598                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 83633.907564                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 83944.372398                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 83899.039189                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 83642.147906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83782.020168                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 86654.944051                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 84362.387625                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 83782.193298                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 84517.353525                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 83585.708117                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 84553.940767                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 82324.941452                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 84437.793010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84465.458641                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 86654.944051                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 84362.387625                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 83782.193298                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 84517.353525                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 83585.708117                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 84553.940767                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 82324.941452                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 84437.793010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84465.458641                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               642094                       # number of writebacks
system.l2.writebacks::total                    642094                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst          987                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst         1054                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst          644                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst          941                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3626                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data         5727                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data         6684                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data         5445                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data         6136                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23992                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst             987                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data            5727                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst            1054                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data            6684                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst             644                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data            5445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst             941                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data            6136                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               27618                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst            987                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data           5727                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst           1054                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data           6684                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst            644                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data           5445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst            941                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data           6136                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              27618                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks       151579                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        151579                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          427                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data          943                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data          535                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data          199                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2104                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data          298                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data           63                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           76                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          507                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data        71027                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data        69879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data        71453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data        71281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         283640                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         3392                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst         2557                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         3988                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst         2475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12412                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data       263735                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data       263973                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data       272133                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data       254909                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1054750                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          3392                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data        334762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst          2557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data        333852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          3988                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data        343586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst          2475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data        326190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1350802                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         3392                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data       334762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst         2557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data       333852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         3988                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data       343586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst         2475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data       326190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1350802                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu0.data          172                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          172                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu0.data          793                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu1.data          746                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu2.data          750                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu3.data          746                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3035                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu0.data          965                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu1.data          746                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu2.data          750                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu3.data          746                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3207                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      8793498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data     19375498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data     11000498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data      4116498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     43285992                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      6136500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data      1442000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data      1298500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data      1559000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     10436000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data   5478035000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data   5362279500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data   5508889000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data   5513699500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21862903000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    269458000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst    195571500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst    298413000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst    183704000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    947146500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data  19553077500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data  19669330500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data  20240441000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data  18910654000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  78373503000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    269458000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data  25031112500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst    195571500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data  25031610000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst    298413000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data  25749330000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst    183704000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data  24424353500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 101183552500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    269458000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data  25031112500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst    195571500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data  25031610000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst    298413000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data  25749330000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst    183704000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data  24424353500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 101183552500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data     36977500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     36977500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data    170674500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data    160584000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data    161399000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data    160581000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    653238500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data    207652000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data    160584000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data    161399000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data    160581000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    690216000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.430010                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.739028                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.676359                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.519582                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.611095                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.527434                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.551181                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.301587                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.455935                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.857659                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.867674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.869723                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.862559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.175888                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.160073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.198576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.163831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.176184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.417531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.489909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.450255                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.456872                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.452136                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.175888                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.468547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.160073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.539031                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.198576                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.500451                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.163831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.509208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.494544                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.175888                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.468547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.160073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.539031                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.198576                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.500451                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.163831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.509208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.494544                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20593.672131                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20546.657476                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20561.678505                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20685.919598                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20573.190114                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20592.281879                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        20600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 20611.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 20513.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20583.826430                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 77126.092894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 76736.637616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 77098.078457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 77351.601409                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77079.759554                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 79439.268868                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 76484.747751                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 74827.733200                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 74223.838384                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76308.934902                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 74139.107437                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 74512.660386                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 74377.017855                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 74185.901635                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74305.288457                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 79439.268868                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 74772.861018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 76484.747751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 74978.163977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 74827.733200                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 74942.896393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 74223.838384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 74877.689383                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74906.279751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 79439.268868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 74772.861018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 76484.747751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 74978.163977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 74827.733200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 74942.896393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 74223.838384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 74877.689383                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74906.279751                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 214985.465116                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 214985.465116                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 215226.355612                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 215260.053619                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 215198.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 215256.032172                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 215235.090610                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data 215183.419689                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data 215260.053619                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data 215198.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data 215256.032172                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 215221.702526                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 172                       # Transaction distribution
system.membus.trans_dist::ReadResp            1067334                       # Transaction distribution
system.membus.trans_dist::WriteReq               3035                       # Transaction distribution
system.membus.trans_dist::WriteResp              3035                       # Transaction distribution
system.membus.trans_dist::Writeback            642094                       # Transaction distribution
system.membus.trans_dist::CleanEvict           694058                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            37596                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          17653                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            2616                       # Transaction distribution
system.membus.trans_dist::ReadExReq            283640                       # Transaction distribution
system.membus.trans_dist::ReadExResp           283635                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1067162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         6414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4095616                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4102030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4102030                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        24039                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    127545024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    127569063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               127569063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            52638                       # Total snoops (count)
system.membus.snoop_fanout::samples           2745410                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2745410    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2745410                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6359500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5283050500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer2.occupancy         7241281910                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                172                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2464852                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3035                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3035                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1660677                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2138830                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           38930                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         18258                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          57188                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           31                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           31                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           414468                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          414468                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         70449                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2394231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        43506                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2133940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        34120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1830271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47859                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2026944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        32625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1908211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8057476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1234240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     63356503                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1022336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     54727760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1285312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     60867376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       966848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     56563152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              240023527                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1621179                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7089670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.200401                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.400300                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                5668894     79.96%     79.96% # Request fanout histogram
system.tol2bus.snoop_fanout::8                1420776     20.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7089670                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3854822948                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          29436942                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1147796536                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          24500398                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         988428280                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          30469331                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1091478309                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          23137520                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1028906656                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.158331                       # Number of seconds simulated
sim_ticks                                158330598000                       # Number of ticks simulated
final_tick                               3188218697500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               25900762                       # Simulator instruction rate (inst/s)
host_op_rate                                 25900758                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1877314727                       # Simulator tick rate (ticks/s)
host_mem_usage                                 722368                       # Number of bytes of host memory used
host_seconds                                    84.34                       # Real time elapsed on the host
sim_insts                                  2184440206                       # Number of instructions simulated
sim_ops                                    2184440206                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst         161664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         630848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          10688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         519168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data       10631680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          60032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         112576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12133760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       161664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         7104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       519168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        60032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        747968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8354496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8354496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            2526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            9857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            8112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data          166120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             938                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data            1759                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              189590                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        130539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             130539                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           1021053                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           3984372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst             44868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data             67504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           3279012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          67148613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst            379156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data            711019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              76635598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1021053                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst        44868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      3279012                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst       379156                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4724090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        52766149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             52766149                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        52766149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1021053                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          3984372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst            44868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data            67504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          3279012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         67148613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst           379156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data           711019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129401747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      189590                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     130539                       # Number of write requests accepted
system.mem_ctrls.readBursts                    189590                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   130539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               12129728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4032                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8355328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12133760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8354496                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     63                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         2203                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              8531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              8130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6904                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  158330823000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                189590                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               130539                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        65411                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.132409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.781854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   321.612309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20577     31.46%     31.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        20454     31.27%     62.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5981      9.14%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3350      5.12%     76.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2453      3.75%     80.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2152      3.29%     84.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1855      2.84%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2112      3.23%     90.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6477      9.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        65411                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7569                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.042410                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.901350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.558776                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            134      1.77%      1.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5849     77.28%     79.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           902     11.92%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           445      5.88%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           154      2.03%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            49      0.65%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            4      0.05%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7569                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7569                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.248249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.215741                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.125839                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2714     35.86%     35.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              507      6.70%     42.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4236     55.97%     98.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               87      1.15%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                8      0.11%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7569                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   1749649500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5303280750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  947635000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9231.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27981.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        76.61                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        52.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     76.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.63                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   150644                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  104013                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.68                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     494584.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               3485847960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1902000375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6047449200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2528035920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          55807848720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         299317915215                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         250104411000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           619193508390                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            724.677597                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  96657881750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5286840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   56380885750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               3474674280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1895903625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              5949528000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2478301920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          55807848720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         300040223490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         249470807250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           619117287285                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            724.588391                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  98374792500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5286840000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   54664077500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                      173674                       # DTB read hits
system.cpu0.dtb.read_misses                       371                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                   34062                       # DTB read accesses
system.cpu0.dtb.write_hits                     136577                       # DTB write hits
system.cpu0.dtb.write_misses                      106                       # DTB write misses
system.cpu0.dtb.write_acv                           5                       # DTB write access violations
system.cpu0.dtb.write_accesses                  15516                       # DTB write accesses
system.cpu0.dtb.data_hits                      310251                       # DTB hits
system.cpu0.dtb.data_misses                       477                       # DTB misses
system.cpu0.dtb.data_acv                            5                       # DTB access violations
system.cpu0.dtb.data_accesses                   49578                       # DTB accesses
system.cpu0.itb.fetch_hits                     202236                       # ITB hits
system.cpu0.itb.fetch_misses                      152                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                 202388                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                       316671704                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                     860383                       # Number of instructions committed
system.cpu0.committedOps                       860383                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses               826546                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                  3752                       # Number of float alu accesses
system.cpu0.num_func_calls                      32505                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts        76766                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                      826546                       # number of integer instructions
system.cpu0.num_fp_insts                         3752                       # number of float instructions
system.cpu0.num_int_register_reads            1149548                       # number of times the integer registers were read
system.cpu0.num_int_register_writes            601700                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                2433                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes               2420                       # number of times the floating registers were written
system.cpu0.num_mem_refs                       311548                       # number of memory refs
system.cpu0.num_load_insts                     174529                       # Number of load instructions
system.cpu0.num_store_insts                    137019                       # Number of store instructions
system.cpu0.num_idle_cycles              311769272.322454                       # Number of idle cycles
system.cpu0.num_busy_cycles              4902431.677546                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.015481                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.984519                       # Percentage of idle cycles
system.cpu0.Branches                           119340                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                11732      1.36%      1.36% # Class of executed instruction
system.cpu0.op_class::IntAlu                   504761     58.63%     60.00% # Class of executed instruction
system.cpu0.op_class::IntMult                    1776      0.21%     60.20% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.20% # Class of executed instruction
system.cpu0.op_class::FloatAdd                   1176      0.14%     60.34% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.34% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.34% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.34% # Class of executed instruction
system.cpu0.op_class::FloatDiv                    227      0.03%     60.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.37% # Class of executed instruction
system.cpu0.op_class::MemRead                  180415     20.96%     81.32% # Class of executed instruction
system.cpu0.op_class::MemWrite                 137412     15.96%     97.29% # Class of executed instruction
system.cpu0.op_class::IprAccess                 23366      2.71%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                    860865                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     164                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      4753                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    1094     29.45%     29.45% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.08%     29.53% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    162      4.36%     33.89% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.03%     33.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2455     66.08%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                3715                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     1092     46.49%     46.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.13%     46.62% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     162      6.90%     53.51% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.04%     53.55% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    1091     46.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 2349                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            157584838000     99.53%     99.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3493000      0.00%     99.53% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               65074500      0.04%     99.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 923500      0.00%     99.57% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              679807000      0.43%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        158334136000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.998172                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.444399                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.632301                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.08%      0.08% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   55      1.39%      1.47% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 3284     83.08%     84.54% # number of callpals executed
system.cpu0.kern.callpal::rdps                    328      8.30%     92.84% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.03%     92.87% # number of callpals executed
system.cpu0.kern.callpal::rti                     265      6.70%     99.57% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.38%     99.95% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  3953                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              319                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.300940                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.463942                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      157991369000     99.76%     99.76% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           383497500      0.24%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      55                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            13402                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          486.317526                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             302826                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13914                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.764122                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   486.317526                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.949839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.949839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           633695                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          633695                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       164528                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         164528                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       126295                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        126295                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         2483                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2483                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         2296                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2296                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       290823                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          290823                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       290823                       # number of overall hits
system.cpu0.dcache.overall_hits::total         290823                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         6476                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         6476                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         7502                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7502                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          194                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          194                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          212                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          212                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        13978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        13978                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13978                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    319019500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    319019500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    514280000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    514280000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      7331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7331500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      5591500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5591500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data        38000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        38000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    833299500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    833299500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    833299500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    833299500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       171004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       171004                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       133797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       133797                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         2677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2677                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         2508                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2508                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       304801                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       304801                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       304801                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       304801                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.037870                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037870                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.056070                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056070                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.072469                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.072469                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.084530                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.084530                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.045859                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.045859                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.045859                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.045859                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 49261.812847                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49261.812847                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 68552.386030                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68552.386030                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 37791.237113                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 37791.237113                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        26375                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        26375                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 59615.073687                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 59615.073687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 59615.073687                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 59615.073687                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8769                       # number of writebacks
system.cpu0.dcache.writebacks::total             8769                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         6476                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6476                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         7502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         7502                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data          194                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          194                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          212                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          212                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        13978                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        13978                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        13978                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        13978                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::cpu0.data          477                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          477                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::cpu0.data          334                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          334                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::cpu0.data          811                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          811                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    312543500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    312543500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    506778000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    506778000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data      7137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7137500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      5384500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5384500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        33000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    819321500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    819321500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    819321500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    819321500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data    108486000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    108486000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data     76263000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     76263000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data    184749000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    184749000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.037870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.037870                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.056070                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056070                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.072469                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.072469                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.084530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.084530                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.045859                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.045859                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.045859                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.045859                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 48261.812847                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 48261.812847                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 67552.386030                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67552.386030                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 36791.237113                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36791.237113                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 25398.584906                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 25398.584906                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 58615.073687                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 58615.073687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 58615.073687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 58615.073687                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 227433.962264                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 227433.962264                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 228332.335329                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 228332.335329                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data 227803.945746                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 227803.945746                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6190                       # number of replacements
system.cpu0.icache.tags.tagsinuse          502.906787                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           27410138                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6702                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4089.844524                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3186704467500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   502.906787                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.982240                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.982240                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          309                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          153                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1727937                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1727937                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       854661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         854661                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       854661                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          854661                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       854661                       # number of overall hits
system.cpu0.icache.overall_hits::total         854661                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         6205                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         6205                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         6205                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          6205                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         6205                       # number of overall misses
system.cpu0.icache.overall_misses::total         6205                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    268813500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    268813500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    268813500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    268813500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    268813500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    268813500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       860866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       860866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       860866                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       860866                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       860866                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       860866                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.007208                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007208                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.007208                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007208                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.007208                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007208                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 43322.078969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43322.078969                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 43322.078969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43322.078969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 43322.078969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43322.078969                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         6205                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6205                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         6205                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6205                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         6205                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6205                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    262608500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    262608500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    262608500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    262608500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    262608500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    262608500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007208                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007208                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007208                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007208                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007208                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007208                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 42322.078969                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 42322.078969                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 42322.078969                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 42322.078969                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 42322.078969                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 42322.078969                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                       53784                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                      29500                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                       83284                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                      34071                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                  34071                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                       315246850                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                     243387                       # Number of instructions committed
system.cpu1.committedOps                       243387                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses               232655                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                   134                       # Number of float alu accesses
system.cpu1.num_func_calls                      10160                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts        17127                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                      232655                       # number of integer instructions
system.cpu1.num_fp_insts                          134                       # number of float instructions
system.cpu1.num_int_register_reads             317756                       # number of times the integer registers were read
system.cpu1.num_int_register_writes            184111                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  66                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 68                       # number of times the floating registers were written
system.cpu1.num_mem_refs                        83463                       # number of memory refs
system.cpu1.num_load_insts                      53794                       # Number of load instructions
system.cpu1.num_store_insts                     29669                       # Number of store instructions
system.cpu1.num_idle_cycles              314392464.177626                       # Number of idle cycles
system.cpu1.num_busy_cycles              854385.822374                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.002710                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.997290                       # Percentage of idle cycles
system.cpu1.Branches                            32416                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                 1522      0.63%      0.63% # Class of executed instruction
system.cpu1.op_class::IntAlu                   144815     59.50%     60.13% # Class of executed instruction
system.cpu1.op_class::IntMult                     924      0.38%     60.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     60.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.51% # Class of executed instruction
system.cpu1.op_class::MemRead                   54852     22.54%     83.04% # Class of executed instruction
system.cpu1.op_class::MemWrite                  29671     12.19%     95.23% # Class of executed instruction
system.cpu1.op_class::IprAccess                 11599      4.77%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                    243387                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     163                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2854                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     671     26.54%     26.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    162      6.41%     32.95% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.04%     32.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1694     67.01%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2528                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      671     44.61%     44.61% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     162     10.77%     55.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.07%     55.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     670     44.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1504                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            157287036000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               63182500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1673500      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              271783000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        157623675000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.395514                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.594937                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpctx                    2      0.07%      0.07% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2202     81.83%     81.90% # number of callpals executed
system.cpu1.kern.callpal::rdps                    324     12.04%     93.94% # number of callpals executed
system.cpu1.kern.callpal::rti                     163      6.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  2691                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                164                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  1                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.006098                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.012121                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           7126000      0.05%      0.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0      0.00%      0.05% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         13094343000     99.95%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       2                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements              663                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          481.061389                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              88984                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1127                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            78.956522                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   481.061389                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.939573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.939573                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           167321                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          167321                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        52296                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          52296                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data        28639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         28639                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          525                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          525                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          499                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          499                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        80935                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           80935                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        80935                       # number of overall hits
system.cpu1.dcache.overall_hits::total          80935                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          952                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          952                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          158                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           21                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           41                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         1110                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         1110                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1110                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     22719000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     22719000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      8539500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8539500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       480500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       480500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       899500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       899500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data     31258500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total     31258500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data     31258500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total     31258500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        53248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        53248                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        28797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        28797                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          540                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        82045                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        82045                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        82045                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        82045                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.017879                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017879                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.005487                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005487                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038462                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.075926                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.075926                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.013529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013529                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 23864.495798                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23864.495798                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 54047.468354                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54047.468354                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 22880.952381                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 22880.952381                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 21939.024390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21939.024390                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 28160.810811                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28160.810811                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 28160.810811                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28160.810811                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          117                       # number of writebacks
system.cpu1.dcache.writebacks::total              117                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          952                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          952                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          158                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          158                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           41                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           41                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1110                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1110                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1110                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::cpu1.data          163                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          163                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::cpu1.data          163                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          163                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     21767000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     21767000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data      8381500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      8381500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       459500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       459500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       859500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       859500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     30148500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     30148500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     30148500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     30148500                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data     37201000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     37201000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data     37201000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     37201000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.017879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.017879                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.005487                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.005487                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.038462                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.075926                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.075926                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013529                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013529                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.013529                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013529                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 22864.495798                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22864.495798                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 53047.468354                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 53047.468354                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 21880.952381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21880.952381                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 20963.414634                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20963.414634                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 27160.810811                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 27160.810811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 27160.810811                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 27160.810811                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 228226.993865                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 228226.993865                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data 228226.993865                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 228226.993865                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1148                       # number of replacements
system.cpu1.icache.tags.tagsinuse          496.970396                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26057322                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1645                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         15840.317325                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   496.970396                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.970645                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.970645                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          470                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           487924                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          487924                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       242237                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         242237                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       242237                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          242237                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       242237                       # number of overall hits
system.cpu1.icache.overall_hits::total         242237                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1150                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1150                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1150                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1150                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1150                       # number of overall misses
system.cpu1.icache.overall_misses::total         1150                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     34894000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34894000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     34894000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34894000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     34894000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34894000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       243387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       243387                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       243387                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       243387                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       243387                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       243387                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.004725                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004725                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.004725                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004725                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.004725                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004725                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 30342.608696                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30342.608696                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 30342.608696                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30342.608696                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 30342.608696                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30342.608696                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         1150                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         1150                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         1150                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         1150                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         1150                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         1150                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     33744000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     33744000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     33744000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     33744000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     33744000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     33744000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.004725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004725                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.004725                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004725                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.004725                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004725                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 29342.608696                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 29342.608696                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 29342.608696                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 29342.608696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 29342.608696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 29342.608696                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                    21957812                       # DTB read hits
system.cpu2.dtb.read_misses                      2045                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                21340989                       # DTB read accesses
system.cpu2.dtb.write_hits                   13992800                       # DTB write hits
system.cpu2.dtb.write_misses                       64                       # DTB write misses
system.cpu2.dtb.write_acv                          12                       # DTB write access violations
system.cpu2.dtb.write_accesses               13473430                       # DTB write accesses
system.cpu2.dtb.data_hits                    35950612                       # DTB hits
system.cpu2.dtb.data_misses                      2109                       # DTB misses
system.cpu2.dtb.data_acv                           12                       # DTB access violations
system.cpu2.dtb.data_accesses                34814419                       # DTB accesses
system.cpu2.itb.fetch_hits                  100978755                       # ITB hits
system.cpu2.itb.fetch_misses                      316                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses              100979071                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                       315229248                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  105117715                       # Number of instructions committed
system.cpu2.committedOps                    105117715                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             93583703                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                  1426                       # Number of float alu accesses
system.cpu2.num_func_calls                    7190988                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts      9962622                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    93583703                       # number of integer instructions
system.cpu2.num_fp_insts                         1426                       # number of float instructions
system.cpu2.num_int_register_reads          124945697                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          66130422                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                 584                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                529                       # number of times the floating registers were written
system.cpu2.num_mem_refs                     35953860                       # number of memory refs
system.cpu2.num_load_insts                   21960712                       # Number of load instructions
system.cpu2.num_store_insts                  13993148                       # Number of store instructions
system.cpu2.num_idle_cycles              3613949.417307                       # Number of idle cycles
system.cpu2.num_busy_cycles              311615298.582693                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.988535                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.011465                       # Percentage of idle cycles
system.cpu2.Branches                         18260831                       # Number of branches fetched
system.cpu2.op_class::No_OpClass             10312828      9.81%      9.81% # Class of executed instruction
system.cpu2.op_class::IntAlu                 58670935     55.81%     65.62% # Class of executed instruction
system.cpu2.op_class::IntMult                   10219      0.01%     65.63% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::FloatAdd                    507      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      1      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      5      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::FloatMult                     1      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::FloatDiv                     16      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.63% # Class of executed instruction
system.cpu2.op_class::MemRead                22061564     20.99%     86.62% # Class of executed instruction
system.cpu2.op_class::MemWrite               13993805     13.31%     99.93% # Class of executed instruction
system.cpu2.op_class::IprAccess                 69955      0.07%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 105119836                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     14559                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    4510     42.85%     42.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      5      0.05%     42.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    162      1.54%     44.44% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.01%     44.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   5847     55.55%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               10525                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     4510     49.09%     49.09% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       5      0.05%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     162      1.76%     50.91% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.01%     50.92% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    4509     49.08%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 9187                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            155170192000     98.45%     98.45% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                5451000      0.00%     98.45% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              108028000      0.07%     98.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1444500      0.00%     98.52% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2335245500      1.48%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        157620361000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.771165                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.872874                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.56%      0.56% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.56%      1.12% # number of syscalls executed
system.cpu2.kern.syscall::4                         6      3.35%      4.47% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      0.56%      5.03% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.56%      5.59% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.56%      6.15% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.56%      6.70% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.56%      7.26% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.56%      7.82% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      2.79%     10.61% # number of syscalls executed
system.cpu2.kern.syscall::121                     160     89.39%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   179                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   36      0.30%      0.31% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.02%      0.33% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 9979     83.48%     83.80% # number of callpals executed
system.cpu2.kern.callpal::rdps                    992      8.30%     92.10% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.01%     92.11% # number of callpals executed
system.cpu2.kern.callpal::rti                     378      3.16%     95.27% # number of callpals executed
system.cpu2.kern.callpal::callsys                 188      1.57%     96.85% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.04%     96.89% # number of callpals executed
system.cpu2.kern.callpal::rdunique                372      3.11%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 11954                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              415                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                362                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                363                      
system.cpu2.kern.mode_good::user                  362                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.874699                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.933076                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        9863812000      6.30%      6.30% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        146637351000     93.70%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      36                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           239170                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.226600                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           35716139                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           239531                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           149.108629                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   510.226600                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.996536                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996536                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          361                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.705078                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72141767                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72141767                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data     21671631                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       21671631                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     13862891                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      13862891                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data        87647                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        87647                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data        88936                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        88936                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     35534522                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        35534522                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     35534522                       # number of overall hits
system.cpu2.dcache.overall_hits::total       35534522                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       197789                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       197789                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data        40531                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        40531                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data         1546                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1546                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data           77                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           77                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       238320                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        238320                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       238320                       # number of overall misses
system.cpu2.dcache.overall_misses::total       238320                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  12123367500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  12123367500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   2084879000                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   2084879000                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data     42494000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     42494000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data       717000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       717000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data         7500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total         7500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  14208246500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  14208246500                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  14208246500                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  14208246500                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     21869420                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21869420                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     13903422                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     13903422                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data        89193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        89193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data        89013                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        89013                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     35772842                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     35772842                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     35772842                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     35772842                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.009044                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009044                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.002915                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002915                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.017333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017333                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.000865                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000865                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.006662                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006662                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.006662                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006662                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 61294.447618                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 61294.447618                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 51439.120673                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 51439.120673                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 27486.416559                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 27486.416559                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data  9311.688312                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9311.688312                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 59618.355572                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 59618.355572                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 59618.355572                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 59618.355572                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       169607                       # number of writebacks
system.cpu2.dcache.writebacks::total           169607                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       197789                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       197789                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data        40531                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        40531                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data         1546                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1546                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data           77                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           77                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       238320                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       238320                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       238320                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       238320                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::cpu2.data           54                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           54                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::cpu2.data          256                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          256                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::cpu2.data          310                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          310                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  11925578500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11925578500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2044348000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2044348000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data     40948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     40948000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data       641000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       641000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total         6500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  13969926500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  13969926500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  13969926500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  13969926500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data      9113000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      9113000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data     52633000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     52633000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::cpu2.data     61746000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     61746000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.009044                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.009044                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.002915                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.002915                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.017333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.017333                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.000865                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000865                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.006662                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006662                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.006662                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006662                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 60294.447618                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 60294.447618                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 50439.120673                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 50439.120673                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 26486.416559                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26486.416559                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  8324.675325                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8324.675325                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 58618.355572                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58618.355572                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 58618.355572                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58618.355572                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 168759.259259                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168759.259259                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 205597.656250                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 205597.656250                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data 199180.645161                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 199180.645161                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            66452                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.997872                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          125411184                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            66964                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1872.815005                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     3029905845500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.997872                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999996                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        210306129                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       210306129                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst    105053376                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      105053376                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst    105053376                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       105053376                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst    105053376                       # number of overall hits
system.cpu2.icache.overall_hits::total      105053376                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst        66459                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        66459                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst        66459                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         66459                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst        66459                       # number of overall misses
system.cpu2.icache.overall_misses::total        66459                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst   1437385000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1437385000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst   1437385000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1437385000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst   1437385000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1437385000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst    105119835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    105119835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst    105119835                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    105119835                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst    105119835                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    105119835                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000632                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000632                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000632                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000632                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000632                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000632                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 21628.146677                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 21628.146677                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 21628.146677                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 21628.146677                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 21628.146677                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 21628.146677                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst        66459                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        66459                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst        66459                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        66459                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst        66459                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        66459                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst   1370926000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1370926000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst   1370926000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1370926000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst   1370926000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1370926000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000632                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000632                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000632                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000632                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 20628.146677                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 20628.146677                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 20628.146677                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 20628.146677                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 20628.146677                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 20628.146677                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                       82664                       # DTB read hits
system.cpu3.dtb.read_misses                       327                       # DTB read misses
system.cpu3.dtb.read_acv                           12                       # DTB read access violations
system.cpu3.dtb.read_accesses                    1826                       # DTB read accesses
system.cpu3.dtb.write_hits                      47346                       # DTB write hits
system.cpu3.dtb.write_misses                       38                       # DTB write misses
system.cpu3.dtb.write_acv                           9                       # DTB write access violations
system.cpu3.dtb.write_accesses                    875                       # DTB write accesses
system.cpu3.dtb.data_hits                      130010                       # DTB hits
system.cpu3.dtb.data_misses                       365                       # DTB misses
system.cpu3.dtb.data_acv                           21                       # DTB access violations
system.cpu3.dtb.data_accesses                    2701                       # DTB accesses
system.cpu3.itb.fetch_hits                      57335                       # ITB hits
system.cpu3.itb.fetch_misses                      125                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                  57460                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                       315254696                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                     395749                       # Number of instructions committed
system.cpu3.committedOps                       395749                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses               379581                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                   430                       # Number of float alu accesses
system.cpu3.num_func_calls                      13161                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts        34839                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                      379581                       # number of integer instructions
system.cpu3.num_fp_insts                          430                       # number of float instructions
system.cpu3.num_int_register_reads             513959                       # number of times the integer registers were read
system.cpu3.num_int_register_writes            294159                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                 219                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                223                       # number of times the floating registers were written
system.cpu3.num_mem_refs                       131297                       # number of memory refs
system.cpu3.num_load_insts                      83559                       # Number of load instructions
system.cpu3.num_store_insts                     47738                       # Number of store instructions
system.cpu3.num_idle_cycles              313560783.343901                       # Number of idle cycles
system.cpu3.num_busy_cycles              1693912.656099                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.005373                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.994627                       # Percentage of idle cycles
system.cpu3.Branches                            54221                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                 4359      1.10%      1.10% # Class of executed instruction
system.cpu3.op_class::IntAlu                   239220     60.39%     61.49% # Class of executed instruction
system.cpu3.op_class::IntMult                    1037      0.26%     61.75% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     61.75% # Class of executed instruction
system.cpu3.op_class::FloatAdd                     28      0.01%     61.76% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      3      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     61.76% # Class of executed instruction
system.cpu3.op_class::MemRead                   85700     21.63%     83.39% # Class of executed instruction
system.cpu3.op_class::MemWrite                  47754     12.05%     95.45% # Class of executed instruction
system.cpu3.op_class::IprAccess                 18034      4.55%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                    396135                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     163                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      3656                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     769     28.05%     28.05% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    162      5.91%     33.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.11%     34.06% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   1808     65.94%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                2742                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      769     45.18%     45.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     162      9.52%     54.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.18%     54.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     768     45.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 1702                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            157218126000     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               64137000      0.04%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3769500      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              341531500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        157627564000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.424779                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.620715                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   60      2.01%      2.05% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.17%      2.21% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 2347     78.73%     80.95% # number of callpals executed
system.cpu3.kern.callpal::rdps                    326     10.94%     91.88% # number of callpals executed
system.cpu3.kern.callpal::rti                     231      7.75%     99.63% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.30%     99.93% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.07%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  2981                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              291                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.230241                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.374302                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      156679751000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            37934500      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      60                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             3662                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          480.228349                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             130177                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             4118                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            31.611705                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   480.228349                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.937946                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937946                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          414                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           265255                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          265255                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data        78968                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          78968                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data        45029                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         45029                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          977                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          977                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          970                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          970                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data       123997                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          123997                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       123997                       # number of overall hits
system.cpu3.dcache.overall_hits::total         123997                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         3209                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3209                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1226                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1226                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data           66                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           66                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data           67                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           67                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         4435                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          4435                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         4435                       # number of overall misses
system.cpu3.dcache.overall_misses::total         4435                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data    110914000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    110914000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     68478000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     68478000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      2346500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      2346500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      1019500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1019500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        32500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        32500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    179392000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    179392000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    179392000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    179392000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data        82177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        82177                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data        46255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        46255                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data         1043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data         1037                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1037                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       128432                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       128432                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       128432                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       128432                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.039050                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039050                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.026505                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026505                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.063279                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.063279                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.064609                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.064609                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.034532                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034532                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.034532                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.034532                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 34563.415394                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34563.415394                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 55854.812398                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 55854.812398                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data 35553.030303                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35553.030303                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data 15216.417910                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 15216.417910                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 40449.154453                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40449.154453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 40449.154453                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40449.154453                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1806                       # number of writebacks
system.cpu3.dcache.writebacks::total             1806                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         3209                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3209                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         1226                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1226                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           66                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           67                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         4435                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4435                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         4435                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4435                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::cpu3.data          165                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          165                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::cpu3.data          165                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          165                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    107705000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    107705000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     67252000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     67252000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data      2280500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2280500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data       956500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       956500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        28500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data    174957000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    174957000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data    174957000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    174957000                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::cpu3.data     37330500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     37330500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::cpu3.data     37330500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     37330500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.039050                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039050                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.026505                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026505                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.063279                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.063279                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.064609                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.064609                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.034532                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.034532                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.034532                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.034532                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 33563.415394                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33563.415394                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 54854.812398                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 54854.812398                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data 34553.030303                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 34553.030303                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data 14276.119403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 14276.119403                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 39449.154453                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39449.154453                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 39449.154453                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39449.154453                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 226245.454545                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226245.454545                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::cpu3.data 226245.454545                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 226245.454545                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2755                       # number of replacements
system.cpu3.icache.tags.tagsinuse          499.949927                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           18983937                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3262                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5819.723176                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   499.949927                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.976465                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.976465                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          376                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           795035                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          795035                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       393370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         393370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       393370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          393370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       393370                       # number of overall hits
system.cpu3.icache.overall_hits::total         393370                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         2765                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2765                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         2765                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2765                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         2765                       # number of overall misses
system.cpu3.icache.overall_misses::total         2765                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    111135000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    111135000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    111135000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    111135000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    111135000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    111135000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       396135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       396135                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       396135                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       396135                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       396135                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       396135                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.006980                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006980                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.006980                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006980                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.006980                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006980                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 40193.490054                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40193.490054                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 40193.490054                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40193.490054                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 40193.490054                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40193.490054                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         2765                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2765                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         2765                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2765                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         2765                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2765                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    108370000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    108370000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    108370000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    108370000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    108370000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    108370000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006980                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006980                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006980                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006980                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006980                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006980                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 39193.490054                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39193.490054                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 39193.490054                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39193.490054                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 39193.490054                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39193.490054                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   9                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    90112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         13                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  538                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 538                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2326                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2326                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1352                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1266                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          240                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2830                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5728                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5408                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          633                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          135                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         6273                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        90168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    96441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1344000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              795000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              195000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             7325689                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1980000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1422000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1399                       # number of replacements
system.iocache.tags.tagsinuse               15.979650                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1415                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3030089590000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide    15.979650                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.998728                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.998728                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                12735                       # Number of tag accesses
system.iocache.tags.data_accesses               12735                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            7                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                7                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            7                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 7                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            7                       # number of overall misses
system.iocache.overall_misses::total                7                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       868995                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       868995                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    167022694                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    167022694                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       868995                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       868995                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       868995                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       868995                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            7                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              7                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            7                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               7                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            7                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              7                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124142.142857                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124142.142857                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 118624.072443                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118624.072443                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124142.142857                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124142.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124142.142857                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124142.142857                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1392                       # number of writebacks
system.iocache.writebacks::total                 1392                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            7                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide         1408                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         1408                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            7                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            7                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       518995                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       518995                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide     96622694                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     96622694                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       518995                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       518995                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       518995                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       518995                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 74142.142857                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 74142.142857                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 68624.072443                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68624.072443                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 74142.142857                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 74142.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 74142.142857                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 74142.142857                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    190080                       # number of replacements
system.l2.tags.tagsinuse                  3990.932778                       # Cycle average of tags in use
system.l2.tags.total_refs                      397003                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    194079                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.045574                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1171.121792                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        42.289849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        27.420925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         4.981553                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        10.202313                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       389.421549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data      2306.933350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        21.990190                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        16.571257                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.285918                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.010325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.006695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.001216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.095074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.563216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.005369                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.004046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974349                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3999                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          830                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.976318                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5334938                       # Number of tag accesses
system.l2.tags.data_accesses                  5334938                       # Number of data accesses
system.l2.Writeback_hits::writebacks           180299                       # number of Writeback hits
system.l2.Writeback_hits::total                180299                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data               33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data              112                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data              153                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  300                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data             20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 30                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data               609                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data                 5                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data             16040                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data               174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 16828                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst           3538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst            881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst          58309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst           1715                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              64443                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data          2845                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data           457                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data         56199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data          1778                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61279                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst                 3538                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                 3454                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                  881                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                  462                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                58309                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                72239                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                 1715                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                 1952                       # number of demand (read+write) hits
system.l2.demand_hits::total                   142550                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                3538                       # number of overall hits
system.l2.overall_hits::cpu0.data                3454                       # number of overall hits
system.l2.overall_hits::cpu1.inst                 881                       # number of overall hits
system.l2.overall_hits::cpu1.data                 462                       # number of overall hits
system.l2.overall_hits::cpu2.inst               58309                       # number of overall hits
system.l2.overall_hits::cpu2.data               72239                       # number of overall hits
system.l2.overall_hits::cpu3.inst                1715                       # number of overall hits
system.l2.overall_hits::cpu3.data                1952                       # number of overall hits
system.l2.overall_hits::total                  142550                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data            374                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data             70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data             30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data             87                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                561                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data          162                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              220                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            6401                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data              66                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           24283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data             754                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31504                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst         2666                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst          269                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst         8150                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst         1050                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12135                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data         3480                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data          172                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data       141860                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data         1032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          146544                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst               2666                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               9881                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                269                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                238                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst               8150                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             166143                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst               1050                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data               1786                       # number of demand (read+write) misses
system.l2.demand_misses::total                 190183                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst              2666                       # number of overall misses
system.l2.overall_misses::cpu0.data              9881                       # number of overall misses
system.l2.overall_misses::cpu1.inst               269                       # number of overall misses
system.l2.overall_misses::cpu1.data               238                       # number of overall misses
system.l2.overall_misses::cpu2.inst              8150                       # number of overall misses
system.l2.overall_misses::cpu2.data            166143                       # number of overall misses
system.l2.overall_misses::cpu3.inst              1050                       # number of overall misses
system.l2.overall_misses::cpu3.data              1786                       # number of overall misses
system.l2.overall_misses::total                190183                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       708500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data       488000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1227000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu0.data       588000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu2.data       122500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       710500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    477211000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data      5897000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data   1812930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data     59224500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2355262500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst    216014500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst     22642500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst    658481500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst     86109500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    983248000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data    278323500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data     15205500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data  11075114500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data     85502000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11454145500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst    216014500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    755534500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     22642500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     21102500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst    658481500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data  12888044500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst     86109500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data    144726500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14792656000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst    216014500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    755534500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     22642500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     21102500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst    658481500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data  12888044500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst     86109500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data    144726500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14792656000                       # number of overall miss cycles
system.l2.Writeback_accesses::writebacks       180299                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            180299                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data          407                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data          142                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data          240                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              861                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data          167                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            250                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data          7010                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data            71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data         40323                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data           928                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             48332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst         6204                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst         1150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst        66459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst         2765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          76578                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data         6325                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data          629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data       198059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data         2810                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        207823                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst             6204                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data            13335                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             1150                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst            66459                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           238382                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst             2765                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data             3738                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               332733                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst            6204                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data           13335                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            1150                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst           66459                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          238382                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst            2765                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data            3738                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              332733                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.918919                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.972222                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.211268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.362500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.651568                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.970060                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.961538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.862069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.880000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.913124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.929577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.602212                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.812500                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.651825                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.429723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.233913                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.122632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.379747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.158466                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.550198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.273450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.716251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.367260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.705139                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.429723                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.740982                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.233913                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.340000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.122632                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.696961                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.379747                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.477796                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.571578                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.429723                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.740982                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.233913                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.340000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.122632                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.696961                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.379747                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.477796                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.571578                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data  1894.385027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data 16266.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data   350.574713                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2187.165775                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu0.data  3629.629630                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu2.data 15312.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3229.545455                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74552.569911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 89348.484848                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 74658.402998                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 78547.082228                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74760.744667                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 81025.693923                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 84172.862454                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 80795.276074                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 82009.047619                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81025.793160                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 79978.017241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 88404.069767                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 78070.735232                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 82850.775194                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78161.818293                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 81025.693923                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 76463.364032                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 84172.862454                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 88665.966387                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 80795.276074                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 77571.998218                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 82009.047619                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 81033.874580                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77781.168664                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 81025.693923                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 76463.364032                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 84172.862454                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 88665.966387                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 80795.276074                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 77571.998218                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 82009.047619                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 81033.874580                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77781.168664                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               129147                       # number of writebacks
system.l2.writebacks::total                    129147                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst          140                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst          158                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst          112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           448                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data           18                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data           71                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data           26                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          123                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst             140                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst             158                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data              71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst             112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data              26                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 571                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst            140                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst            158                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data             71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst            112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data             26                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                571                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks         2739                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2739                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data          374                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data           87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           561                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data          162                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          220                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         6401                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data           66                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data        24283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data          754                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31504                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst         2526                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst          111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst         8112                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst          938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        11687                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data         3462                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data       141852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data         1006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       146421                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst          2526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          9863                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data           167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst          8112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data        166135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst           938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data          1760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            189612                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst         2526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         9863                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data          167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst         8112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data       166135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst          938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data         1760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           189612                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu0.data          477                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::cpu2.data           54                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          531                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu0.data          334                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu1.data          163                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu2.data          256                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu3.data          165                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          918                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu0.data          811                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu1.data          163                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu2.data          310                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::cpu3.data          165                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1449                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data      7697000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data      1448999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       617000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data      1793500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     11556499                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data      3337000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data       517000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       165000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data       518000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      4537000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    413201000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data      5237000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data   1570100000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data     51684500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2040222500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst    179869500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst      8230000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst    574698000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst     68489000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    831286500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data    242510500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data      8020000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data   9656089000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data     73637500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9980257000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst    179869500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    655711500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      8230000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     13257000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst    574698000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data  11226189000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst     68489000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data    125322000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12851766000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst    179869500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    655711500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      8230000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     13257000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst    574698000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data  11226189000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst     68489000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data    125322000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12851766000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu0.data    102522000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu2.data      8438000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    110960000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu0.data     72105000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu1.data     35168500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu2.data     49687500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::cpu3.data     35433000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    192394000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu0.data    174627000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu1.data     35168500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu2.data     58125500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu3.data     35433000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    303354000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.918919                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.972222                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.211268                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.362500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.651568                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.970060                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.961538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.862069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.880000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.913124                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.929577                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.602212                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.812500                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.651825                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.407157                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.096522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.122060                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.339241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152616                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.547352                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.160572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.716211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.358007                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.704547                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.407157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.739633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.096522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.238571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.122060                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.696928                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.339241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.470840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.569862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.407157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.739633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.096522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.238571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.122060                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.696928                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.339241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.470840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.569862                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20580.213904                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 20699.985714                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 20566.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data 20614.942529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20599.819964                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 20598.765432                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        20680                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        20625                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        20720                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20622.727273                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 64552.569911                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 79348.484848                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 64658.402998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 68547.082228                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64760.744667                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 71207.244656                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 74144.144144                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 70845.414201                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 73015.991471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71129.160606                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 70049.248989                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 79405.940594                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 68071.574599                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 73198.310139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68161.377125                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 71207.244656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66481.952753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 74144.144144                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 79383.233533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 70845.414201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 67572.690884                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 73015.991471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 71205.681818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67779.286121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 71207.244656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66481.952753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 74144.144144                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 79383.233533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 70845.414201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 67572.690884                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 73015.991471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 71205.681818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67779.286121                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu0.data 214930.817610                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu2.data 156259.259259                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 208964.218456                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu0.data 215883.233533                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu1.data 215757.668712                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu2.data 194091.796875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::cpu3.data 214745.454545                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 209579.520697                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu0.data 215323.057953                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu1.data 215757.668712                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu2.data 187501.612903                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu3.data 214745.454545                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 209354.037267                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 531                       # Transaction distribution
system.membus.trans_dist::ReadResp             158646                       # Transaction distribution
system.membus.trans_dist::WriteReq                918                       # Transaction distribution
system.membus.trans_dist::WriteResp               918                       # Transaction distribution
system.membus.trans_dist::Writeback            130539                       # Transaction distribution
system.membus.trans_dist::CleanEvict            55395                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              711                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            356                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             795                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31497                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31490                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        158115                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         4215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         4215                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2898                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       565599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       568497                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 572712                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        89088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        89088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         6273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20399168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     20405441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20494529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              294                       # Total snoops (count)
system.membus.snoop_fanout::samples            379479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  379479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              379479                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2659000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           900755675                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2482959                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1009412733                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                531                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            287363                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               918                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              918                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           310840                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          183820                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             997                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           386                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1383                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            48420                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           48420                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         76579                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       210260                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1408                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        16004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        42374                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         2505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2484                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       186890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       708211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         6447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        11652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                976567                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       397056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1416671                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        73600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        53592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      4253376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     26112930                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       176960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       356136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32840321                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          195698                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           864433                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.223147                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.416357                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 671537     77.69%     77.69% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 192896     22.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             864433                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          516527997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9380270                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          21575459                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1804276                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1763419                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          99709942                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         359837470                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4205357                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           6616453                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
