
CatAlarm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008750  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  08008808  08008808  00018808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008954  08008954  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08008954  08008954  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008954  08008954  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008954  08008954  00018954  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008958  08008958  00018958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800895c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000063c  20000078  080089d4  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200006b4  080089d4  000206b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a8ea  00000000  00000000  000200e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038ef  00000000  00000000  0003a9cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001428  00000000  00000000  0003e2c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fd4  00000000  00000000  0003f6e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019f0c  00000000  00000000  000406bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c28d  00000000  00000000  0005a5c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00097d90  00000000  00000000  00076855  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004ee4  00000000  00000000  0010e5e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001134cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000078 	.word	0x20000078
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080087f0 	.word	0x080087f0

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	2000007c 	.word	0x2000007c
 80000fc:	080087f0 	.word	0x080087f0

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	; 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	; 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			; (mov r8, r8)

080003ec <__aeabi_cdrcmple>:
 80003ec:	4684      	mov	ip, r0
 80003ee:	0010      	movs	r0, r2
 80003f0:	4662      	mov	r2, ip
 80003f2:	468c      	mov	ip, r1
 80003f4:	0019      	movs	r1, r3
 80003f6:	4663      	mov	r3, ip
 80003f8:	e000      	b.n	80003fc <__aeabi_cdcmpeq>
 80003fa:	46c0      	nop			; (mov r8, r8)

080003fc <__aeabi_cdcmpeq>:
 80003fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80003fe:	f001 fe23 	bl	8002048 <__ledf2>
 8000402:	2800      	cmp	r0, #0
 8000404:	d401      	bmi.n	800040a <__aeabi_cdcmpeq+0xe>
 8000406:	2100      	movs	r1, #0
 8000408:	42c8      	cmn	r0, r1
 800040a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800040c <__aeabi_dcmpeq>:
 800040c:	b510      	push	{r4, lr}
 800040e:	f001 fd73 	bl	8001ef8 <__eqdf2>
 8000412:	4240      	negs	r0, r0
 8000414:	3001      	adds	r0, #1
 8000416:	bd10      	pop	{r4, pc}

08000418 <__aeabi_dcmplt>:
 8000418:	b510      	push	{r4, lr}
 800041a:	f001 fe15 	bl	8002048 <__ledf2>
 800041e:	2800      	cmp	r0, #0
 8000420:	db01      	blt.n	8000426 <__aeabi_dcmplt+0xe>
 8000422:	2000      	movs	r0, #0
 8000424:	bd10      	pop	{r4, pc}
 8000426:	2001      	movs	r0, #1
 8000428:	bd10      	pop	{r4, pc}
 800042a:	46c0      	nop			; (mov r8, r8)

0800042c <__aeabi_dcmple>:
 800042c:	b510      	push	{r4, lr}
 800042e:	f001 fe0b 	bl	8002048 <__ledf2>
 8000432:	2800      	cmp	r0, #0
 8000434:	dd01      	ble.n	800043a <__aeabi_dcmple+0xe>
 8000436:	2000      	movs	r0, #0
 8000438:	bd10      	pop	{r4, pc}
 800043a:	2001      	movs	r0, #1
 800043c:	bd10      	pop	{r4, pc}
 800043e:	46c0      	nop			; (mov r8, r8)

08000440 <__aeabi_dcmpgt>:
 8000440:	b510      	push	{r4, lr}
 8000442:	f001 fd9b 	bl	8001f7c <__gedf2>
 8000446:	2800      	cmp	r0, #0
 8000448:	dc01      	bgt.n	800044e <__aeabi_dcmpgt+0xe>
 800044a:	2000      	movs	r0, #0
 800044c:	bd10      	pop	{r4, pc}
 800044e:	2001      	movs	r0, #1
 8000450:	bd10      	pop	{r4, pc}
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__aeabi_dcmpge>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fd91 	bl	8001f7c <__gedf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	da01      	bge.n	8000462 <__aeabi_dcmpge+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			; (mov r8, r8)

08000468 <__aeabi_cfrcmple>:
 8000468:	4684      	mov	ip, r0
 800046a:	0008      	movs	r0, r1
 800046c:	4661      	mov	r1, ip
 800046e:	e7ff      	b.n	8000470 <__aeabi_cfcmpeq>

08000470 <__aeabi_cfcmpeq>:
 8000470:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000472:	f000 fb59 	bl	8000b28 <__lesf2>
 8000476:	2800      	cmp	r0, #0
 8000478:	d401      	bmi.n	800047e <__aeabi_cfcmpeq+0xe>
 800047a:	2100      	movs	r1, #0
 800047c:	42c8      	cmn	r0, r1
 800047e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000480 <__aeabi_fcmpeq>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fae5 	bl	8000a50 <__eqsf2>
 8000486:	4240      	negs	r0, r0
 8000488:	3001      	adds	r0, #1
 800048a:	bd10      	pop	{r4, pc}

0800048c <__aeabi_fcmplt>:
 800048c:	b510      	push	{r4, lr}
 800048e:	f000 fb4b 	bl	8000b28 <__lesf2>
 8000492:	2800      	cmp	r0, #0
 8000494:	db01      	blt.n	800049a <__aeabi_fcmplt+0xe>
 8000496:	2000      	movs	r0, #0
 8000498:	bd10      	pop	{r4, pc}
 800049a:	2001      	movs	r0, #1
 800049c:	bd10      	pop	{r4, pc}
 800049e:	46c0      	nop			; (mov r8, r8)

080004a0 <__aeabi_fcmple>:
 80004a0:	b510      	push	{r4, lr}
 80004a2:	f000 fb41 	bl	8000b28 <__lesf2>
 80004a6:	2800      	cmp	r0, #0
 80004a8:	dd01      	ble.n	80004ae <__aeabi_fcmple+0xe>
 80004aa:	2000      	movs	r0, #0
 80004ac:	bd10      	pop	{r4, pc}
 80004ae:	2001      	movs	r0, #1
 80004b0:	bd10      	pop	{r4, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__aeabi_fcmpgt>:
 80004b4:	b510      	push	{r4, lr}
 80004b6:	f000 faf1 	bl	8000a9c <__gesf2>
 80004ba:	2800      	cmp	r0, #0
 80004bc:	dc01      	bgt.n	80004c2 <__aeabi_fcmpgt+0xe>
 80004be:	2000      	movs	r0, #0
 80004c0:	bd10      	pop	{r4, pc}
 80004c2:	2001      	movs	r0, #1
 80004c4:	bd10      	pop	{r4, pc}
 80004c6:	46c0      	nop			; (mov r8, r8)

080004c8 <__aeabi_fcmpge>:
 80004c8:	b510      	push	{r4, lr}
 80004ca:	f000 fae7 	bl	8000a9c <__gesf2>
 80004ce:	2800      	cmp	r0, #0
 80004d0:	da01      	bge.n	80004d6 <__aeabi_fcmpge+0xe>
 80004d2:	2000      	movs	r0, #0
 80004d4:	bd10      	pop	{r4, pc}
 80004d6:	2001      	movs	r0, #1
 80004d8:	bd10      	pop	{r4, pc}
 80004da:	46c0      	nop			; (mov r8, r8)

080004dc <__aeabi_fadd>:
 80004dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004de:	4647      	mov	r7, r8
 80004e0:	46ce      	mov	lr, r9
 80004e2:	024a      	lsls	r2, r1, #9
 80004e4:	0243      	lsls	r3, r0, #9
 80004e6:	0045      	lsls	r5, r0, #1
 80004e8:	0fc4      	lsrs	r4, r0, #31
 80004ea:	0a50      	lsrs	r0, r2, #9
 80004ec:	4680      	mov	r8, r0
 80004ee:	0048      	lsls	r0, r1, #1
 80004f0:	0a5b      	lsrs	r3, r3, #9
 80004f2:	0e00      	lsrs	r0, r0, #24
 80004f4:	0992      	lsrs	r2, r2, #6
 80004f6:	4694      	mov	ip, r2
 80004f8:	b580      	push	{r7, lr}
 80004fa:	001e      	movs	r6, r3
 80004fc:	4681      	mov	r9, r0
 80004fe:	0002      	movs	r2, r0
 8000500:	0e2d      	lsrs	r5, r5, #24
 8000502:	00df      	lsls	r7, r3, #3
 8000504:	0fc9      	lsrs	r1, r1, #31
 8000506:	428c      	cmp	r4, r1
 8000508:	d024      	beq.n	8000554 <__aeabi_fadd+0x78>
 800050a:	1a28      	subs	r0, r5, r0
 800050c:	2800      	cmp	r0, #0
 800050e:	dd0e      	ble.n	800052e <__aeabi_fadd+0x52>
 8000510:	2a00      	cmp	r2, #0
 8000512:	d13e      	bne.n	8000592 <__aeabi_fadd+0xb6>
 8000514:	4662      	mov	r2, ip
 8000516:	2a00      	cmp	r2, #0
 8000518:	d100      	bne.n	800051c <__aeabi_fadd+0x40>
 800051a:	e0fd      	b.n	8000718 <__aeabi_fadd+0x23c>
 800051c:	1e42      	subs	r2, r0, #1
 800051e:	2801      	cmp	r0, #1
 8000520:	d100      	bne.n	8000524 <__aeabi_fadd+0x48>
 8000522:	e137      	b.n	8000794 <__aeabi_fadd+0x2b8>
 8000524:	28ff      	cmp	r0, #255	; 0xff
 8000526:	d100      	bne.n	800052a <__aeabi_fadd+0x4e>
 8000528:	e0a9      	b.n	800067e <__aeabi_fadd+0x1a2>
 800052a:	0010      	movs	r0, r2
 800052c:	e039      	b.n	80005a2 <__aeabi_fadd+0xc6>
 800052e:	2800      	cmp	r0, #0
 8000530:	d063      	beq.n	80005fa <__aeabi_fadd+0x11e>
 8000532:	464b      	mov	r3, r9
 8000534:	1b52      	subs	r2, r2, r5
 8000536:	2d00      	cmp	r5, #0
 8000538:	d000      	beq.n	800053c <__aeabi_fadd+0x60>
 800053a:	e0e0      	b.n	80006fe <__aeabi_fadd+0x222>
 800053c:	2f00      	cmp	r7, #0
 800053e:	d100      	bne.n	8000542 <__aeabi_fadd+0x66>
 8000540:	e0ce      	b.n	80006e0 <__aeabi_fadd+0x204>
 8000542:	1e53      	subs	r3, r2, #1
 8000544:	2a01      	cmp	r2, #1
 8000546:	d100      	bne.n	800054a <__aeabi_fadd+0x6e>
 8000548:	e155      	b.n	80007f6 <__aeabi_fadd+0x31a>
 800054a:	2aff      	cmp	r2, #255	; 0xff
 800054c:	d100      	bne.n	8000550 <__aeabi_fadd+0x74>
 800054e:	e094      	b.n	800067a <__aeabi_fadd+0x19e>
 8000550:	001a      	movs	r2, r3
 8000552:	e0d9      	b.n	8000708 <__aeabi_fadd+0x22c>
 8000554:	1a2a      	subs	r2, r5, r0
 8000556:	2a00      	cmp	r2, #0
 8000558:	dc00      	bgt.n	800055c <__aeabi_fadd+0x80>
 800055a:	e099      	b.n	8000690 <__aeabi_fadd+0x1b4>
 800055c:	2800      	cmp	r0, #0
 800055e:	d062      	beq.n	8000626 <__aeabi_fadd+0x14a>
 8000560:	2dff      	cmp	r5, #255	; 0xff
 8000562:	d100      	bne.n	8000566 <__aeabi_fadd+0x8a>
 8000564:	e08b      	b.n	800067e <__aeabi_fadd+0x1a2>
 8000566:	2380      	movs	r3, #128	; 0x80
 8000568:	4661      	mov	r1, ip
 800056a:	04db      	lsls	r3, r3, #19
 800056c:	4319      	orrs	r1, r3
 800056e:	468c      	mov	ip, r1
 8000570:	2a1b      	cmp	r2, #27
 8000572:	dc00      	bgt.n	8000576 <__aeabi_fadd+0x9a>
 8000574:	e0d2      	b.n	800071c <__aeabi_fadd+0x240>
 8000576:	2301      	movs	r3, #1
 8000578:	19db      	adds	r3, r3, r7
 800057a:	015a      	lsls	r2, r3, #5
 800057c:	d56a      	bpl.n	8000654 <__aeabi_fadd+0x178>
 800057e:	3501      	adds	r5, #1
 8000580:	2dff      	cmp	r5, #255	; 0xff
 8000582:	d05b      	beq.n	800063c <__aeabi_fadd+0x160>
 8000584:	2201      	movs	r2, #1
 8000586:	49a3      	ldr	r1, [pc, #652]	; (8000814 <__aeabi_fadd+0x338>)
 8000588:	401a      	ands	r2, r3
 800058a:	085b      	lsrs	r3, r3, #1
 800058c:	400b      	ands	r3, r1
 800058e:	4313      	orrs	r3, r2
 8000590:	e01c      	b.n	80005cc <__aeabi_fadd+0xf0>
 8000592:	2dff      	cmp	r5, #255	; 0xff
 8000594:	d100      	bne.n	8000598 <__aeabi_fadd+0xbc>
 8000596:	e072      	b.n	800067e <__aeabi_fadd+0x1a2>
 8000598:	2380      	movs	r3, #128	; 0x80
 800059a:	4662      	mov	r2, ip
 800059c:	04db      	lsls	r3, r3, #19
 800059e:	431a      	orrs	r2, r3
 80005a0:	4694      	mov	ip, r2
 80005a2:	281b      	cmp	r0, #27
 80005a4:	dc00      	bgt.n	80005a8 <__aeabi_fadd+0xcc>
 80005a6:	e090      	b.n	80006ca <__aeabi_fadd+0x1ee>
 80005a8:	2301      	movs	r3, #1
 80005aa:	1afb      	subs	r3, r7, r3
 80005ac:	015a      	lsls	r2, r3, #5
 80005ae:	d551      	bpl.n	8000654 <__aeabi_fadd+0x178>
 80005b0:	019b      	lsls	r3, r3, #6
 80005b2:	099e      	lsrs	r6, r3, #6
 80005b4:	0030      	movs	r0, r6
 80005b6:	f002 fcdb 	bl	8002f70 <__clzsi2>
 80005ba:	0033      	movs	r3, r6
 80005bc:	3805      	subs	r0, #5
 80005be:	4083      	lsls	r3, r0
 80005c0:	4285      	cmp	r5, r0
 80005c2:	dc00      	bgt.n	80005c6 <__aeabi_fadd+0xea>
 80005c4:	e075      	b.n	80006b2 <__aeabi_fadd+0x1d6>
 80005c6:	4a94      	ldr	r2, [pc, #592]	; (8000818 <__aeabi_fadd+0x33c>)
 80005c8:	1a2d      	subs	r5, r5, r0
 80005ca:	4013      	ands	r3, r2
 80005cc:	075a      	lsls	r2, r3, #29
 80005ce:	d004      	beq.n	80005da <__aeabi_fadd+0xfe>
 80005d0:	220f      	movs	r2, #15
 80005d2:	401a      	ands	r2, r3
 80005d4:	2a04      	cmp	r2, #4
 80005d6:	d000      	beq.n	80005da <__aeabi_fadd+0xfe>
 80005d8:	3304      	adds	r3, #4
 80005da:	015a      	lsls	r2, r3, #5
 80005dc:	d53c      	bpl.n	8000658 <__aeabi_fadd+0x17c>
 80005de:	1c68      	adds	r0, r5, #1
 80005e0:	2dfe      	cmp	r5, #254	; 0xfe
 80005e2:	d02b      	beq.n	800063c <__aeabi_fadd+0x160>
 80005e4:	019b      	lsls	r3, r3, #6
 80005e6:	0a5e      	lsrs	r6, r3, #9
 80005e8:	b2c0      	uxtb	r0, r0
 80005ea:	05c0      	lsls	r0, r0, #23
 80005ec:	4330      	orrs	r0, r6
 80005ee:	07e4      	lsls	r4, r4, #31
 80005f0:	4320      	orrs	r0, r4
 80005f2:	bcc0      	pop	{r6, r7}
 80005f4:	46b9      	mov	r9, r7
 80005f6:	46b0      	mov	r8, r6
 80005f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80005fa:	20fe      	movs	r0, #254	; 0xfe
 80005fc:	1c6a      	adds	r2, r5, #1
 80005fe:	4210      	tst	r0, r2
 8000600:	d172      	bne.n	80006e8 <__aeabi_fadd+0x20c>
 8000602:	2d00      	cmp	r5, #0
 8000604:	d000      	beq.n	8000608 <__aeabi_fadd+0x12c>
 8000606:	e0ae      	b.n	8000766 <__aeabi_fadd+0x28a>
 8000608:	2f00      	cmp	r7, #0
 800060a:	d100      	bne.n	800060e <__aeabi_fadd+0x132>
 800060c:	e0ec      	b.n	80007e8 <__aeabi_fadd+0x30c>
 800060e:	4663      	mov	r3, ip
 8000610:	2000      	movs	r0, #0
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0e9      	beq.n	80005ea <__aeabi_fadd+0x10e>
 8000616:	1afb      	subs	r3, r7, r3
 8000618:	015a      	lsls	r2, r3, #5
 800061a:	d400      	bmi.n	800061e <__aeabi_fadd+0x142>
 800061c:	e0f3      	b.n	8000806 <__aeabi_fadd+0x32a>
 800061e:	4663      	mov	r3, ip
 8000620:	000c      	movs	r4, r1
 8000622:	1bdb      	subs	r3, r3, r7
 8000624:	e7d2      	b.n	80005cc <__aeabi_fadd+0xf0>
 8000626:	4661      	mov	r1, ip
 8000628:	2900      	cmp	r1, #0
 800062a:	d05b      	beq.n	80006e4 <__aeabi_fadd+0x208>
 800062c:	1e51      	subs	r1, r2, #1
 800062e:	2a01      	cmp	r2, #1
 8000630:	d100      	bne.n	8000634 <__aeabi_fadd+0x158>
 8000632:	e0a7      	b.n	8000784 <__aeabi_fadd+0x2a8>
 8000634:	2aff      	cmp	r2, #255	; 0xff
 8000636:	d022      	beq.n	800067e <__aeabi_fadd+0x1a2>
 8000638:	000a      	movs	r2, r1
 800063a:	e799      	b.n	8000570 <__aeabi_fadd+0x94>
 800063c:	20ff      	movs	r0, #255	; 0xff
 800063e:	2600      	movs	r6, #0
 8000640:	e7d3      	b.n	80005ea <__aeabi_fadd+0x10e>
 8000642:	21fe      	movs	r1, #254	; 0xfe
 8000644:	1c6a      	adds	r2, r5, #1
 8000646:	4211      	tst	r1, r2
 8000648:	d073      	beq.n	8000732 <__aeabi_fadd+0x256>
 800064a:	2aff      	cmp	r2, #255	; 0xff
 800064c:	d0f6      	beq.n	800063c <__aeabi_fadd+0x160>
 800064e:	0015      	movs	r5, r2
 8000650:	4467      	add	r7, ip
 8000652:	087b      	lsrs	r3, r7, #1
 8000654:	075a      	lsls	r2, r3, #29
 8000656:	d1bb      	bne.n	80005d0 <__aeabi_fadd+0xf4>
 8000658:	08db      	lsrs	r3, r3, #3
 800065a:	2dff      	cmp	r5, #255	; 0xff
 800065c:	d00f      	beq.n	800067e <__aeabi_fadd+0x1a2>
 800065e:	025b      	lsls	r3, r3, #9
 8000660:	0a5e      	lsrs	r6, r3, #9
 8000662:	b2e8      	uxtb	r0, r5
 8000664:	e7c1      	b.n	80005ea <__aeabi_fadd+0x10e>
 8000666:	4662      	mov	r2, ip
 8000668:	2a00      	cmp	r2, #0
 800066a:	d008      	beq.n	800067e <__aeabi_fadd+0x1a2>
 800066c:	2280      	movs	r2, #128	; 0x80
 800066e:	03d2      	lsls	r2, r2, #15
 8000670:	4213      	tst	r3, r2
 8000672:	d004      	beq.n	800067e <__aeabi_fadd+0x1a2>
 8000674:	4640      	mov	r0, r8
 8000676:	4210      	tst	r0, r2
 8000678:	d101      	bne.n	800067e <__aeabi_fadd+0x1a2>
 800067a:	000c      	movs	r4, r1
 800067c:	4643      	mov	r3, r8
 800067e:	2b00      	cmp	r3, #0
 8000680:	d0dc      	beq.n	800063c <__aeabi_fadd+0x160>
 8000682:	2680      	movs	r6, #128	; 0x80
 8000684:	03f6      	lsls	r6, r6, #15
 8000686:	431e      	orrs	r6, r3
 8000688:	0276      	lsls	r6, r6, #9
 800068a:	20ff      	movs	r0, #255	; 0xff
 800068c:	0a76      	lsrs	r6, r6, #9
 800068e:	e7ac      	b.n	80005ea <__aeabi_fadd+0x10e>
 8000690:	2a00      	cmp	r2, #0
 8000692:	d0d6      	beq.n	8000642 <__aeabi_fadd+0x166>
 8000694:	1b42      	subs	r2, r0, r5
 8000696:	2d00      	cmp	r5, #0
 8000698:	d05c      	beq.n	8000754 <__aeabi_fadd+0x278>
 800069a:	28ff      	cmp	r0, #255	; 0xff
 800069c:	d0ee      	beq.n	800067c <__aeabi_fadd+0x1a0>
 800069e:	2380      	movs	r3, #128	; 0x80
 80006a0:	04db      	lsls	r3, r3, #19
 80006a2:	431f      	orrs	r7, r3
 80006a4:	2a1b      	cmp	r2, #27
 80006a6:	dc00      	bgt.n	80006aa <__aeabi_fadd+0x1ce>
 80006a8:	e082      	b.n	80007b0 <__aeabi_fadd+0x2d4>
 80006aa:	2301      	movs	r3, #1
 80006ac:	464d      	mov	r5, r9
 80006ae:	4463      	add	r3, ip
 80006b0:	e763      	b.n	800057a <__aeabi_fadd+0x9e>
 80006b2:	2220      	movs	r2, #32
 80006b4:	1b40      	subs	r0, r0, r5
 80006b6:	3001      	adds	r0, #1
 80006b8:	1a12      	subs	r2, r2, r0
 80006ba:	0019      	movs	r1, r3
 80006bc:	4093      	lsls	r3, r2
 80006be:	40c1      	lsrs	r1, r0
 80006c0:	1e5a      	subs	r2, r3, #1
 80006c2:	4193      	sbcs	r3, r2
 80006c4:	2500      	movs	r5, #0
 80006c6:	430b      	orrs	r3, r1
 80006c8:	e780      	b.n	80005cc <__aeabi_fadd+0xf0>
 80006ca:	2320      	movs	r3, #32
 80006cc:	4661      	mov	r1, ip
 80006ce:	1a1b      	subs	r3, r3, r0
 80006d0:	4099      	lsls	r1, r3
 80006d2:	4662      	mov	r2, ip
 80006d4:	000b      	movs	r3, r1
 80006d6:	40c2      	lsrs	r2, r0
 80006d8:	1e59      	subs	r1, r3, #1
 80006da:	418b      	sbcs	r3, r1
 80006dc:	4313      	orrs	r3, r2
 80006de:	e764      	b.n	80005aa <__aeabi_fadd+0xce>
 80006e0:	000c      	movs	r4, r1
 80006e2:	4643      	mov	r3, r8
 80006e4:	0015      	movs	r5, r2
 80006e6:	e7b8      	b.n	800065a <__aeabi_fadd+0x17e>
 80006e8:	4663      	mov	r3, ip
 80006ea:	1afe      	subs	r6, r7, r3
 80006ec:	0173      	lsls	r3, r6, #5
 80006ee:	d445      	bmi.n	800077c <__aeabi_fadd+0x2a0>
 80006f0:	2e00      	cmp	r6, #0
 80006f2:	d000      	beq.n	80006f6 <__aeabi_fadd+0x21a>
 80006f4:	e75e      	b.n	80005b4 <__aeabi_fadd+0xd8>
 80006f6:	2400      	movs	r4, #0
 80006f8:	2000      	movs	r0, #0
 80006fa:	2600      	movs	r6, #0
 80006fc:	e775      	b.n	80005ea <__aeabi_fadd+0x10e>
 80006fe:	2bff      	cmp	r3, #255	; 0xff
 8000700:	d0bb      	beq.n	800067a <__aeabi_fadd+0x19e>
 8000702:	2380      	movs	r3, #128	; 0x80
 8000704:	04db      	lsls	r3, r3, #19
 8000706:	431f      	orrs	r7, r3
 8000708:	2a1b      	cmp	r2, #27
 800070a:	dd47      	ble.n	800079c <__aeabi_fadd+0x2c0>
 800070c:	2301      	movs	r3, #1
 800070e:	4662      	mov	r2, ip
 8000710:	000c      	movs	r4, r1
 8000712:	464d      	mov	r5, r9
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	e749      	b.n	80005ac <__aeabi_fadd+0xd0>
 8000718:	0005      	movs	r5, r0
 800071a:	e79e      	b.n	800065a <__aeabi_fadd+0x17e>
 800071c:	4661      	mov	r1, ip
 800071e:	2320      	movs	r3, #32
 8000720:	40d1      	lsrs	r1, r2
 8000722:	1a9b      	subs	r3, r3, r2
 8000724:	4662      	mov	r2, ip
 8000726:	409a      	lsls	r2, r3
 8000728:	0013      	movs	r3, r2
 800072a:	1e5a      	subs	r2, r3, #1
 800072c:	4193      	sbcs	r3, r2
 800072e:	430b      	orrs	r3, r1
 8000730:	e722      	b.n	8000578 <__aeabi_fadd+0x9c>
 8000732:	2d00      	cmp	r5, #0
 8000734:	d146      	bne.n	80007c4 <__aeabi_fadd+0x2e8>
 8000736:	2f00      	cmp	r7, #0
 8000738:	d062      	beq.n	8000800 <__aeabi_fadd+0x324>
 800073a:	4663      	mov	r3, ip
 800073c:	2000      	movs	r0, #0
 800073e:	2b00      	cmp	r3, #0
 8000740:	d100      	bne.n	8000744 <__aeabi_fadd+0x268>
 8000742:	e752      	b.n	80005ea <__aeabi_fadd+0x10e>
 8000744:	003b      	movs	r3, r7
 8000746:	4463      	add	r3, ip
 8000748:	015a      	lsls	r2, r3, #5
 800074a:	d583      	bpl.n	8000654 <__aeabi_fadd+0x178>
 800074c:	4a32      	ldr	r2, [pc, #200]	; (8000818 <__aeabi_fadd+0x33c>)
 800074e:	3501      	adds	r5, #1
 8000750:	4013      	ands	r3, r2
 8000752:	e77f      	b.n	8000654 <__aeabi_fadd+0x178>
 8000754:	2f00      	cmp	r7, #0
 8000756:	d0c4      	beq.n	80006e2 <__aeabi_fadd+0x206>
 8000758:	1e53      	subs	r3, r2, #1
 800075a:	2a01      	cmp	r2, #1
 800075c:	d012      	beq.n	8000784 <__aeabi_fadd+0x2a8>
 800075e:	2aff      	cmp	r2, #255	; 0xff
 8000760:	d08c      	beq.n	800067c <__aeabi_fadd+0x1a0>
 8000762:	001a      	movs	r2, r3
 8000764:	e79e      	b.n	80006a4 <__aeabi_fadd+0x1c8>
 8000766:	2f00      	cmp	r7, #0
 8000768:	d000      	beq.n	800076c <__aeabi_fadd+0x290>
 800076a:	e77c      	b.n	8000666 <__aeabi_fadd+0x18a>
 800076c:	4663      	mov	r3, ip
 800076e:	2b00      	cmp	r3, #0
 8000770:	d183      	bne.n	800067a <__aeabi_fadd+0x19e>
 8000772:	2680      	movs	r6, #128	; 0x80
 8000774:	2400      	movs	r4, #0
 8000776:	20ff      	movs	r0, #255	; 0xff
 8000778:	03f6      	lsls	r6, r6, #15
 800077a:	e736      	b.n	80005ea <__aeabi_fadd+0x10e>
 800077c:	4663      	mov	r3, ip
 800077e:	000c      	movs	r4, r1
 8000780:	1bde      	subs	r6, r3, r7
 8000782:	e717      	b.n	80005b4 <__aeabi_fadd+0xd8>
 8000784:	003b      	movs	r3, r7
 8000786:	4463      	add	r3, ip
 8000788:	2501      	movs	r5, #1
 800078a:	015a      	lsls	r2, r3, #5
 800078c:	d400      	bmi.n	8000790 <__aeabi_fadd+0x2b4>
 800078e:	e761      	b.n	8000654 <__aeabi_fadd+0x178>
 8000790:	2502      	movs	r5, #2
 8000792:	e6f7      	b.n	8000584 <__aeabi_fadd+0xa8>
 8000794:	4663      	mov	r3, ip
 8000796:	2501      	movs	r5, #1
 8000798:	1afb      	subs	r3, r7, r3
 800079a:	e707      	b.n	80005ac <__aeabi_fadd+0xd0>
 800079c:	2320      	movs	r3, #32
 800079e:	1a9b      	subs	r3, r3, r2
 80007a0:	0038      	movs	r0, r7
 80007a2:	409f      	lsls	r7, r3
 80007a4:	003b      	movs	r3, r7
 80007a6:	40d0      	lsrs	r0, r2
 80007a8:	1e5a      	subs	r2, r3, #1
 80007aa:	4193      	sbcs	r3, r2
 80007ac:	4303      	orrs	r3, r0
 80007ae:	e7ae      	b.n	800070e <__aeabi_fadd+0x232>
 80007b0:	2320      	movs	r3, #32
 80007b2:	1a9b      	subs	r3, r3, r2
 80007b4:	0039      	movs	r1, r7
 80007b6:	409f      	lsls	r7, r3
 80007b8:	003b      	movs	r3, r7
 80007ba:	40d1      	lsrs	r1, r2
 80007bc:	1e5a      	subs	r2, r3, #1
 80007be:	4193      	sbcs	r3, r2
 80007c0:	430b      	orrs	r3, r1
 80007c2:	e773      	b.n	80006ac <__aeabi_fadd+0x1d0>
 80007c4:	2f00      	cmp	r7, #0
 80007c6:	d100      	bne.n	80007ca <__aeabi_fadd+0x2ee>
 80007c8:	e758      	b.n	800067c <__aeabi_fadd+0x1a0>
 80007ca:	4662      	mov	r2, ip
 80007cc:	2a00      	cmp	r2, #0
 80007ce:	d100      	bne.n	80007d2 <__aeabi_fadd+0x2f6>
 80007d0:	e755      	b.n	800067e <__aeabi_fadd+0x1a2>
 80007d2:	2280      	movs	r2, #128	; 0x80
 80007d4:	03d2      	lsls	r2, r2, #15
 80007d6:	4213      	tst	r3, r2
 80007d8:	d100      	bne.n	80007dc <__aeabi_fadd+0x300>
 80007da:	e750      	b.n	800067e <__aeabi_fadd+0x1a2>
 80007dc:	4641      	mov	r1, r8
 80007de:	4211      	tst	r1, r2
 80007e0:	d000      	beq.n	80007e4 <__aeabi_fadd+0x308>
 80007e2:	e74c      	b.n	800067e <__aeabi_fadd+0x1a2>
 80007e4:	4643      	mov	r3, r8
 80007e6:	e74a      	b.n	800067e <__aeabi_fadd+0x1a2>
 80007e8:	4663      	mov	r3, ip
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d083      	beq.n	80006f6 <__aeabi_fadd+0x21a>
 80007ee:	000c      	movs	r4, r1
 80007f0:	4646      	mov	r6, r8
 80007f2:	2000      	movs	r0, #0
 80007f4:	e6f9      	b.n	80005ea <__aeabi_fadd+0x10e>
 80007f6:	4663      	mov	r3, ip
 80007f8:	000c      	movs	r4, r1
 80007fa:	1bdb      	subs	r3, r3, r7
 80007fc:	3501      	adds	r5, #1
 80007fe:	e6d5      	b.n	80005ac <__aeabi_fadd+0xd0>
 8000800:	4646      	mov	r6, r8
 8000802:	2000      	movs	r0, #0
 8000804:	e6f1      	b.n	80005ea <__aeabi_fadd+0x10e>
 8000806:	2b00      	cmp	r3, #0
 8000808:	d000      	beq.n	800080c <__aeabi_fadd+0x330>
 800080a:	e723      	b.n	8000654 <__aeabi_fadd+0x178>
 800080c:	2400      	movs	r4, #0
 800080e:	2600      	movs	r6, #0
 8000810:	e6eb      	b.n	80005ea <__aeabi_fadd+0x10e>
 8000812:	46c0      	nop			; (mov r8, r8)
 8000814:	7dffffff 	.word	0x7dffffff
 8000818:	fbffffff 	.word	0xfbffffff

0800081c <__aeabi_fdiv>:
 800081c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800081e:	464f      	mov	r7, r9
 8000820:	4646      	mov	r6, r8
 8000822:	46d6      	mov	lr, sl
 8000824:	0245      	lsls	r5, r0, #9
 8000826:	b5c0      	push	{r6, r7, lr}
 8000828:	0047      	lsls	r7, r0, #1
 800082a:	1c0c      	adds	r4, r1, #0
 800082c:	0a6d      	lsrs	r5, r5, #9
 800082e:	0e3f      	lsrs	r7, r7, #24
 8000830:	0fc6      	lsrs	r6, r0, #31
 8000832:	2f00      	cmp	r7, #0
 8000834:	d100      	bne.n	8000838 <__aeabi_fdiv+0x1c>
 8000836:	e06f      	b.n	8000918 <__aeabi_fdiv+0xfc>
 8000838:	2fff      	cmp	r7, #255	; 0xff
 800083a:	d100      	bne.n	800083e <__aeabi_fdiv+0x22>
 800083c:	e074      	b.n	8000928 <__aeabi_fdiv+0x10c>
 800083e:	2300      	movs	r3, #0
 8000840:	2280      	movs	r2, #128	; 0x80
 8000842:	4699      	mov	r9, r3
 8000844:	469a      	mov	sl, r3
 8000846:	00ed      	lsls	r5, r5, #3
 8000848:	04d2      	lsls	r2, r2, #19
 800084a:	4315      	orrs	r5, r2
 800084c:	3f7f      	subs	r7, #127	; 0x7f
 800084e:	0263      	lsls	r3, r4, #9
 8000850:	0a5b      	lsrs	r3, r3, #9
 8000852:	4698      	mov	r8, r3
 8000854:	0063      	lsls	r3, r4, #1
 8000856:	0e1b      	lsrs	r3, r3, #24
 8000858:	0fe4      	lsrs	r4, r4, #31
 800085a:	2b00      	cmp	r3, #0
 800085c:	d04d      	beq.n	80008fa <__aeabi_fdiv+0xde>
 800085e:	2bff      	cmp	r3, #255	; 0xff
 8000860:	d045      	beq.n	80008ee <__aeabi_fdiv+0xd2>
 8000862:	4642      	mov	r2, r8
 8000864:	2180      	movs	r1, #128	; 0x80
 8000866:	00d2      	lsls	r2, r2, #3
 8000868:	04c9      	lsls	r1, r1, #19
 800086a:	4311      	orrs	r1, r2
 800086c:	4688      	mov	r8, r1
 800086e:	2200      	movs	r2, #0
 8000870:	3b7f      	subs	r3, #127	; 0x7f
 8000872:	0031      	movs	r1, r6
 8000874:	1aff      	subs	r7, r7, r3
 8000876:	464b      	mov	r3, r9
 8000878:	4061      	eors	r1, r4
 800087a:	b2c9      	uxtb	r1, r1
 800087c:	2b0f      	cmp	r3, #15
 800087e:	d900      	bls.n	8000882 <__aeabi_fdiv+0x66>
 8000880:	e0b8      	b.n	80009f4 <__aeabi_fdiv+0x1d8>
 8000882:	4870      	ldr	r0, [pc, #448]	; (8000a44 <__aeabi_fdiv+0x228>)
 8000884:	009b      	lsls	r3, r3, #2
 8000886:	58c3      	ldr	r3, [r0, r3]
 8000888:	469f      	mov	pc, r3
 800088a:	2300      	movs	r3, #0
 800088c:	4698      	mov	r8, r3
 800088e:	0026      	movs	r6, r4
 8000890:	4645      	mov	r5, r8
 8000892:	4692      	mov	sl, r2
 8000894:	4653      	mov	r3, sl
 8000896:	2b02      	cmp	r3, #2
 8000898:	d100      	bne.n	800089c <__aeabi_fdiv+0x80>
 800089a:	e08d      	b.n	80009b8 <__aeabi_fdiv+0x19c>
 800089c:	2b03      	cmp	r3, #3
 800089e:	d100      	bne.n	80008a2 <__aeabi_fdiv+0x86>
 80008a0:	e0a1      	b.n	80009e6 <__aeabi_fdiv+0x1ca>
 80008a2:	2b01      	cmp	r3, #1
 80008a4:	d018      	beq.n	80008d8 <__aeabi_fdiv+0xbc>
 80008a6:	003b      	movs	r3, r7
 80008a8:	337f      	adds	r3, #127	; 0x7f
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	dd6d      	ble.n	800098a <__aeabi_fdiv+0x16e>
 80008ae:	076a      	lsls	r2, r5, #29
 80008b0:	d004      	beq.n	80008bc <__aeabi_fdiv+0xa0>
 80008b2:	220f      	movs	r2, #15
 80008b4:	402a      	ands	r2, r5
 80008b6:	2a04      	cmp	r2, #4
 80008b8:	d000      	beq.n	80008bc <__aeabi_fdiv+0xa0>
 80008ba:	3504      	adds	r5, #4
 80008bc:	012a      	lsls	r2, r5, #4
 80008be:	d503      	bpl.n	80008c8 <__aeabi_fdiv+0xac>
 80008c0:	4b61      	ldr	r3, [pc, #388]	; (8000a48 <__aeabi_fdiv+0x22c>)
 80008c2:	401d      	ands	r5, r3
 80008c4:	003b      	movs	r3, r7
 80008c6:	3380      	adds	r3, #128	; 0x80
 80008c8:	2bfe      	cmp	r3, #254	; 0xfe
 80008ca:	dd00      	ble.n	80008ce <__aeabi_fdiv+0xb2>
 80008cc:	e074      	b.n	80009b8 <__aeabi_fdiv+0x19c>
 80008ce:	01aa      	lsls	r2, r5, #6
 80008d0:	0a52      	lsrs	r2, r2, #9
 80008d2:	b2d8      	uxtb	r0, r3
 80008d4:	e002      	b.n	80008dc <__aeabi_fdiv+0xc0>
 80008d6:	000e      	movs	r6, r1
 80008d8:	2000      	movs	r0, #0
 80008da:	2200      	movs	r2, #0
 80008dc:	05c0      	lsls	r0, r0, #23
 80008de:	07f6      	lsls	r6, r6, #31
 80008e0:	4310      	orrs	r0, r2
 80008e2:	4330      	orrs	r0, r6
 80008e4:	bce0      	pop	{r5, r6, r7}
 80008e6:	46ba      	mov	sl, r7
 80008e8:	46b1      	mov	r9, r6
 80008ea:	46a8      	mov	r8, r5
 80008ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80008ee:	4643      	mov	r3, r8
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d13f      	bne.n	8000974 <__aeabi_fdiv+0x158>
 80008f4:	2202      	movs	r2, #2
 80008f6:	3fff      	subs	r7, #255	; 0xff
 80008f8:	e003      	b.n	8000902 <__aeabi_fdiv+0xe6>
 80008fa:	4643      	mov	r3, r8
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d12d      	bne.n	800095c <__aeabi_fdiv+0x140>
 8000900:	2201      	movs	r2, #1
 8000902:	0031      	movs	r1, r6
 8000904:	464b      	mov	r3, r9
 8000906:	4061      	eors	r1, r4
 8000908:	b2c9      	uxtb	r1, r1
 800090a:	4313      	orrs	r3, r2
 800090c:	2b0f      	cmp	r3, #15
 800090e:	d838      	bhi.n	8000982 <__aeabi_fdiv+0x166>
 8000910:	484e      	ldr	r0, [pc, #312]	; (8000a4c <__aeabi_fdiv+0x230>)
 8000912:	009b      	lsls	r3, r3, #2
 8000914:	58c3      	ldr	r3, [r0, r3]
 8000916:	469f      	mov	pc, r3
 8000918:	2d00      	cmp	r5, #0
 800091a:	d113      	bne.n	8000944 <__aeabi_fdiv+0x128>
 800091c:	2304      	movs	r3, #4
 800091e:	4699      	mov	r9, r3
 8000920:	3b03      	subs	r3, #3
 8000922:	2700      	movs	r7, #0
 8000924:	469a      	mov	sl, r3
 8000926:	e792      	b.n	800084e <__aeabi_fdiv+0x32>
 8000928:	2d00      	cmp	r5, #0
 800092a:	d105      	bne.n	8000938 <__aeabi_fdiv+0x11c>
 800092c:	2308      	movs	r3, #8
 800092e:	4699      	mov	r9, r3
 8000930:	3b06      	subs	r3, #6
 8000932:	27ff      	movs	r7, #255	; 0xff
 8000934:	469a      	mov	sl, r3
 8000936:	e78a      	b.n	800084e <__aeabi_fdiv+0x32>
 8000938:	230c      	movs	r3, #12
 800093a:	4699      	mov	r9, r3
 800093c:	3b09      	subs	r3, #9
 800093e:	27ff      	movs	r7, #255	; 0xff
 8000940:	469a      	mov	sl, r3
 8000942:	e784      	b.n	800084e <__aeabi_fdiv+0x32>
 8000944:	0028      	movs	r0, r5
 8000946:	f002 fb13 	bl	8002f70 <__clzsi2>
 800094a:	2776      	movs	r7, #118	; 0x76
 800094c:	1f43      	subs	r3, r0, #5
 800094e:	409d      	lsls	r5, r3
 8000950:	2300      	movs	r3, #0
 8000952:	427f      	negs	r7, r7
 8000954:	4699      	mov	r9, r3
 8000956:	469a      	mov	sl, r3
 8000958:	1a3f      	subs	r7, r7, r0
 800095a:	e778      	b.n	800084e <__aeabi_fdiv+0x32>
 800095c:	4640      	mov	r0, r8
 800095e:	f002 fb07 	bl	8002f70 <__clzsi2>
 8000962:	4642      	mov	r2, r8
 8000964:	1f43      	subs	r3, r0, #5
 8000966:	409a      	lsls	r2, r3
 8000968:	2376      	movs	r3, #118	; 0x76
 800096a:	425b      	negs	r3, r3
 800096c:	4690      	mov	r8, r2
 800096e:	1a1b      	subs	r3, r3, r0
 8000970:	2200      	movs	r2, #0
 8000972:	e77e      	b.n	8000872 <__aeabi_fdiv+0x56>
 8000974:	2303      	movs	r3, #3
 8000976:	464a      	mov	r2, r9
 8000978:	431a      	orrs	r2, r3
 800097a:	4691      	mov	r9, r2
 800097c:	33fc      	adds	r3, #252	; 0xfc
 800097e:	2203      	movs	r2, #3
 8000980:	e777      	b.n	8000872 <__aeabi_fdiv+0x56>
 8000982:	000e      	movs	r6, r1
 8000984:	20ff      	movs	r0, #255	; 0xff
 8000986:	2200      	movs	r2, #0
 8000988:	e7a8      	b.n	80008dc <__aeabi_fdiv+0xc0>
 800098a:	2201      	movs	r2, #1
 800098c:	1ad3      	subs	r3, r2, r3
 800098e:	2b1b      	cmp	r3, #27
 8000990:	dca2      	bgt.n	80008d8 <__aeabi_fdiv+0xbc>
 8000992:	379e      	adds	r7, #158	; 0x9e
 8000994:	002a      	movs	r2, r5
 8000996:	40bd      	lsls	r5, r7
 8000998:	40da      	lsrs	r2, r3
 800099a:	1e6b      	subs	r3, r5, #1
 800099c:	419d      	sbcs	r5, r3
 800099e:	4315      	orrs	r5, r2
 80009a0:	076a      	lsls	r2, r5, #29
 80009a2:	d004      	beq.n	80009ae <__aeabi_fdiv+0x192>
 80009a4:	220f      	movs	r2, #15
 80009a6:	402a      	ands	r2, r5
 80009a8:	2a04      	cmp	r2, #4
 80009aa:	d000      	beq.n	80009ae <__aeabi_fdiv+0x192>
 80009ac:	3504      	adds	r5, #4
 80009ae:	016a      	lsls	r2, r5, #5
 80009b0:	d544      	bpl.n	8000a3c <__aeabi_fdiv+0x220>
 80009b2:	2001      	movs	r0, #1
 80009b4:	2200      	movs	r2, #0
 80009b6:	e791      	b.n	80008dc <__aeabi_fdiv+0xc0>
 80009b8:	20ff      	movs	r0, #255	; 0xff
 80009ba:	2200      	movs	r2, #0
 80009bc:	e78e      	b.n	80008dc <__aeabi_fdiv+0xc0>
 80009be:	2280      	movs	r2, #128	; 0x80
 80009c0:	2600      	movs	r6, #0
 80009c2:	20ff      	movs	r0, #255	; 0xff
 80009c4:	03d2      	lsls	r2, r2, #15
 80009c6:	e789      	b.n	80008dc <__aeabi_fdiv+0xc0>
 80009c8:	2300      	movs	r3, #0
 80009ca:	4698      	mov	r8, r3
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	03d2      	lsls	r2, r2, #15
 80009d0:	4215      	tst	r5, r2
 80009d2:	d008      	beq.n	80009e6 <__aeabi_fdiv+0x1ca>
 80009d4:	4643      	mov	r3, r8
 80009d6:	4213      	tst	r3, r2
 80009d8:	d105      	bne.n	80009e6 <__aeabi_fdiv+0x1ca>
 80009da:	431a      	orrs	r2, r3
 80009dc:	0252      	lsls	r2, r2, #9
 80009de:	0026      	movs	r6, r4
 80009e0:	20ff      	movs	r0, #255	; 0xff
 80009e2:	0a52      	lsrs	r2, r2, #9
 80009e4:	e77a      	b.n	80008dc <__aeabi_fdiv+0xc0>
 80009e6:	2280      	movs	r2, #128	; 0x80
 80009e8:	03d2      	lsls	r2, r2, #15
 80009ea:	432a      	orrs	r2, r5
 80009ec:	0252      	lsls	r2, r2, #9
 80009ee:	20ff      	movs	r0, #255	; 0xff
 80009f0:	0a52      	lsrs	r2, r2, #9
 80009f2:	e773      	b.n	80008dc <__aeabi_fdiv+0xc0>
 80009f4:	4642      	mov	r2, r8
 80009f6:	016b      	lsls	r3, r5, #5
 80009f8:	0155      	lsls	r5, r2, #5
 80009fa:	42ab      	cmp	r3, r5
 80009fc:	d21a      	bcs.n	8000a34 <__aeabi_fdiv+0x218>
 80009fe:	201b      	movs	r0, #27
 8000a00:	2200      	movs	r2, #0
 8000a02:	3f01      	subs	r7, #1
 8000a04:	2601      	movs	r6, #1
 8000a06:	001c      	movs	r4, r3
 8000a08:	0052      	lsls	r2, r2, #1
 8000a0a:	005b      	lsls	r3, r3, #1
 8000a0c:	2c00      	cmp	r4, #0
 8000a0e:	db01      	blt.n	8000a14 <__aeabi_fdiv+0x1f8>
 8000a10:	429d      	cmp	r5, r3
 8000a12:	d801      	bhi.n	8000a18 <__aeabi_fdiv+0x1fc>
 8000a14:	1b5b      	subs	r3, r3, r5
 8000a16:	4332      	orrs	r2, r6
 8000a18:	3801      	subs	r0, #1
 8000a1a:	2800      	cmp	r0, #0
 8000a1c:	d1f3      	bne.n	8000a06 <__aeabi_fdiv+0x1ea>
 8000a1e:	1e58      	subs	r0, r3, #1
 8000a20:	4183      	sbcs	r3, r0
 8000a22:	4313      	orrs	r3, r2
 8000a24:	001d      	movs	r5, r3
 8000a26:	003b      	movs	r3, r7
 8000a28:	337f      	adds	r3, #127	; 0x7f
 8000a2a:	000e      	movs	r6, r1
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	dd00      	ble.n	8000a32 <__aeabi_fdiv+0x216>
 8000a30:	e73d      	b.n	80008ae <__aeabi_fdiv+0x92>
 8000a32:	e7aa      	b.n	800098a <__aeabi_fdiv+0x16e>
 8000a34:	201a      	movs	r0, #26
 8000a36:	2201      	movs	r2, #1
 8000a38:	1b5b      	subs	r3, r3, r5
 8000a3a:	e7e3      	b.n	8000a04 <__aeabi_fdiv+0x1e8>
 8000a3c:	01aa      	lsls	r2, r5, #6
 8000a3e:	2000      	movs	r0, #0
 8000a40:	0a52      	lsrs	r2, r2, #9
 8000a42:	e74b      	b.n	80008dc <__aeabi_fdiv+0xc0>
 8000a44:	08008808 	.word	0x08008808
 8000a48:	f7ffffff 	.word	0xf7ffffff
 8000a4c:	08008848 	.word	0x08008848

08000a50 <__eqsf2>:
 8000a50:	b570      	push	{r4, r5, r6, lr}
 8000a52:	0042      	lsls	r2, r0, #1
 8000a54:	0245      	lsls	r5, r0, #9
 8000a56:	024e      	lsls	r6, r1, #9
 8000a58:	004c      	lsls	r4, r1, #1
 8000a5a:	0fc3      	lsrs	r3, r0, #31
 8000a5c:	0a6d      	lsrs	r5, r5, #9
 8000a5e:	2001      	movs	r0, #1
 8000a60:	0e12      	lsrs	r2, r2, #24
 8000a62:	0a76      	lsrs	r6, r6, #9
 8000a64:	0e24      	lsrs	r4, r4, #24
 8000a66:	0fc9      	lsrs	r1, r1, #31
 8000a68:	2aff      	cmp	r2, #255	; 0xff
 8000a6a:	d006      	beq.n	8000a7a <__eqsf2+0x2a>
 8000a6c:	2cff      	cmp	r4, #255	; 0xff
 8000a6e:	d003      	beq.n	8000a78 <__eqsf2+0x28>
 8000a70:	42a2      	cmp	r2, r4
 8000a72:	d101      	bne.n	8000a78 <__eqsf2+0x28>
 8000a74:	42b5      	cmp	r5, r6
 8000a76:	d006      	beq.n	8000a86 <__eqsf2+0x36>
 8000a78:	bd70      	pop	{r4, r5, r6, pc}
 8000a7a:	2d00      	cmp	r5, #0
 8000a7c:	d1fc      	bne.n	8000a78 <__eqsf2+0x28>
 8000a7e:	2cff      	cmp	r4, #255	; 0xff
 8000a80:	d1fa      	bne.n	8000a78 <__eqsf2+0x28>
 8000a82:	2e00      	cmp	r6, #0
 8000a84:	d1f8      	bne.n	8000a78 <__eqsf2+0x28>
 8000a86:	428b      	cmp	r3, r1
 8000a88:	d006      	beq.n	8000a98 <__eqsf2+0x48>
 8000a8a:	2001      	movs	r0, #1
 8000a8c:	2a00      	cmp	r2, #0
 8000a8e:	d1f3      	bne.n	8000a78 <__eqsf2+0x28>
 8000a90:	0028      	movs	r0, r5
 8000a92:	1e43      	subs	r3, r0, #1
 8000a94:	4198      	sbcs	r0, r3
 8000a96:	e7ef      	b.n	8000a78 <__eqsf2+0x28>
 8000a98:	2000      	movs	r0, #0
 8000a9a:	e7ed      	b.n	8000a78 <__eqsf2+0x28>

08000a9c <__gesf2>:
 8000a9c:	b570      	push	{r4, r5, r6, lr}
 8000a9e:	0042      	lsls	r2, r0, #1
 8000aa0:	0245      	lsls	r5, r0, #9
 8000aa2:	024e      	lsls	r6, r1, #9
 8000aa4:	004c      	lsls	r4, r1, #1
 8000aa6:	0fc3      	lsrs	r3, r0, #31
 8000aa8:	0a6d      	lsrs	r5, r5, #9
 8000aaa:	0e12      	lsrs	r2, r2, #24
 8000aac:	0a76      	lsrs	r6, r6, #9
 8000aae:	0e24      	lsrs	r4, r4, #24
 8000ab0:	0fc8      	lsrs	r0, r1, #31
 8000ab2:	2aff      	cmp	r2, #255	; 0xff
 8000ab4:	d01b      	beq.n	8000aee <__gesf2+0x52>
 8000ab6:	2cff      	cmp	r4, #255	; 0xff
 8000ab8:	d00e      	beq.n	8000ad8 <__gesf2+0x3c>
 8000aba:	2a00      	cmp	r2, #0
 8000abc:	d11b      	bne.n	8000af6 <__gesf2+0x5a>
 8000abe:	2c00      	cmp	r4, #0
 8000ac0:	d101      	bne.n	8000ac6 <__gesf2+0x2a>
 8000ac2:	2e00      	cmp	r6, #0
 8000ac4:	d01c      	beq.n	8000b00 <__gesf2+0x64>
 8000ac6:	2d00      	cmp	r5, #0
 8000ac8:	d00c      	beq.n	8000ae4 <__gesf2+0x48>
 8000aca:	4283      	cmp	r3, r0
 8000acc:	d01c      	beq.n	8000b08 <__gesf2+0x6c>
 8000ace:	2102      	movs	r1, #2
 8000ad0:	1e58      	subs	r0, r3, #1
 8000ad2:	4008      	ands	r0, r1
 8000ad4:	3801      	subs	r0, #1
 8000ad6:	bd70      	pop	{r4, r5, r6, pc}
 8000ad8:	2e00      	cmp	r6, #0
 8000ada:	d122      	bne.n	8000b22 <__gesf2+0x86>
 8000adc:	2a00      	cmp	r2, #0
 8000ade:	d1f4      	bne.n	8000aca <__gesf2+0x2e>
 8000ae0:	2d00      	cmp	r5, #0
 8000ae2:	d1f2      	bne.n	8000aca <__gesf2+0x2e>
 8000ae4:	2800      	cmp	r0, #0
 8000ae6:	d1f6      	bne.n	8000ad6 <__gesf2+0x3a>
 8000ae8:	2001      	movs	r0, #1
 8000aea:	4240      	negs	r0, r0
 8000aec:	e7f3      	b.n	8000ad6 <__gesf2+0x3a>
 8000aee:	2d00      	cmp	r5, #0
 8000af0:	d117      	bne.n	8000b22 <__gesf2+0x86>
 8000af2:	2cff      	cmp	r4, #255	; 0xff
 8000af4:	d0f0      	beq.n	8000ad8 <__gesf2+0x3c>
 8000af6:	2c00      	cmp	r4, #0
 8000af8:	d1e7      	bne.n	8000aca <__gesf2+0x2e>
 8000afa:	2e00      	cmp	r6, #0
 8000afc:	d1e5      	bne.n	8000aca <__gesf2+0x2e>
 8000afe:	e7e6      	b.n	8000ace <__gesf2+0x32>
 8000b00:	2000      	movs	r0, #0
 8000b02:	2d00      	cmp	r5, #0
 8000b04:	d0e7      	beq.n	8000ad6 <__gesf2+0x3a>
 8000b06:	e7e2      	b.n	8000ace <__gesf2+0x32>
 8000b08:	42a2      	cmp	r2, r4
 8000b0a:	dc05      	bgt.n	8000b18 <__gesf2+0x7c>
 8000b0c:	dbea      	blt.n	8000ae4 <__gesf2+0x48>
 8000b0e:	42b5      	cmp	r5, r6
 8000b10:	d802      	bhi.n	8000b18 <__gesf2+0x7c>
 8000b12:	d3e7      	bcc.n	8000ae4 <__gesf2+0x48>
 8000b14:	2000      	movs	r0, #0
 8000b16:	e7de      	b.n	8000ad6 <__gesf2+0x3a>
 8000b18:	4243      	negs	r3, r0
 8000b1a:	4158      	adcs	r0, r3
 8000b1c:	0040      	lsls	r0, r0, #1
 8000b1e:	3801      	subs	r0, #1
 8000b20:	e7d9      	b.n	8000ad6 <__gesf2+0x3a>
 8000b22:	2002      	movs	r0, #2
 8000b24:	4240      	negs	r0, r0
 8000b26:	e7d6      	b.n	8000ad6 <__gesf2+0x3a>

08000b28 <__lesf2>:
 8000b28:	b570      	push	{r4, r5, r6, lr}
 8000b2a:	0042      	lsls	r2, r0, #1
 8000b2c:	0245      	lsls	r5, r0, #9
 8000b2e:	024e      	lsls	r6, r1, #9
 8000b30:	004c      	lsls	r4, r1, #1
 8000b32:	0fc3      	lsrs	r3, r0, #31
 8000b34:	0a6d      	lsrs	r5, r5, #9
 8000b36:	0e12      	lsrs	r2, r2, #24
 8000b38:	0a76      	lsrs	r6, r6, #9
 8000b3a:	0e24      	lsrs	r4, r4, #24
 8000b3c:	0fc8      	lsrs	r0, r1, #31
 8000b3e:	2aff      	cmp	r2, #255	; 0xff
 8000b40:	d00b      	beq.n	8000b5a <__lesf2+0x32>
 8000b42:	2cff      	cmp	r4, #255	; 0xff
 8000b44:	d00d      	beq.n	8000b62 <__lesf2+0x3a>
 8000b46:	2a00      	cmp	r2, #0
 8000b48:	d11f      	bne.n	8000b8a <__lesf2+0x62>
 8000b4a:	2c00      	cmp	r4, #0
 8000b4c:	d116      	bne.n	8000b7c <__lesf2+0x54>
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	d114      	bne.n	8000b7c <__lesf2+0x54>
 8000b52:	2000      	movs	r0, #0
 8000b54:	2d00      	cmp	r5, #0
 8000b56:	d010      	beq.n	8000b7a <__lesf2+0x52>
 8000b58:	e009      	b.n	8000b6e <__lesf2+0x46>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d10c      	bne.n	8000b78 <__lesf2+0x50>
 8000b5e:	2cff      	cmp	r4, #255	; 0xff
 8000b60:	d113      	bne.n	8000b8a <__lesf2+0x62>
 8000b62:	2e00      	cmp	r6, #0
 8000b64:	d108      	bne.n	8000b78 <__lesf2+0x50>
 8000b66:	2a00      	cmp	r2, #0
 8000b68:	d008      	beq.n	8000b7c <__lesf2+0x54>
 8000b6a:	4283      	cmp	r3, r0
 8000b6c:	d012      	beq.n	8000b94 <__lesf2+0x6c>
 8000b6e:	2102      	movs	r1, #2
 8000b70:	1e58      	subs	r0, r3, #1
 8000b72:	4008      	ands	r0, r1
 8000b74:	3801      	subs	r0, #1
 8000b76:	e000      	b.n	8000b7a <__lesf2+0x52>
 8000b78:	2002      	movs	r0, #2
 8000b7a:	bd70      	pop	{r4, r5, r6, pc}
 8000b7c:	2d00      	cmp	r5, #0
 8000b7e:	d1f4      	bne.n	8000b6a <__lesf2+0x42>
 8000b80:	2800      	cmp	r0, #0
 8000b82:	d1fa      	bne.n	8000b7a <__lesf2+0x52>
 8000b84:	2001      	movs	r0, #1
 8000b86:	4240      	negs	r0, r0
 8000b88:	e7f7      	b.n	8000b7a <__lesf2+0x52>
 8000b8a:	2c00      	cmp	r4, #0
 8000b8c:	d1ed      	bne.n	8000b6a <__lesf2+0x42>
 8000b8e:	2e00      	cmp	r6, #0
 8000b90:	d1eb      	bne.n	8000b6a <__lesf2+0x42>
 8000b92:	e7ec      	b.n	8000b6e <__lesf2+0x46>
 8000b94:	42a2      	cmp	r2, r4
 8000b96:	dc05      	bgt.n	8000ba4 <__lesf2+0x7c>
 8000b98:	dbf2      	blt.n	8000b80 <__lesf2+0x58>
 8000b9a:	42b5      	cmp	r5, r6
 8000b9c:	d802      	bhi.n	8000ba4 <__lesf2+0x7c>
 8000b9e:	d3ef      	bcc.n	8000b80 <__lesf2+0x58>
 8000ba0:	2000      	movs	r0, #0
 8000ba2:	e7ea      	b.n	8000b7a <__lesf2+0x52>
 8000ba4:	4243      	negs	r3, r0
 8000ba6:	4158      	adcs	r0, r3
 8000ba8:	0040      	lsls	r0, r0, #1
 8000baa:	3801      	subs	r0, #1
 8000bac:	e7e5      	b.n	8000b7a <__lesf2+0x52>
 8000bae:	46c0      	nop			; (mov r8, r8)

08000bb0 <__aeabi_fmul>:
 8000bb0:	0243      	lsls	r3, r0, #9
 8000bb2:	0a5b      	lsrs	r3, r3, #9
 8000bb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bb6:	464f      	mov	r7, r9
 8000bb8:	4646      	mov	r6, r8
 8000bba:	4699      	mov	r9, r3
 8000bbc:	46d6      	mov	lr, sl
 8000bbe:	0fc3      	lsrs	r3, r0, #31
 8000bc0:	0045      	lsls	r5, r0, #1
 8000bc2:	4698      	mov	r8, r3
 8000bc4:	b5c0      	push	{r6, r7, lr}
 8000bc6:	464b      	mov	r3, r9
 8000bc8:	1c0f      	adds	r7, r1, #0
 8000bca:	0e2d      	lsrs	r5, r5, #24
 8000bcc:	d100      	bne.n	8000bd0 <__aeabi_fmul+0x20>
 8000bce:	e0cb      	b.n	8000d68 <__aeabi_fmul+0x1b8>
 8000bd0:	2dff      	cmp	r5, #255	; 0xff
 8000bd2:	d100      	bne.n	8000bd6 <__aeabi_fmul+0x26>
 8000bd4:	e0cf      	b.n	8000d76 <__aeabi_fmul+0x1c6>
 8000bd6:	2280      	movs	r2, #128	; 0x80
 8000bd8:	00db      	lsls	r3, r3, #3
 8000bda:	04d2      	lsls	r2, r2, #19
 8000bdc:	431a      	orrs	r2, r3
 8000bde:	2300      	movs	r3, #0
 8000be0:	4691      	mov	r9, r2
 8000be2:	2600      	movs	r6, #0
 8000be4:	469a      	mov	sl, r3
 8000be6:	3d7f      	subs	r5, #127	; 0x7f
 8000be8:	027c      	lsls	r4, r7, #9
 8000bea:	007b      	lsls	r3, r7, #1
 8000bec:	0a64      	lsrs	r4, r4, #9
 8000bee:	0e1b      	lsrs	r3, r3, #24
 8000bf0:	0fff      	lsrs	r7, r7, #31
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d100      	bne.n	8000bf8 <__aeabi_fmul+0x48>
 8000bf6:	e0a9      	b.n	8000d4c <__aeabi_fmul+0x19c>
 8000bf8:	2bff      	cmp	r3, #255	; 0xff
 8000bfa:	d011      	beq.n	8000c20 <__aeabi_fmul+0x70>
 8000bfc:	2280      	movs	r2, #128	; 0x80
 8000bfe:	00e4      	lsls	r4, r4, #3
 8000c00:	04d2      	lsls	r2, r2, #19
 8000c02:	4314      	orrs	r4, r2
 8000c04:	4642      	mov	r2, r8
 8000c06:	3b7f      	subs	r3, #127	; 0x7f
 8000c08:	195b      	adds	r3, r3, r5
 8000c0a:	407a      	eors	r2, r7
 8000c0c:	2000      	movs	r0, #0
 8000c0e:	b2d2      	uxtb	r2, r2
 8000c10:	1c5d      	adds	r5, r3, #1
 8000c12:	2e0a      	cmp	r6, #10
 8000c14:	dd13      	ble.n	8000c3e <__aeabi_fmul+0x8e>
 8000c16:	003a      	movs	r2, r7
 8000c18:	2e0b      	cmp	r6, #11
 8000c1a:	d047      	beq.n	8000cac <__aeabi_fmul+0xfc>
 8000c1c:	4647      	mov	r7, r8
 8000c1e:	e03f      	b.n	8000ca0 <__aeabi_fmul+0xf0>
 8000c20:	002b      	movs	r3, r5
 8000c22:	33ff      	adds	r3, #255	; 0xff
 8000c24:	2c00      	cmp	r4, #0
 8000c26:	d11e      	bne.n	8000c66 <__aeabi_fmul+0xb6>
 8000c28:	2202      	movs	r2, #2
 8000c2a:	4316      	orrs	r6, r2
 8000c2c:	4642      	mov	r2, r8
 8000c2e:	3501      	adds	r5, #1
 8000c30:	407a      	eors	r2, r7
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	35ff      	adds	r5, #255	; 0xff
 8000c36:	2e0a      	cmp	r6, #10
 8000c38:	dd00      	ble.n	8000c3c <__aeabi_fmul+0x8c>
 8000c3a:	e0e4      	b.n	8000e06 <__aeabi_fmul+0x256>
 8000c3c:	2002      	movs	r0, #2
 8000c3e:	2e02      	cmp	r6, #2
 8000c40:	dc1c      	bgt.n	8000c7c <__aeabi_fmul+0xcc>
 8000c42:	3e01      	subs	r6, #1
 8000c44:	2e01      	cmp	r6, #1
 8000c46:	d842      	bhi.n	8000cce <__aeabi_fmul+0x11e>
 8000c48:	2802      	cmp	r0, #2
 8000c4a:	d03d      	beq.n	8000cc8 <__aeabi_fmul+0x118>
 8000c4c:	2801      	cmp	r0, #1
 8000c4e:	d166      	bne.n	8000d1e <__aeabi_fmul+0x16e>
 8000c50:	2000      	movs	r0, #0
 8000c52:	2100      	movs	r1, #0
 8000c54:	05c0      	lsls	r0, r0, #23
 8000c56:	4308      	orrs	r0, r1
 8000c58:	07d2      	lsls	r2, r2, #31
 8000c5a:	4310      	orrs	r0, r2
 8000c5c:	bce0      	pop	{r5, r6, r7}
 8000c5e:	46ba      	mov	sl, r7
 8000c60:	46b1      	mov	r9, r6
 8000c62:	46a8      	mov	r8, r5
 8000c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c66:	2203      	movs	r2, #3
 8000c68:	4316      	orrs	r6, r2
 8000c6a:	4642      	mov	r2, r8
 8000c6c:	3501      	adds	r5, #1
 8000c6e:	407a      	eors	r2, r7
 8000c70:	b2d2      	uxtb	r2, r2
 8000c72:	35ff      	adds	r5, #255	; 0xff
 8000c74:	2e0a      	cmp	r6, #10
 8000c76:	dd00      	ble.n	8000c7a <__aeabi_fmul+0xca>
 8000c78:	e0e4      	b.n	8000e44 <__aeabi_fmul+0x294>
 8000c7a:	2003      	movs	r0, #3
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	40b1      	lsls	r1, r6
 8000c80:	26a6      	movs	r6, #166	; 0xa6
 8000c82:	00f6      	lsls	r6, r6, #3
 8000c84:	4231      	tst	r1, r6
 8000c86:	d10a      	bne.n	8000c9e <__aeabi_fmul+0xee>
 8000c88:	2690      	movs	r6, #144	; 0x90
 8000c8a:	00b6      	lsls	r6, r6, #2
 8000c8c:	4231      	tst	r1, r6
 8000c8e:	d116      	bne.n	8000cbe <__aeabi_fmul+0x10e>
 8000c90:	3eb9      	subs	r6, #185	; 0xb9
 8000c92:	3eff      	subs	r6, #255	; 0xff
 8000c94:	420e      	tst	r6, r1
 8000c96:	d01a      	beq.n	8000cce <__aeabi_fmul+0x11e>
 8000c98:	46a1      	mov	r9, r4
 8000c9a:	4682      	mov	sl, r0
 8000c9c:	e000      	b.n	8000ca0 <__aeabi_fmul+0xf0>
 8000c9e:	0017      	movs	r7, r2
 8000ca0:	4653      	mov	r3, sl
 8000ca2:	003a      	movs	r2, r7
 8000ca4:	2b02      	cmp	r3, #2
 8000ca6:	d00f      	beq.n	8000cc8 <__aeabi_fmul+0x118>
 8000ca8:	464c      	mov	r4, r9
 8000caa:	4650      	mov	r0, sl
 8000cac:	2803      	cmp	r0, #3
 8000cae:	d1cd      	bne.n	8000c4c <__aeabi_fmul+0x9c>
 8000cb0:	2180      	movs	r1, #128	; 0x80
 8000cb2:	03c9      	lsls	r1, r1, #15
 8000cb4:	4321      	orrs	r1, r4
 8000cb6:	0249      	lsls	r1, r1, #9
 8000cb8:	20ff      	movs	r0, #255	; 0xff
 8000cba:	0a49      	lsrs	r1, r1, #9
 8000cbc:	e7ca      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000cbe:	2180      	movs	r1, #128	; 0x80
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	20ff      	movs	r0, #255	; 0xff
 8000cc4:	03c9      	lsls	r1, r1, #15
 8000cc6:	e7c5      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000cc8:	20ff      	movs	r0, #255	; 0xff
 8000cca:	2100      	movs	r1, #0
 8000ccc:	e7c2      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000cce:	0c20      	lsrs	r0, r4, #16
 8000cd0:	4649      	mov	r1, r9
 8000cd2:	0424      	lsls	r4, r4, #16
 8000cd4:	0c24      	lsrs	r4, r4, #16
 8000cd6:	0027      	movs	r7, r4
 8000cd8:	0c0e      	lsrs	r6, r1, #16
 8000cda:	0409      	lsls	r1, r1, #16
 8000cdc:	0c09      	lsrs	r1, r1, #16
 8000cde:	4374      	muls	r4, r6
 8000ce0:	434f      	muls	r7, r1
 8000ce2:	4346      	muls	r6, r0
 8000ce4:	4348      	muls	r0, r1
 8000ce6:	0c39      	lsrs	r1, r7, #16
 8000ce8:	1900      	adds	r0, r0, r4
 8000cea:	1809      	adds	r1, r1, r0
 8000cec:	428c      	cmp	r4, r1
 8000cee:	d903      	bls.n	8000cf8 <__aeabi_fmul+0x148>
 8000cf0:	2080      	movs	r0, #128	; 0x80
 8000cf2:	0240      	lsls	r0, r0, #9
 8000cf4:	4684      	mov	ip, r0
 8000cf6:	4466      	add	r6, ip
 8000cf8:	043f      	lsls	r7, r7, #16
 8000cfa:	0408      	lsls	r0, r1, #16
 8000cfc:	0c3f      	lsrs	r7, r7, #16
 8000cfe:	19c0      	adds	r0, r0, r7
 8000d00:	0184      	lsls	r4, r0, #6
 8000d02:	1e67      	subs	r7, r4, #1
 8000d04:	41bc      	sbcs	r4, r7
 8000d06:	0c09      	lsrs	r1, r1, #16
 8000d08:	0e80      	lsrs	r0, r0, #26
 8000d0a:	1989      	adds	r1, r1, r6
 8000d0c:	4304      	orrs	r4, r0
 8000d0e:	0189      	lsls	r1, r1, #6
 8000d10:	430c      	orrs	r4, r1
 8000d12:	0109      	lsls	r1, r1, #4
 8000d14:	d571      	bpl.n	8000dfa <__aeabi_fmul+0x24a>
 8000d16:	2301      	movs	r3, #1
 8000d18:	0861      	lsrs	r1, r4, #1
 8000d1a:	401c      	ands	r4, r3
 8000d1c:	430c      	orrs	r4, r1
 8000d1e:	002b      	movs	r3, r5
 8000d20:	337f      	adds	r3, #127	; 0x7f
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	dd51      	ble.n	8000dca <__aeabi_fmul+0x21a>
 8000d26:	0761      	lsls	r1, r4, #29
 8000d28:	d004      	beq.n	8000d34 <__aeabi_fmul+0x184>
 8000d2a:	210f      	movs	r1, #15
 8000d2c:	4021      	ands	r1, r4
 8000d2e:	2904      	cmp	r1, #4
 8000d30:	d000      	beq.n	8000d34 <__aeabi_fmul+0x184>
 8000d32:	3404      	adds	r4, #4
 8000d34:	0121      	lsls	r1, r4, #4
 8000d36:	d503      	bpl.n	8000d40 <__aeabi_fmul+0x190>
 8000d38:	4b43      	ldr	r3, [pc, #268]	; (8000e48 <__aeabi_fmul+0x298>)
 8000d3a:	401c      	ands	r4, r3
 8000d3c:	002b      	movs	r3, r5
 8000d3e:	3380      	adds	r3, #128	; 0x80
 8000d40:	2bfe      	cmp	r3, #254	; 0xfe
 8000d42:	dcc1      	bgt.n	8000cc8 <__aeabi_fmul+0x118>
 8000d44:	01a1      	lsls	r1, r4, #6
 8000d46:	0a49      	lsrs	r1, r1, #9
 8000d48:	b2d8      	uxtb	r0, r3
 8000d4a:	e783      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000d4c:	2c00      	cmp	r4, #0
 8000d4e:	d12c      	bne.n	8000daa <__aeabi_fmul+0x1fa>
 8000d50:	2301      	movs	r3, #1
 8000d52:	4642      	mov	r2, r8
 8000d54:	431e      	orrs	r6, r3
 8000d56:	002b      	movs	r3, r5
 8000d58:	407a      	eors	r2, r7
 8000d5a:	2001      	movs	r0, #1
 8000d5c:	b2d2      	uxtb	r2, r2
 8000d5e:	1c5d      	adds	r5, r3, #1
 8000d60:	2e0a      	cmp	r6, #10
 8000d62:	dd00      	ble.n	8000d66 <__aeabi_fmul+0x1b6>
 8000d64:	e757      	b.n	8000c16 <__aeabi_fmul+0x66>
 8000d66:	e76a      	b.n	8000c3e <__aeabi_fmul+0x8e>
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d110      	bne.n	8000d8e <__aeabi_fmul+0x1de>
 8000d6c:	2301      	movs	r3, #1
 8000d6e:	2604      	movs	r6, #4
 8000d70:	2500      	movs	r5, #0
 8000d72:	469a      	mov	sl, r3
 8000d74:	e738      	b.n	8000be8 <__aeabi_fmul+0x38>
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d104      	bne.n	8000d84 <__aeabi_fmul+0x1d4>
 8000d7a:	2302      	movs	r3, #2
 8000d7c:	2608      	movs	r6, #8
 8000d7e:	25ff      	movs	r5, #255	; 0xff
 8000d80:	469a      	mov	sl, r3
 8000d82:	e731      	b.n	8000be8 <__aeabi_fmul+0x38>
 8000d84:	2303      	movs	r3, #3
 8000d86:	260c      	movs	r6, #12
 8000d88:	25ff      	movs	r5, #255	; 0xff
 8000d8a:	469a      	mov	sl, r3
 8000d8c:	e72c      	b.n	8000be8 <__aeabi_fmul+0x38>
 8000d8e:	4648      	mov	r0, r9
 8000d90:	f002 f8ee 	bl	8002f70 <__clzsi2>
 8000d94:	464a      	mov	r2, r9
 8000d96:	1f43      	subs	r3, r0, #5
 8000d98:	2576      	movs	r5, #118	; 0x76
 8000d9a:	409a      	lsls	r2, r3
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	426d      	negs	r5, r5
 8000da0:	4691      	mov	r9, r2
 8000da2:	2600      	movs	r6, #0
 8000da4:	469a      	mov	sl, r3
 8000da6:	1a2d      	subs	r5, r5, r0
 8000da8:	e71e      	b.n	8000be8 <__aeabi_fmul+0x38>
 8000daa:	0020      	movs	r0, r4
 8000dac:	f002 f8e0 	bl	8002f70 <__clzsi2>
 8000db0:	4642      	mov	r2, r8
 8000db2:	1f43      	subs	r3, r0, #5
 8000db4:	409c      	lsls	r4, r3
 8000db6:	1a2b      	subs	r3, r5, r0
 8000db8:	3b76      	subs	r3, #118	; 0x76
 8000dba:	407a      	eors	r2, r7
 8000dbc:	2000      	movs	r0, #0
 8000dbe:	b2d2      	uxtb	r2, r2
 8000dc0:	1c5d      	adds	r5, r3, #1
 8000dc2:	2e0a      	cmp	r6, #10
 8000dc4:	dd00      	ble.n	8000dc8 <__aeabi_fmul+0x218>
 8000dc6:	e726      	b.n	8000c16 <__aeabi_fmul+0x66>
 8000dc8:	e739      	b.n	8000c3e <__aeabi_fmul+0x8e>
 8000dca:	2101      	movs	r1, #1
 8000dcc:	1acb      	subs	r3, r1, r3
 8000dce:	2b1b      	cmp	r3, #27
 8000dd0:	dd00      	ble.n	8000dd4 <__aeabi_fmul+0x224>
 8000dd2:	e73d      	b.n	8000c50 <__aeabi_fmul+0xa0>
 8000dd4:	359e      	adds	r5, #158	; 0x9e
 8000dd6:	0021      	movs	r1, r4
 8000dd8:	40ac      	lsls	r4, r5
 8000dda:	40d9      	lsrs	r1, r3
 8000ddc:	1e63      	subs	r3, r4, #1
 8000dde:	419c      	sbcs	r4, r3
 8000de0:	4321      	orrs	r1, r4
 8000de2:	074b      	lsls	r3, r1, #29
 8000de4:	d004      	beq.n	8000df0 <__aeabi_fmul+0x240>
 8000de6:	230f      	movs	r3, #15
 8000de8:	400b      	ands	r3, r1
 8000dea:	2b04      	cmp	r3, #4
 8000dec:	d000      	beq.n	8000df0 <__aeabi_fmul+0x240>
 8000dee:	3104      	adds	r1, #4
 8000df0:	014b      	lsls	r3, r1, #5
 8000df2:	d504      	bpl.n	8000dfe <__aeabi_fmul+0x24e>
 8000df4:	2001      	movs	r0, #1
 8000df6:	2100      	movs	r1, #0
 8000df8:	e72c      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000dfa:	001d      	movs	r5, r3
 8000dfc:	e78f      	b.n	8000d1e <__aeabi_fmul+0x16e>
 8000dfe:	0189      	lsls	r1, r1, #6
 8000e00:	2000      	movs	r0, #0
 8000e02:	0a49      	lsrs	r1, r1, #9
 8000e04:	e726      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000e06:	2302      	movs	r3, #2
 8000e08:	2e0f      	cmp	r6, #15
 8000e0a:	d10c      	bne.n	8000e26 <__aeabi_fmul+0x276>
 8000e0c:	2180      	movs	r1, #128	; 0x80
 8000e0e:	464b      	mov	r3, r9
 8000e10:	03c9      	lsls	r1, r1, #15
 8000e12:	420b      	tst	r3, r1
 8000e14:	d00d      	beq.n	8000e32 <__aeabi_fmul+0x282>
 8000e16:	420c      	tst	r4, r1
 8000e18:	d10b      	bne.n	8000e32 <__aeabi_fmul+0x282>
 8000e1a:	4321      	orrs	r1, r4
 8000e1c:	0249      	lsls	r1, r1, #9
 8000e1e:	003a      	movs	r2, r7
 8000e20:	20ff      	movs	r0, #255	; 0xff
 8000e22:	0a49      	lsrs	r1, r1, #9
 8000e24:	e716      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000e26:	2e0b      	cmp	r6, #11
 8000e28:	d000      	beq.n	8000e2c <__aeabi_fmul+0x27c>
 8000e2a:	e6f7      	b.n	8000c1c <__aeabi_fmul+0x6c>
 8000e2c:	46a1      	mov	r9, r4
 8000e2e:	469a      	mov	sl, r3
 8000e30:	e736      	b.n	8000ca0 <__aeabi_fmul+0xf0>
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	464b      	mov	r3, r9
 8000e36:	03c9      	lsls	r1, r1, #15
 8000e38:	4319      	orrs	r1, r3
 8000e3a:	0249      	lsls	r1, r1, #9
 8000e3c:	4642      	mov	r2, r8
 8000e3e:	20ff      	movs	r0, #255	; 0xff
 8000e40:	0a49      	lsrs	r1, r1, #9
 8000e42:	e707      	b.n	8000c54 <__aeabi_fmul+0xa4>
 8000e44:	2303      	movs	r3, #3
 8000e46:	e7df      	b.n	8000e08 <__aeabi_fmul+0x258>
 8000e48:	f7ffffff 	.word	0xf7ffffff

08000e4c <__aeabi_fsub>:
 8000e4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e4e:	46c6      	mov	lr, r8
 8000e50:	0243      	lsls	r3, r0, #9
 8000e52:	0a5b      	lsrs	r3, r3, #9
 8000e54:	0045      	lsls	r5, r0, #1
 8000e56:	00da      	lsls	r2, r3, #3
 8000e58:	0fc4      	lsrs	r4, r0, #31
 8000e5a:	0248      	lsls	r0, r1, #9
 8000e5c:	004f      	lsls	r7, r1, #1
 8000e5e:	4694      	mov	ip, r2
 8000e60:	0a42      	lsrs	r2, r0, #9
 8000e62:	001e      	movs	r6, r3
 8000e64:	4690      	mov	r8, r2
 8000e66:	b500      	push	{lr}
 8000e68:	0e2d      	lsrs	r5, r5, #24
 8000e6a:	0e3f      	lsrs	r7, r7, #24
 8000e6c:	0fc9      	lsrs	r1, r1, #31
 8000e6e:	0980      	lsrs	r0, r0, #6
 8000e70:	2fff      	cmp	r7, #255	; 0xff
 8000e72:	d059      	beq.n	8000f28 <__aeabi_fsub+0xdc>
 8000e74:	2201      	movs	r2, #1
 8000e76:	4051      	eors	r1, r2
 8000e78:	428c      	cmp	r4, r1
 8000e7a:	d039      	beq.n	8000ef0 <__aeabi_fsub+0xa4>
 8000e7c:	1bea      	subs	r2, r5, r7
 8000e7e:	2a00      	cmp	r2, #0
 8000e80:	dd58      	ble.n	8000f34 <__aeabi_fsub+0xe8>
 8000e82:	2f00      	cmp	r7, #0
 8000e84:	d068      	beq.n	8000f58 <__aeabi_fsub+0x10c>
 8000e86:	2dff      	cmp	r5, #255	; 0xff
 8000e88:	d100      	bne.n	8000e8c <__aeabi_fsub+0x40>
 8000e8a:	e0d1      	b.n	8001030 <__aeabi_fsub+0x1e4>
 8000e8c:	2380      	movs	r3, #128	; 0x80
 8000e8e:	04db      	lsls	r3, r3, #19
 8000e90:	4318      	orrs	r0, r3
 8000e92:	2a1b      	cmp	r2, #27
 8000e94:	dc00      	bgt.n	8000e98 <__aeabi_fsub+0x4c>
 8000e96:	e0e3      	b.n	8001060 <__aeabi_fsub+0x214>
 8000e98:	2301      	movs	r3, #1
 8000e9a:	4662      	mov	r2, ip
 8000e9c:	1ad3      	subs	r3, r2, r3
 8000e9e:	015a      	lsls	r2, r3, #5
 8000ea0:	d400      	bmi.n	8000ea4 <__aeabi_fsub+0x58>
 8000ea2:	e0ac      	b.n	8000ffe <__aeabi_fsub+0x1b2>
 8000ea4:	019b      	lsls	r3, r3, #6
 8000ea6:	099e      	lsrs	r6, r3, #6
 8000ea8:	0030      	movs	r0, r6
 8000eaa:	f002 f861 	bl	8002f70 <__clzsi2>
 8000eae:	0033      	movs	r3, r6
 8000eb0:	3805      	subs	r0, #5
 8000eb2:	4083      	lsls	r3, r0
 8000eb4:	4285      	cmp	r5, r0
 8000eb6:	dc00      	bgt.n	8000eba <__aeabi_fsub+0x6e>
 8000eb8:	e0c6      	b.n	8001048 <__aeabi_fsub+0x1fc>
 8000eba:	4ab2      	ldr	r2, [pc, #712]	; (8001184 <__aeabi_fsub+0x338>)
 8000ebc:	1a2d      	subs	r5, r5, r0
 8000ebe:	4013      	ands	r3, r2
 8000ec0:	075a      	lsls	r2, r3, #29
 8000ec2:	d004      	beq.n	8000ece <__aeabi_fsub+0x82>
 8000ec4:	220f      	movs	r2, #15
 8000ec6:	401a      	ands	r2, r3
 8000ec8:	2a04      	cmp	r2, #4
 8000eca:	d000      	beq.n	8000ece <__aeabi_fsub+0x82>
 8000ecc:	3304      	adds	r3, #4
 8000ece:	015a      	lsls	r2, r3, #5
 8000ed0:	d400      	bmi.n	8000ed4 <__aeabi_fsub+0x88>
 8000ed2:	e097      	b.n	8001004 <__aeabi_fsub+0x1b8>
 8000ed4:	1c6a      	adds	r2, r5, #1
 8000ed6:	2dfe      	cmp	r5, #254	; 0xfe
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x90>
 8000eda:	e084      	b.n	8000fe6 <__aeabi_fsub+0x19a>
 8000edc:	019b      	lsls	r3, r3, #6
 8000ede:	0a5e      	lsrs	r6, r3, #9
 8000ee0:	b2d2      	uxtb	r2, r2
 8000ee2:	05d0      	lsls	r0, r2, #23
 8000ee4:	4330      	orrs	r0, r6
 8000ee6:	07e4      	lsls	r4, r4, #31
 8000ee8:	4320      	orrs	r0, r4
 8000eea:	bc80      	pop	{r7}
 8000eec:	46b8      	mov	r8, r7
 8000eee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000ef0:	1bea      	subs	r2, r5, r7
 8000ef2:	2a00      	cmp	r2, #0
 8000ef4:	dd41      	ble.n	8000f7a <__aeabi_fsub+0x12e>
 8000ef6:	2f00      	cmp	r7, #0
 8000ef8:	d06b      	beq.n	8000fd2 <__aeabi_fsub+0x186>
 8000efa:	2dff      	cmp	r5, #255	; 0xff
 8000efc:	d100      	bne.n	8000f00 <__aeabi_fsub+0xb4>
 8000efe:	e097      	b.n	8001030 <__aeabi_fsub+0x1e4>
 8000f00:	2380      	movs	r3, #128	; 0x80
 8000f02:	04db      	lsls	r3, r3, #19
 8000f04:	4318      	orrs	r0, r3
 8000f06:	2a1b      	cmp	r2, #27
 8000f08:	dc00      	bgt.n	8000f0c <__aeabi_fsub+0xc0>
 8000f0a:	e0cc      	b.n	80010a6 <__aeabi_fsub+0x25a>
 8000f0c:	2301      	movs	r3, #1
 8000f0e:	4463      	add	r3, ip
 8000f10:	015a      	lsls	r2, r3, #5
 8000f12:	d574      	bpl.n	8000ffe <__aeabi_fsub+0x1b2>
 8000f14:	3501      	adds	r5, #1
 8000f16:	2dff      	cmp	r5, #255	; 0xff
 8000f18:	d065      	beq.n	8000fe6 <__aeabi_fsub+0x19a>
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	499a      	ldr	r1, [pc, #616]	; (8001188 <__aeabi_fsub+0x33c>)
 8000f1e:	401a      	ands	r2, r3
 8000f20:	085b      	lsrs	r3, r3, #1
 8000f22:	400b      	ands	r3, r1
 8000f24:	4313      	orrs	r3, r2
 8000f26:	e7cb      	b.n	8000ec0 <__aeabi_fsub+0x74>
 8000f28:	2800      	cmp	r0, #0
 8000f2a:	d01f      	beq.n	8000f6c <__aeabi_fsub+0x120>
 8000f2c:	428c      	cmp	r4, r1
 8000f2e:	d022      	beq.n	8000f76 <__aeabi_fsub+0x12a>
 8000f30:	002a      	movs	r2, r5
 8000f32:	3aff      	subs	r2, #255	; 0xff
 8000f34:	2a00      	cmp	r2, #0
 8000f36:	d035      	beq.n	8000fa4 <__aeabi_fsub+0x158>
 8000f38:	1b7a      	subs	r2, r7, r5
 8000f3a:	2d00      	cmp	r5, #0
 8000f3c:	d000      	beq.n	8000f40 <__aeabi_fsub+0xf4>
 8000f3e:	e099      	b.n	8001074 <__aeabi_fsub+0x228>
 8000f40:	4663      	mov	r3, ip
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d100      	bne.n	8000f48 <__aeabi_fsub+0xfc>
 8000f46:	e0dd      	b.n	8001104 <__aeabi_fsub+0x2b8>
 8000f48:	1e53      	subs	r3, r2, #1
 8000f4a:	2a01      	cmp	r2, #1
 8000f4c:	d100      	bne.n	8000f50 <__aeabi_fsub+0x104>
 8000f4e:	e105      	b.n	800115c <__aeabi_fsub+0x310>
 8000f50:	2aff      	cmp	r2, #255	; 0xff
 8000f52:	d06b      	beq.n	800102c <__aeabi_fsub+0x1e0>
 8000f54:	001a      	movs	r2, r3
 8000f56:	e094      	b.n	8001082 <__aeabi_fsub+0x236>
 8000f58:	2800      	cmp	r0, #0
 8000f5a:	d073      	beq.n	8001044 <__aeabi_fsub+0x1f8>
 8000f5c:	1e51      	subs	r1, r2, #1
 8000f5e:	2a01      	cmp	r2, #1
 8000f60:	d100      	bne.n	8000f64 <__aeabi_fsub+0x118>
 8000f62:	e0df      	b.n	8001124 <__aeabi_fsub+0x2d8>
 8000f64:	2aff      	cmp	r2, #255	; 0xff
 8000f66:	d063      	beq.n	8001030 <__aeabi_fsub+0x1e4>
 8000f68:	000a      	movs	r2, r1
 8000f6a:	e792      	b.n	8000e92 <__aeabi_fsub+0x46>
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	4051      	eors	r1, r2
 8000f70:	42a1      	cmp	r1, r4
 8000f72:	d000      	beq.n	8000f76 <__aeabi_fsub+0x12a>
 8000f74:	e782      	b.n	8000e7c <__aeabi_fsub+0x30>
 8000f76:	002a      	movs	r2, r5
 8000f78:	3aff      	subs	r2, #255	; 0xff
 8000f7a:	2a00      	cmp	r2, #0
 8000f7c:	d036      	beq.n	8000fec <__aeabi_fsub+0x1a0>
 8000f7e:	1b7a      	subs	r2, r7, r5
 8000f80:	2d00      	cmp	r5, #0
 8000f82:	d100      	bne.n	8000f86 <__aeabi_fsub+0x13a>
 8000f84:	e0aa      	b.n	80010dc <__aeabi_fsub+0x290>
 8000f86:	2fff      	cmp	r7, #255	; 0xff
 8000f88:	d100      	bne.n	8000f8c <__aeabi_fsub+0x140>
 8000f8a:	e0da      	b.n	8001142 <__aeabi_fsub+0x2f6>
 8000f8c:	2380      	movs	r3, #128	; 0x80
 8000f8e:	4661      	mov	r1, ip
 8000f90:	04db      	lsls	r3, r3, #19
 8000f92:	4319      	orrs	r1, r3
 8000f94:	468c      	mov	ip, r1
 8000f96:	2a1b      	cmp	r2, #27
 8000f98:	dc00      	bgt.n	8000f9c <__aeabi_fsub+0x150>
 8000f9a:	e0d4      	b.n	8001146 <__aeabi_fsub+0x2fa>
 8000f9c:	2301      	movs	r3, #1
 8000f9e:	003d      	movs	r5, r7
 8000fa0:	181b      	adds	r3, r3, r0
 8000fa2:	e7b5      	b.n	8000f10 <__aeabi_fsub+0xc4>
 8000fa4:	27fe      	movs	r7, #254	; 0xfe
 8000fa6:	1c6a      	adds	r2, r5, #1
 8000fa8:	4217      	tst	r7, r2
 8000faa:	d171      	bne.n	8001090 <__aeabi_fsub+0x244>
 8000fac:	2d00      	cmp	r5, #0
 8000fae:	d000      	beq.n	8000fb2 <__aeabi_fsub+0x166>
 8000fb0:	e09e      	b.n	80010f0 <__aeabi_fsub+0x2a4>
 8000fb2:	4663      	mov	r3, ip
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d100      	bne.n	8000fba <__aeabi_fsub+0x16e>
 8000fb8:	e0d5      	b.n	8001166 <__aeabi_fsub+0x31a>
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2800      	cmp	r0, #0
 8000fbe:	d100      	bne.n	8000fc2 <__aeabi_fsub+0x176>
 8000fc0:	e78f      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8000fc2:	1a1b      	subs	r3, r3, r0
 8000fc4:	015e      	lsls	r6, r3, #5
 8000fc6:	d400      	bmi.n	8000fca <__aeabi_fsub+0x17e>
 8000fc8:	e0d6      	b.n	8001178 <__aeabi_fsub+0x32c>
 8000fca:	4663      	mov	r3, ip
 8000fcc:	000c      	movs	r4, r1
 8000fce:	1ac3      	subs	r3, r0, r3
 8000fd0:	e776      	b.n	8000ec0 <__aeabi_fsub+0x74>
 8000fd2:	2800      	cmp	r0, #0
 8000fd4:	d036      	beq.n	8001044 <__aeabi_fsub+0x1f8>
 8000fd6:	1e51      	subs	r1, r2, #1
 8000fd8:	2a01      	cmp	r2, #1
 8000fda:	d100      	bne.n	8000fde <__aeabi_fsub+0x192>
 8000fdc:	e09a      	b.n	8001114 <__aeabi_fsub+0x2c8>
 8000fde:	2aff      	cmp	r2, #255	; 0xff
 8000fe0:	d026      	beq.n	8001030 <__aeabi_fsub+0x1e4>
 8000fe2:	000a      	movs	r2, r1
 8000fe4:	e78f      	b.n	8000f06 <__aeabi_fsub+0xba>
 8000fe6:	22ff      	movs	r2, #255	; 0xff
 8000fe8:	2600      	movs	r6, #0
 8000fea:	e77a      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8000fec:	27fe      	movs	r7, #254	; 0xfe
 8000fee:	1c6a      	adds	r2, r5, #1
 8000ff0:	4217      	tst	r7, r2
 8000ff2:	d062      	beq.n	80010ba <__aeabi_fsub+0x26e>
 8000ff4:	2aff      	cmp	r2, #255	; 0xff
 8000ff6:	d0f6      	beq.n	8000fe6 <__aeabi_fsub+0x19a>
 8000ff8:	0015      	movs	r5, r2
 8000ffa:	4460      	add	r0, ip
 8000ffc:	0843      	lsrs	r3, r0, #1
 8000ffe:	075a      	lsls	r2, r3, #29
 8001000:	d000      	beq.n	8001004 <__aeabi_fsub+0x1b8>
 8001002:	e75f      	b.n	8000ec4 <__aeabi_fsub+0x78>
 8001004:	08db      	lsrs	r3, r3, #3
 8001006:	2dff      	cmp	r5, #255	; 0xff
 8001008:	d012      	beq.n	8001030 <__aeabi_fsub+0x1e4>
 800100a:	025b      	lsls	r3, r3, #9
 800100c:	0a5e      	lsrs	r6, r3, #9
 800100e:	b2ea      	uxtb	r2, r5
 8001010:	e767      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8001012:	4662      	mov	r2, ip
 8001014:	2a00      	cmp	r2, #0
 8001016:	d100      	bne.n	800101a <__aeabi_fsub+0x1ce>
 8001018:	e093      	b.n	8001142 <__aeabi_fsub+0x2f6>
 800101a:	2800      	cmp	r0, #0
 800101c:	d008      	beq.n	8001030 <__aeabi_fsub+0x1e4>
 800101e:	2280      	movs	r2, #128	; 0x80
 8001020:	03d2      	lsls	r2, r2, #15
 8001022:	4213      	tst	r3, r2
 8001024:	d004      	beq.n	8001030 <__aeabi_fsub+0x1e4>
 8001026:	4640      	mov	r0, r8
 8001028:	4210      	tst	r0, r2
 800102a:	d101      	bne.n	8001030 <__aeabi_fsub+0x1e4>
 800102c:	000c      	movs	r4, r1
 800102e:	4643      	mov	r3, r8
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0d8      	beq.n	8000fe6 <__aeabi_fsub+0x19a>
 8001034:	2680      	movs	r6, #128	; 0x80
 8001036:	03f6      	lsls	r6, r6, #15
 8001038:	431e      	orrs	r6, r3
 800103a:	0276      	lsls	r6, r6, #9
 800103c:	22ff      	movs	r2, #255	; 0xff
 800103e:	0a76      	lsrs	r6, r6, #9
 8001040:	e74f      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8001042:	4643      	mov	r3, r8
 8001044:	0015      	movs	r5, r2
 8001046:	e7de      	b.n	8001006 <__aeabi_fsub+0x1ba>
 8001048:	2220      	movs	r2, #32
 800104a:	1b40      	subs	r0, r0, r5
 800104c:	3001      	adds	r0, #1
 800104e:	1a12      	subs	r2, r2, r0
 8001050:	0019      	movs	r1, r3
 8001052:	4093      	lsls	r3, r2
 8001054:	40c1      	lsrs	r1, r0
 8001056:	1e5a      	subs	r2, r3, #1
 8001058:	4193      	sbcs	r3, r2
 800105a:	2500      	movs	r5, #0
 800105c:	430b      	orrs	r3, r1
 800105e:	e72f      	b.n	8000ec0 <__aeabi_fsub+0x74>
 8001060:	2320      	movs	r3, #32
 8001062:	1a9b      	subs	r3, r3, r2
 8001064:	0001      	movs	r1, r0
 8001066:	4098      	lsls	r0, r3
 8001068:	0003      	movs	r3, r0
 800106a:	40d1      	lsrs	r1, r2
 800106c:	1e5a      	subs	r2, r3, #1
 800106e:	4193      	sbcs	r3, r2
 8001070:	430b      	orrs	r3, r1
 8001072:	e712      	b.n	8000e9a <__aeabi_fsub+0x4e>
 8001074:	2fff      	cmp	r7, #255	; 0xff
 8001076:	d0d9      	beq.n	800102c <__aeabi_fsub+0x1e0>
 8001078:	2380      	movs	r3, #128	; 0x80
 800107a:	4664      	mov	r4, ip
 800107c:	04db      	lsls	r3, r3, #19
 800107e:	431c      	orrs	r4, r3
 8001080:	46a4      	mov	ip, r4
 8001082:	2a1b      	cmp	r2, #27
 8001084:	dd52      	ble.n	800112c <__aeabi_fsub+0x2e0>
 8001086:	2301      	movs	r3, #1
 8001088:	000c      	movs	r4, r1
 800108a:	003d      	movs	r5, r7
 800108c:	1ac3      	subs	r3, r0, r3
 800108e:	e706      	b.n	8000e9e <__aeabi_fsub+0x52>
 8001090:	4663      	mov	r3, ip
 8001092:	1a1e      	subs	r6, r3, r0
 8001094:	0173      	lsls	r3, r6, #5
 8001096:	d439      	bmi.n	800110c <__aeabi_fsub+0x2c0>
 8001098:	2e00      	cmp	r6, #0
 800109a:	d000      	beq.n	800109e <__aeabi_fsub+0x252>
 800109c:	e704      	b.n	8000ea8 <__aeabi_fsub+0x5c>
 800109e:	2400      	movs	r4, #0
 80010a0:	2200      	movs	r2, #0
 80010a2:	2600      	movs	r6, #0
 80010a4:	e71d      	b.n	8000ee2 <__aeabi_fsub+0x96>
 80010a6:	2320      	movs	r3, #32
 80010a8:	1a9b      	subs	r3, r3, r2
 80010aa:	0001      	movs	r1, r0
 80010ac:	4098      	lsls	r0, r3
 80010ae:	0003      	movs	r3, r0
 80010b0:	40d1      	lsrs	r1, r2
 80010b2:	1e5a      	subs	r2, r3, #1
 80010b4:	4193      	sbcs	r3, r2
 80010b6:	430b      	orrs	r3, r1
 80010b8:	e729      	b.n	8000f0e <__aeabi_fsub+0xc2>
 80010ba:	2d00      	cmp	r5, #0
 80010bc:	d1a9      	bne.n	8001012 <__aeabi_fsub+0x1c6>
 80010be:	4663      	mov	r3, ip
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d056      	beq.n	8001172 <__aeabi_fsub+0x326>
 80010c4:	2200      	movs	r2, #0
 80010c6:	2800      	cmp	r0, #0
 80010c8:	d100      	bne.n	80010cc <__aeabi_fsub+0x280>
 80010ca:	e70a      	b.n	8000ee2 <__aeabi_fsub+0x96>
 80010cc:	0003      	movs	r3, r0
 80010ce:	4463      	add	r3, ip
 80010d0:	015a      	lsls	r2, r3, #5
 80010d2:	d594      	bpl.n	8000ffe <__aeabi_fsub+0x1b2>
 80010d4:	4a2b      	ldr	r2, [pc, #172]	; (8001184 <__aeabi_fsub+0x338>)
 80010d6:	3501      	adds	r5, #1
 80010d8:	4013      	ands	r3, r2
 80010da:	e790      	b.n	8000ffe <__aeabi_fsub+0x1b2>
 80010dc:	4663      	mov	r3, ip
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d0af      	beq.n	8001042 <__aeabi_fsub+0x1f6>
 80010e2:	1e53      	subs	r3, r2, #1
 80010e4:	2a01      	cmp	r2, #1
 80010e6:	d015      	beq.n	8001114 <__aeabi_fsub+0x2c8>
 80010e8:	2aff      	cmp	r2, #255	; 0xff
 80010ea:	d02a      	beq.n	8001142 <__aeabi_fsub+0x2f6>
 80010ec:	001a      	movs	r2, r3
 80010ee:	e752      	b.n	8000f96 <__aeabi_fsub+0x14a>
 80010f0:	4662      	mov	r2, ip
 80010f2:	2a00      	cmp	r2, #0
 80010f4:	d191      	bne.n	800101a <__aeabi_fsub+0x1ce>
 80010f6:	2800      	cmp	r0, #0
 80010f8:	d198      	bne.n	800102c <__aeabi_fsub+0x1e0>
 80010fa:	2680      	movs	r6, #128	; 0x80
 80010fc:	2400      	movs	r4, #0
 80010fe:	22ff      	movs	r2, #255	; 0xff
 8001100:	03f6      	lsls	r6, r6, #15
 8001102:	e6ee      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8001104:	000c      	movs	r4, r1
 8001106:	4643      	mov	r3, r8
 8001108:	0015      	movs	r5, r2
 800110a:	e77c      	b.n	8001006 <__aeabi_fsub+0x1ba>
 800110c:	4663      	mov	r3, ip
 800110e:	000c      	movs	r4, r1
 8001110:	1ac6      	subs	r6, r0, r3
 8001112:	e6c9      	b.n	8000ea8 <__aeabi_fsub+0x5c>
 8001114:	0003      	movs	r3, r0
 8001116:	4463      	add	r3, ip
 8001118:	2501      	movs	r5, #1
 800111a:	015a      	lsls	r2, r3, #5
 800111c:	d400      	bmi.n	8001120 <__aeabi_fsub+0x2d4>
 800111e:	e76e      	b.n	8000ffe <__aeabi_fsub+0x1b2>
 8001120:	2502      	movs	r5, #2
 8001122:	e6fa      	b.n	8000f1a <__aeabi_fsub+0xce>
 8001124:	4663      	mov	r3, ip
 8001126:	2501      	movs	r5, #1
 8001128:	1a1b      	subs	r3, r3, r0
 800112a:	e6b8      	b.n	8000e9e <__aeabi_fsub+0x52>
 800112c:	4664      	mov	r4, ip
 800112e:	2320      	movs	r3, #32
 8001130:	40d4      	lsrs	r4, r2
 8001132:	1a9b      	subs	r3, r3, r2
 8001134:	4662      	mov	r2, ip
 8001136:	409a      	lsls	r2, r3
 8001138:	0013      	movs	r3, r2
 800113a:	1e5a      	subs	r2, r3, #1
 800113c:	4193      	sbcs	r3, r2
 800113e:	4323      	orrs	r3, r4
 8001140:	e7a2      	b.n	8001088 <__aeabi_fsub+0x23c>
 8001142:	4643      	mov	r3, r8
 8001144:	e774      	b.n	8001030 <__aeabi_fsub+0x1e4>
 8001146:	4661      	mov	r1, ip
 8001148:	2320      	movs	r3, #32
 800114a:	40d1      	lsrs	r1, r2
 800114c:	1a9b      	subs	r3, r3, r2
 800114e:	4662      	mov	r2, ip
 8001150:	409a      	lsls	r2, r3
 8001152:	0013      	movs	r3, r2
 8001154:	1e5a      	subs	r2, r3, #1
 8001156:	4193      	sbcs	r3, r2
 8001158:	430b      	orrs	r3, r1
 800115a:	e720      	b.n	8000f9e <__aeabi_fsub+0x152>
 800115c:	4663      	mov	r3, ip
 800115e:	000c      	movs	r4, r1
 8001160:	2501      	movs	r5, #1
 8001162:	1ac3      	subs	r3, r0, r3
 8001164:	e69b      	b.n	8000e9e <__aeabi_fsub+0x52>
 8001166:	2800      	cmp	r0, #0
 8001168:	d099      	beq.n	800109e <__aeabi_fsub+0x252>
 800116a:	000c      	movs	r4, r1
 800116c:	4646      	mov	r6, r8
 800116e:	2200      	movs	r2, #0
 8001170:	e6b7      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8001172:	4646      	mov	r6, r8
 8001174:	2200      	movs	r2, #0
 8001176:	e6b4      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8001178:	2b00      	cmp	r3, #0
 800117a:	d000      	beq.n	800117e <__aeabi_fsub+0x332>
 800117c:	e73f      	b.n	8000ffe <__aeabi_fsub+0x1b2>
 800117e:	2400      	movs	r4, #0
 8001180:	2600      	movs	r6, #0
 8001182:	e6ae      	b.n	8000ee2 <__aeabi_fsub+0x96>
 8001184:	fbffffff 	.word	0xfbffffff
 8001188:	7dffffff 	.word	0x7dffffff

0800118c <__aeabi_fcmpun>:
 800118c:	0243      	lsls	r3, r0, #9
 800118e:	024a      	lsls	r2, r1, #9
 8001190:	0040      	lsls	r0, r0, #1
 8001192:	0049      	lsls	r1, r1, #1
 8001194:	0a5b      	lsrs	r3, r3, #9
 8001196:	0a52      	lsrs	r2, r2, #9
 8001198:	0e09      	lsrs	r1, r1, #24
 800119a:	0e00      	lsrs	r0, r0, #24
 800119c:	28ff      	cmp	r0, #255	; 0xff
 800119e:	d006      	beq.n	80011ae <__aeabi_fcmpun+0x22>
 80011a0:	2000      	movs	r0, #0
 80011a2:	29ff      	cmp	r1, #255	; 0xff
 80011a4:	d102      	bne.n	80011ac <__aeabi_fcmpun+0x20>
 80011a6:	1e53      	subs	r3, r2, #1
 80011a8:	419a      	sbcs	r2, r3
 80011aa:	0010      	movs	r0, r2
 80011ac:	4770      	bx	lr
 80011ae:	38fe      	subs	r0, #254	; 0xfe
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d1fb      	bne.n	80011ac <__aeabi_fcmpun+0x20>
 80011b4:	e7f4      	b.n	80011a0 <__aeabi_fcmpun+0x14>
 80011b6:	46c0      	nop			; (mov r8, r8)

080011b8 <__aeabi_i2f>:
 80011b8:	b570      	push	{r4, r5, r6, lr}
 80011ba:	2800      	cmp	r0, #0
 80011bc:	d013      	beq.n	80011e6 <__aeabi_i2f+0x2e>
 80011be:	17c3      	asrs	r3, r0, #31
 80011c0:	18c5      	adds	r5, r0, r3
 80011c2:	405d      	eors	r5, r3
 80011c4:	0fc4      	lsrs	r4, r0, #31
 80011c6:	0028      	movs	r0, r5
 80011c8:	f001 fed2 	bl	8002f70 <__clzsi2>
 80011cc:	239e      	movs	r3, #158	; 0x9e
 80011ce:	0001      	movs	r1, r0
 80011d0:	1a1b      	subs	r3, r3, r0
 80011d2:	2b96      	cmp	r3, #150	; 0x96
 80011d4:	dc0f      	bgt.n	80011f6 <__aeabi_i2f+0x3e>
 80011d6:	2808      	cmp	r0, #8
 80011d8:	d031      	beq.n	800123e <__aeabi_i2f+0x86>
 80011da:	3908      	subs	r1, #8
 80011dc:	408d      	lsls	r5, r1
 80011de:	026d      	lsls	r5, r5, #9
 80011e0:	0a6d      	lsrs	r5, r5, #9
 80011e2:	b2d8      	uxtb	r0, r3
 80011e4:	e002      	b.n	80011ec <__aeabi_i2f+0x34>
 80011e6:	2400      	movs	r4, #0
 80011e8:	2000      	movs	r0, #0
 80011ea:	2500      	movs	r5, #0
 80011ec:	05c0      	lsls	r0, r0, #23
 80011ee:	4328      	orrs	r0, r5
 80011f0:	07e4      	lsls	r4, r4, #31
 80011f2:	4320      	orrs	r0, r4
 80011f4:	bd70      	pop	{r4, r5, r6, pc}
 80011f6:	2b99      	cmp	r3, #153	; 0x99
 80011f8:	dd0c      	ble.n	8001214 <__aeabi_i2f+0x5c>
 80011fa:	2205      	movs	r2, #5
 80011fc:	1a12      	subs	r2, r2, r0
 80011fe:	0028      	movs	r0, r5
 8001200:	40d0      	lsrs	r0, r2
 8001202:	0002      	movs	r2, r0
 8001204:	0008      	movs	r0, r1
 8001206:	301b      	adds	r0, #27
 8001208:	4085      	lsls	r5, r0
 800120a:	0028      	movs	r0, r5
 800120c:	1e45      	subs	r5, r0, #1
 800120e:	41a8      	sbcs	r0, r5
 8001210:	4302      	orrs	r2, r0
 8001212:	0015      	movs	r5, r2
 8001214:	2905      	cmp	r1, #5
 8001216:	dc16      	bgt.n	8001246 <__aeabi_i2f+0x8e>
 8001218:	002a      	movs	r2, r5
 800121a:	480f      	ldr	r0, [pc, #60]	; (8001258 <__aeabi_i2f+0xa0>)
 800121c:	4002      	ands	r2, r0
 800121e:	076e      	lsls	r6, r5, #29
 8001220:	d009      	beq.n	8001236 <__aeabi_i2f+0x7e>
 8001222:	260f      	movs	r6, #15
 8001224:	4035      	ands	r5, r6
 8001226:	2d04      	cmp	r5, #4
 8001228:	d005      	beq.n	8001236 <__aeabi_i2f+0x7e>
 800122a:	3204      	adds	r2, #4
 800122c:	0155      	lsls	r5, r2, #5
 800122e:	d502      	bpl.n	8001236 <__aeabi_i2f+0x7e>
 8001230:	239f      	movs	r3, #159	; 0x9f
 8001232:	4002      	ands	r2, r0
 8001234:	1a5b      	subs	r3, r3, r1
 8001236:	0192      	lsls	r2, r2, #6
 8001238:	0a55      	lsrs	r5, r2, #9
 800123a:	b2d8      	uxtb	r0, r3
 800123c:	e7d6      	b.n	80011ec <__aeabi_i2f+0x34>
 800123e:	026d      	lsls	r5, r5, #9
 8001240:	2096      	movs	r0, #150	; 0x96
 8001242:	0a6d      	lsrs	r5, r5, #9
 8001244:	e7d2      	b.n	80011ec <__aeabi_i2f+0x34>
 8001246:	1f4a      	subs	r2, r1, #5
 8001248:	4095      	lsls	r5, r2
 800124a:	002a      	movs	r2, r5
 800124c:	4802      	ldr	r0, [pc, #8]	; (8001258 <__aeabi_i2f+0xa0>)
 800124e:	4002      	ands	r2, r0
 8001250:	076e      	lsls	r6, r5, #29
 8001252:	d0f0      	beq.n	8001236 <__aeabi_i2f+0x7e>
 8001254:	e7e5      	b.n	8001222 <__aeabi_i2f+0x6a>
 8001256:	46c0      	nop			; (mov r8, r8)
 8001258:	fbffffff 	.word	0xfbffffff

0800125c <__aeabi_dadd>:
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	464f      	mov	r7, r9
 8001260:	4646      	mov	r6, r8
 8001262:	46d6      	mov	lr, sl
 8001264:	0004      	movs	r4, r0
 8001266:	b5c0      	push	{r6, r7, lr}
 8001268:	001f      	movs	r7, r3
 800126a:	030b      	lsls	r3, r1, #12
 800126c:	0010      	movs	r0, r2
 800126e:	004e      	lsls	r6, r1, #1
 8001270:	0a5b      	lsrs	r3, r3, #9
 8001272:	0fcd      	lsrs	r5, r1, #31
 8001274:	0f61      	lsrs	r1, r4, #29
 8001276:	007a      	lsls	r2, r7, #1
 8001278:	4319      	orrs	r1, r3
 800127a:	00e3      	lsls	r3, r4, #3
 800127c:	033c      	lsls	r4, r7, #12
 800127e:	0fff      	lsrs	r7, r7, #31
 8001280:	46bc      	mov	ip, r7
 8001282:	0a64      	lsrs	r4, r4, #9
 8001284:	0f47      	lsrs	r7, r0, #29
 8001286:	4327      	orrs	r7, r4
 8001288:	0d76      	lsrs	r6, r6, #21
 800128a:	0d52      	lsrs	r2, r2, #21
 800128c:	00c0      	lsls	r0, r0, #3
 800128e:	46b9      	mov	r9, r7
 8001290:	4680      	mov	r8, r0
 8001292:	1ab7      	subs	r7, r6, r2
 8001294:	4565      	cmp	r5, ip
 8001296:	d100      	bne.n	800129a <__aeabi_dadd+0x3e>
 8001298:	e09b      	b.n	80013d2 <__aeabi_dadd+0x176>
 800129a:	2f00      	cmp	r7, #0
 800129c:	dc00      	bgt.n	80012a0 <__aeabi_dadd+0x44>
 800129e:	e084      	b.n	80013aa <__aeabi_dadd+0x14e>
 80012a0:	2a00      	cmp	r2, #0
 80012a2:	d100      	bne.n	80012a6 <__aeabi_dadd+0x4a>
 80012a4:	e0be      	b.n	8001424 <__aeabi_dadd+0x1c8>
 80012a6:	4ac8      	ldr	r2, [pc, #800]	; (80015c8 <__aeabi_dadd+0x36c>)
 80012a8:	4296      	cmp	r6, r2
 80012aa:	d100      	bne.n	80012ae <__aeabi_dadd+0x52>
 80012ac:	e124      	b.n	80014f8 <__aeabi_dadd+0x29c>
 80012ae:	2280      	movs	r2, #128	; 0x80
 80012b0:	464c      	mov	r4, r9
 80012b2:	0412      	lsls	r2, r2, #16
 80012b4:	4314      	orrs	r4, r2
 80012b6:	46a1      	mov	r9, r4
 80012b8:	2f38      	cmp	r7, #56	; 0x38
 80012ba:	dd00      	ble.n	80012be <__aeabi_dadd+0x62>
 80012bc:	e167      	b.n	800158e <__aeabi_dadd+0x332>
 80012be:	2f1f      	cmp	r7, #31
 80012c0:	dd00      	ble.n	80012c4 <__aeabi_dadd+0x68>
 80012c2:	e1d6      	b.n	8001672 <__aeabi_dadd+0x416>
 80012c4:	2220      	movs	r2, #32
 80012c6:	464c      	mov	r4, r9
 80012c8:	1bd2      	subs	r2, r2, r7
 80012ca:	4094      	lsls	r4, r2
 80012cc:	46a2      	mov	sl, r4
 80012ce:	4644      	mov	r4, r8
 80012d0:	40fc      	lsrs	r4, r7
 80012d2:	0020      	movs	r0, r4
 80012d4:	4654      	mov	r4, sl
 80012d6:	4304      	orrs	r4, r0
 80012d8:	4640      	mov	r0, r8
 80012da:	4090      	lsls	r0, r2
 80012dc:	1e42      	subs	r2, r0, #1
 80012de:	4190      	sbcs	r0, r2
 80012e0:	464a      	mov	r2, r9
 80012e2:	40fa      	lsrs	r2, r7
 80012e4:	4304      	orrs	r4, r0
 80012e6:	1a89      	subs	r1, r1, r2
 80012e8:	1b1c      	subs	r4, r3, r4
 80012ea:	42a3      	cmp	r3, r4
 80012ec:	4192      	sbcs	r2, r2
 80012ee:	4252      	negs	r2, r2
 80012f0:	1a8b      	subs	r3, r1, r2
 80012f2:	469a      	mov	sl, r3
 80012f4:	4653      	mov	r3, sl
 80012f6:	021b      	lsls	r3, r3, #8
 80012f8:	d400      	bmi.n	80012fc <__aeabi_dadd+0xa0>
 80012fa:	e0d4      	b.n	80014a6 <__aeabi_dadd+0x24a>
 80012fc:	4653      	mov	r3, sl
 80012fe:	025a      	lsls	r2, r3, #9
 8001300:	0a53      	lsrs	r3, r2, #9
 8001302:	469a      	mov	sl, r3
 8001304:	4653      	mov	r3, sl
 8001306:	2b00      	cmp	r3, #0
 8001308:	d100      	bne.n	800130c <__aeabi_dadd+0xb0>
 800130a:	e104      	b.n	8001516 <__aeabi_dadd+0x2ba>
 800130c:	4650      	mov	r0, sl
 800130e:	f001 fe2f 	bl	8002f70 <__clzsi2>
 8001312:	0003      	movs	r3, r0
 8001314:	3b08      	subs	r3, #8
 8001316:	2220      	movs	r2, #32
 8001318:	0020      	movs	r0, r4
 800131a:	1ad2      	subs	r2, r2, r3
 800131c:	4651      	mov	r1, sl
 800131e:	40d0      	lsrs	r0, r2
 8001320:	4099      	lsls	r1, r3
 8001322:	0002      	movs	r2, r0
 8001324:	409c      	lsls	r4, r3
 8001326:	430a      	orrs	r2, r1
 8001328:	42b3      	cmp	r3, r6
 800132a:	da00      	bge.n	800132e <__aeabi_dadd+0xd2>
 800132c:	e102      	b.n	8001534 <__aeabi_dadd+0x2d8>
 800132e:	1b9b      	subs	r3, r3, r6
 8001330:	1c59      	adds	r1, r3, #1
 8001332:	291f      	cmp	r1, #31
 8001334:	dd00      	ble.n	8001338 <__aeabi_dadd+0xdc>
 8001336:	e0a7      	b.n	8001488 <__aeabi_dadd+0x22c>
 8001338:	2320      	movs	r3, #32
 800133a:	0010      	movs	r0, r2
 800133c:	0026      	movs	r6, r4
 800133e:	1a5b      	subs	r3, r3, r1
 8001340:	409c      	lsls	r4, r3
 8001342:	4098      	lsls	r0, r3
 8001344:	40ce      	lsrs	r6, r1
 8001346:	40ca      	lsrs	r2, r1
 8001348:	1e63      	subs	r3, r4, #1
 800134a:	419c      	sbcs	r4, r3
 800134c:	4330      	orrs	r0, r6
 800134e:	4692      	mov	sl, r2
 8001350:	2600      	movs	r6, #0
 8001352:	4304      	orrs	r4, r0
 8001354:	0763      	lsls	r3, r4, #29
 8001356:	d009      	beq.n	800136c <__aeabi_dadd+0x110>
 8001358:	230f      	movs	r3, #15
 800135a:	4023      	ands	r3, r4
 800135c:	2b04      	cmp	r3, #4
 800135e:	d005      	beq.n	800136c <__aeabi_dadd+0x110>
 8001360:	1d23      	adds	r3, r4, #4
 8001362:	42a3      	cmp	r3, r4
 8001364:	41a4      	sbcs	r4, r4
 8001366:	4264      	negs	r4, r4
 8001368:	44a2      	add	sl, r4
 800136a:	001c      	movs	r4, r3
 800136c:	4653      	mov	r3, sl
 800136e:	021b      	lsls	r3, r3, #8
 8001370:	d400      	bmi.n	8001374 <__aeabi_dadd+0x118>
 8001372:	e09b      	b.n	80014ac <__aeabi_dadd+0x250>
 8001374:	4b94      	ldr	r3, [pc, #592]	; (80015c8 <__aeabi_dadd+0x36c>)
 8001376:	3601      	adds	r6, #1
 8001378:	429e      	cmp	r6, r3
 800137a:	d100      	bne.n	800137e <__aeabi_dadd+0x122>
 800137c:	e0b8      	b.n	80014f0 <__aeabi_dadd+0x294>
 800137e:	4653      	mov	r3, sl
 8001380:	4992      	ldr	r1, [pc, #584]	; (80015cc <__aeabi_dadd+0x370>)
 8001382:	08e4      	lsrs	r4, r4, #3
 8001384:	400b      	ands	r3, r1
 8001386:	0019      	movs	r1, r3
 8001388:	075b      	lsls	r3, r3, #29
 800138a:	4323      	orrs	r3, r4
 800138c:	0572      	lsls	r2, r6, #21
 800138e:	024c      	lsls	r4, r1, #9
 8001390:	0b24      	lsrs	r4, r4, #12
 8001392:	0d52      	lsrs	r2, r2, #21
 8001394:	0512      	lsls	r2, r2, #20
 8001396:	07ed      	lsls	r5, r5, #31
 8001398:	4322      	orrs	r2, r4
 800139a:	432a      	orrs	r2, r5
 800139c:	0018      	movs	r0, r3
 800139e:	0011      	movs	r1, r2
 80013a0:	bce0      	pop	{r5, r6, r7}
 80013a2:	46ba      	mov	sl, r7
 80013a4:	46b1      	mov	r9, r6
 80013a6:	46a8      	mov	r8, r5
 80013a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013aa:	2f00      	cmp	r7, #0
 80013ac:	d048      	beq.n	8001440 <__aeabi_dadd+0x1e4>
 80013ae:	1b97      	subs	r7, r2, r6
 80013b0:	2e00      	cmp	r6, #0
 80013b2:	d000      	beq.n	80013b6 <__aeabi_dadd+0x15a>
 80013b4:	e10e      	b.n	80015d4 <__aeabi_dadd+0x378>
 80013b6:	000c      	movs	r4, r1
 80013b8:	431c      	orrs	r4, r3
 80013ba:	d100      	bne.n	80013be <__aeabi_dadd+0x162>
 80013bc:	e1b7      	b.n	800172e <__aeabi_dadd+0x4d2>
 80013be:	1e7c      	subs	r4, r7, #1
 80013c0:	2f01      	cmp	r7, #1
 80013c2:	d100      	bne.n	80013c6 <__aeabi_dadd+0x16a>
 80013c4:	e226      	b.n	8001814 <__aeabi_dadd+0x5b8>
 80013c6:	4d80      	ldr	r5, [pc, #512]	; (80015c8 <__aeabi_dadd+0x36c>)
 80013c8:	42af      	cmp	r7, r5
 80013ca:	d100      	bne.n	80013ce <__aeabi_dadd+0x172>
 80013cc:	e1d5      	b.n	800177a <__aeabi_dadd+0x51e>
 80013ce:	0027      	movs	r7, r4
 80013d0:	e107      	b.n	80015e2 <__aeabi_dadd+0x386>
 80013d2:	2f00      	cmp	r7, #0
 80013d4:	dc00      	bgt.n	80013d8 <__aeabi_dadd+0x17c>
 80013d6:	e0b2      	b.n	800153e <__aeabi_dadd+0x2e2>
 80013d8:	2a00      	cmp	r2, #0
 80013da:	d047      	beq.n	800146c <__aeabi_dadd+0x210>
 80013dc:	4a7a      	ldr	r2, [pc, #488]	; (80015c8 <__aeabi_dadd+0x36c>)
 80013de:	4296      	cmp	r6, r2
 80013e0:	d100      	bne.n	80013e4 <__aeabi_dadd+0x188>
 80013e2:	e089      	b.n	80014f8 <__aeabi_dadd+0x29c>
 80013e4:	2280      	movs	r2, #128	; 0x80
 80013e6:	464c      	mov	r4, r9
 80013e8:	0412      	lsls	r2, r2, #16
 80013ea:	4314      	orrs	r4, r2
 80013ec:	46a1      	mov	r9, r4
 80013ee:	2f38      	cmp	r7, #56	; 0x38
 80013f0:	dc6b      	bgt.n	80014ca <__aeabi_dadd+0x26e>
 80013f2:	2f1f      	cmp	r7, #31
 80013f4:	dc00      	bgt.n	80013f8 <__aeabi_dadd+0x19c>
 80013f6:	e16e      	b.n	80016d6 <__aeabi_dadd+0x47a>
 80013f8:	003a      	movs	r2, r7
 80013fa:	4648      	mov	r0, r9
 80013fc:	3a20      	subs	r2, #32
 80013fe:	40d0      	lsrs	r0, r2
 8001400:	4684      	mov	ip, r0
 8001402:	2f20      	cmp	r7, #32
 8001404:	d007      	beq.n	8001416 <__aeabi_dadd+0x1ba>
 8001406:	2240      	movs	r2, #64	; 0x40
 8001408:	4648      	mov	r0, r9
 800140a:	1bd2      	subs	r2, r2, r7
 800140c:	4090      	lsls	r0, r2
 800140e:	0002      	movs	r2, r0
 8001410:	4640      	mov	r0, r8
 8001412:	4310      	orrs	r0, r2
 8001414:	4680      	mov	r8, r0
 8001416:	4640      	mov	r0, r8
 8001418:	1e42      	subs	r2, r0, #1
 800141a:	4190      	sbcs	r0, r2
 800141c:	4662      	mov	r2, ip
 800141e:	0004      	movs	r4, r0
 8001420:	4314      	orrs	r4, r2
 8001422:	e057      	b.n	80014d4 <__aeabi_dadd+0x278>
 8001424:	464a      	mov	r2, r9
 8001426:	4302      	orrs	r2, r0
 8001428:	d100      	bne.n	800142c <__aeabi_dadd+0x1d0>
 800142a:	e103      	b.n	8001634 <__aeabi_dadd+0x3d8>
 800142c:	1e7a      	subs	r2, r7, #1
 800142e:	2f01      	cmp	r7, #1
 8001430:	d100      	bne.n	8001434 <__aeabi_dadd+0x1d8>
 8001432:	e193      	b.n	800175c <__aeabi_dadd+0x500>
 8001434:	4c64      	ldr	r4, [pc, #400]	; (80015c8 <__aeabi_dadd+0x36c>)
 8001436:	42a7      	cmp	r7, r4
 8001438:	d100      	bne.n	800143c <__aeabi_dadd+0x1e0>
 800143a:	e18a      	b.n	8001752 <__aeabi_dadd+0x4f6>
 800143c:	0017      	movs	r7, r2
 800143e:	e73b      	b.n	80012b8 <__aeabi_dadd+0x5c>
 8001440:	4c63      	ldr	r4, [pc, #396]	; (80015d0 <__aeabi_dadd+0x374>)
 8001442:	1c72      	adds	r2, r6, #1
 8001444:	4222      	tst	r2, r4
 8001446:	d000      	beq.n	800144a <__aeabi_dadd+0x1ee>
 8001448:	e0e0      	b.n	800160c <__aeabi_dadd+0x3b0>
 800144a:	000a      	movs	r2, r1
 800144c:	431a      	orrs	r2, r3
 800144e:	2e00      	cmp	r6, #0
 8001450:	d000      	beq.n	8001454 <__aeabi_dadd+0x1f8>
 8001452:	e174      	b.n	800173e <__aeabi_dadd+0x4e2>
 8001454:	2a00      	cmp	r2, #0
 8001456:	d100      	bne.n	800145a <__aeabi_dadd+0x1fe>
 8001458:	e1d0      	b.n	80017fc <__aeabi_dadd+0x5a0>
 800145a:	464a      	mov	r2, r9
 800145c:	4302      	orrs	r2, r0
 800145e:	d000      	beq.n	8001462 <__aeabi_dadd+0x206>
 8001460:	e1e3      	b.n	800182a <__aeabi_dadd+0x5ce>
 8001462:	074a      	lsls	r2, r1, #29
 8001464:	08db      	lsrs	r3, r3, #3
 8001466:	4313      	orrs	r3, r2
 8001468:	08c9      	lsrs	r1, r1, #3
 800146a:	e029      	b.n	80014c0 <__aeabi_dadd+0x264>
 800146c:	464a      	mov	r2, r9
 800146e:	4302      	orrs	r2, r0
 8001470:	d100      	bne.n	8001474 <__aeabi_dadd+0x218>
 8001472:	e17d      	b.n	8001770 <__aeabi_dadd+0x514>
 8001474:	1e7a      	subs	r2, r7, #1
 8001476:	2f01      	cmp	r7, #1
 8001478:	d100      	bne.n	800147c <__aeabi_dadd+0x220>
 800147a:	e0e0      	b.n	800163e <__aeabi_dadd+0x3e2>
 800147c:	4c52      	ldr	r4, [pc, #328]	; (80015c8 <__aeabi_dadd+0x36c>)
 800147e:	42a7      	cmp	r7, r4
 8001480:	d100      	bne.n	8001484 <__aeabi_dadd+0x228>
 8001482:	e166      	b.n	8001752 <__aeabi_dadd+0x4f6>
 8001484:	0017      	movs	r7, r2
 8001486:	e7b2      	b.n	80013ee <__aeabi_dadd+0x192>
 8001488:	0010      	movs	r0, r2
 800148a:	3b1f      	subs	r3, #31
 800148c:	40d8      	lsrs	r0, r3
 800148e:	2920      	cmp	r1, #32
 8001490:	d003      	beq.n	800149a <__aeabi_dadd+0x23e>
 8001492:	2340      	movs	r3, #64	; 0x40
 8001494:	1a5b      	subs	r3, r3, r1
 8001496:	409a      	lsls	r2, r3
 8001498:	4314      	orrs	r4, r2
 800149a:	1e63      	subs	r3, r4, #1
 800149c:	419c      	sbcs	r4, r3
 800149e:	2300      	movs	r3, #0
 80014a0:	2600      	movs	r6, #0
 80014a2:	469a      	mov	sl, r3
 80014a4:	4304      	orrs	r4, r0
 80014a6:	0763      	lsls	r3, r4, #29
 80014a8:	d000      	beq.n	80014ac <__aeabi_dadd+0x250>
 80014aa:	e755      	b.n	8001358 <__aeabi_dadd+0xfc>
 80014ac:	4652      	mov	r2, sl
 80014ae:	08e3      	lsrs	r3, r4, #3
 80014b0:	0752      	lsls	r2, r2, #29
 80014b2:	4313      	orrs	r3, r2
 80014b4:	4652      	mov	r2, sl
 80014b6:	0037      	movs	r7, r6
 80014b8:	08d1      	lsrs	r1, r2, #3
 80014ba:	4a43      	ldr	r2, [pc, #268]	; (80015c8 <__aeabi_dadd+0x36c>)
 80014bc:	4297      	cmp	r7, r2
 80014be:	d01f      	beq.n	8001500 <__aeabi_dadd+0x2a4>
 80014c0:	0309      	lsls	r1, r1, #12
 80014c2:	057a      	lsls	r2, r7, #21
 80014c4:	0b0c      	lsrs	r4, r1, #12
 80014c6:	0d52      	lsrs	r2, r2, #21
 80014c8:	e764      	b.n	8001394 <__aeabi_dadd+0x138>
 80014ca:	4642      	mov	r2, r8
 80014cc:	464c      	mov	r4, r9
 80014ce:	4314      	orrs	r4, r2
 80014d0:	1e62      	subs	r2, r4, #1
 80014d2:	4194      	sbcs	r4, r2
 80014d4:	18e4      	adds	r4, r4, r3
 80014d6:	429c      	cmp	r4, r3
 80014d8:	4192      	sbcs	r2, r2
 80014da:	4252      	negs	r2, r2
 80014dc:	4692      	mov	sl, r2
 80014de:	448a      	add	sl, r1
 80014e0:	4653      	mov	r3, sl
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	d5df      	bpl.n	80014a6 <__aeabi_dadd+0x24a>
 80014e6:	4b38      	ldr	r3, [pc, #224]	; (80015c8 <__aeabi_dadd+0x36c>)
 80014e8:	3601      	adds	r6, #1
 80014ea:	429e      	cmp	r6, r3
 80014ec:	d000      	beq.n	80014f0 <__aeabi_dadd+0x294>
 80014ee:	e0b3      	b.n	8001658 <__aeabi_dadd+0x3fc>
 80014f0:	0032      	movs	r2, r6
 80014f2:	2400      	movs	r4, #0
 80014f4:	2300      	movs	r3, #0
 80014f6:	e74d      	b.n	8001394 <__aeabi_dadd+0x138>
 80014f8:	074a      	lsls	r2, r1, #29
 80014fa:	08db      	lsrs	r3, r3, #3
 80014fc:	4313      	orrs	r3, r2
 80014fe:	08c9      	lsrs	r1, r1, #3
 8001500:	001a      	movs	r2, r3
 8001502:	430a      	orrs	r2, r1
 8001504:	d100      	bne.n	8001508 <__aeabi_dadd+0x2ac>
 8001506:	e200      	b.n	800190a <__aeabi_dadd+0x6ae>
 8001508:	2480      	movs	r4, #128	; 0x80
 800150a:	0324      	lsls	r4, r4, #12
 800150c:	430c      	orrs	r4, r1
 800150e:	0324      	lsls	r4, r4, #12
 8001510:	4a2d      	ldr	r2, [pc, #180]	; (80015c8 <__aeabi_dadd+0x36c>)
 8001512:	0b24      	lsrs	r4, r4, #12
 8001514:	e73e      	b.n	8001394 <__aeabi_dadd+0x138>
 8001516:	0020      	movs	r0, r4
 8001518:	f001 fd2a 	bl	8002f70 <__clzsi2>
 800151c:	0003      	movs	r3, r0
 800151e:	3318      	adds	r3, #24
 8001520:	2b1f      	cmp	r3, #31
 8001522:	dc00      	bgt.n	8001526 <__aeabi_dadd+0x2ca>
 8001524:	e6f7      	b.n	8001316 <__aeabi_dadd+0xba>
 8001526:	0022      	movs	r2, r4
 8001528:	3808      	subs	r0, #8
 800152a:	4082      	lsls	r2, r0
 800152c:	2400      	movs	r4, #0
 800152e:	42b3      	cmp	r3, r6
 8001530:	db00      	blt.n	8001534 <__aeabi_dadd+0x2d8>
 8001532:	e6fc      	b.n	800132e <__aeabi_dadd+0xd2>
 8001534:	1af6      	subs	r6, r6, r3
 8001536:	4b25      	ldr	r3, [pc, #148]	; (80015cc <__aeabi_dadd+0x370>)
 8001538:	401a      	ands	r2, r3
 800153a:	4692      	mov	sl, r2
 800153c:	e70a      	b.n	8001354 <__aeabi_dadd+0xf8>
 800153e:	2f00      	cmp	r7, #0
 8001540:	d02b      	beq.n	800159a <__aeabi_dadd+0x33e>
 8001542:	1b97      	subs	r7, r2, r6
 8001544:	2e00      	cmp	r6, #0
 8001546:	d100      	bne.n	800154a <__aeabi_dadd+0x2ee>
 8001548:	e0b8      	b.n	80016bc <__aeabi_dadd+0x460>
 800154a:	4c1f      	ldr	r4, [pc, #124]	; (80015c8 <__aeabi_dadd+0x36c>)
 800154c:	42a2      	cmp	r2, r4
 800154e:	d100      	bne.n	8001552 <__aeabi_dadd+0x2f6>
 8001550:	e11c      	b.n	800178c <__aeabi_dadd+0x530>
 8001552:	2480      	movs	r4, #128	; 0x80
 8001554:	0424      	lsls	r4, r4, #16
 8001556:	4321      	orrs	r1, r4
 8001558:	2f38      	cmp	r7, #56	; 0x38
 800155a:	dd00      	ble.n	800155e <__aeabi_dadd+0x302>
 800155c:	e11e      	b.n	800179c <__aeabi_dadd+0x540>
 800155e:	2f1f      	cmp	r7, #31
 8001560:	dd00      	ble.n	8001564 <__aeabi_dadd+0x308>
 8001562:	e19e      	b.n	80018a2 <__aeabi_dadd+0x646>
 8001564:	2620      	movs	r6, #32
 8001566:	000c      	movs	r4, r1
 8001568:	1bf6      	subs	r6, r6, r7
 800156a:	0018      	movs	r0, r3
 800156c:	40b3      	lsls	r3, r6
 800156e:	40b4      	lsls	r4, r6
 8001570:	40f8      	lsrs	r0, r7
 8001572:	1e5e      	subs	r6, r3, #1
 8001574:	41b3      	sbcs	r3, r6
 8001576:	40f9      	lsrs	r1, r7
 8001578:	4304      	orrs	r4, r0
 800157a:	431c      	orrs	r4, r3
 800157c:	4489      	add	r9, r1
 800157e:	4444      	add	r4, r8
 8001580:	4544      	cmp	r4, r8
 8001582:	419b      	sbcs	r3, r3
 8001584:	425b      	negs	r3, r3
 8001586:	444b      	add	r3, r9
 8001588:	469a      	mov	sl, r3
 800158a:	0016      	movs	r6, r2
 800158c:	e7a8      	b.n	80014e0 <__aeabi_dadd+0x284>
 800158e:	4642      	mov	r2, r8
 8001590:	464c      	mov	r4, r9
 8001592:	4314      	orrs	r4, r2
 8001594:	1e62      	subs	r2, r4, #1
 8001596:	4194      	sbcs	r4, r2
 8001598:	e6a6      	b.n	80012e8 <__aeabi_dadd+0x8c>
 800159a:	4c0d      	ldr	r4, [pc, #52]	; (80015d0 <__aeabi_dadd+0x374>)
 800159c:	1c72      	adds	r2, r6, #1
 800159e:	4222      	tst	r2, r4
 80015a0:	d000      	beq.n	80015a4 <__aeabi_dadd+0x348>
 80015a2:	e0a8      	b.n	80016f6 <__aeabi_dadd+0x49a>
 80015a4:	000a      	movs	r2, r1
 80015a6:	431a      	orrs	r2, r3
 80015a8:	2e00      	cmp	r6, #0
 80015aa:	d000      	beq.n	80015ae <__aeabi_dadd+0x352>
 80015ac:	e10a      	b.n	80017c4 <__aeabi_dadd+0x568>
 80015ae:	2a00      	cmp	r2, #0
 80015b0:	d100      	bne.n	80015b4 <__aeabi_dadd+0x358>
 80015b2:	e15e      	b.n	8001872 <__aeabi_dadd+0x616>
 80015b4:	464a      	mov	r2, r9
 80015b6:	4302      	orrs	r2, r0
 80015b8:	d000      	beq.n	80015bc <__aeabi_dadd+0x360>
 80015ba:	e161      	b.n	8001880 <__aeabi_dadd+0x624>
 80015bc:	074a      	lsls	r2, r1, #29
 80015be:	08db      	lsrs	r3, r3, #3
 80015c0:	4313      	orrs	r3, r2
 80015c2:	08c9      	lsrs	r1, r1, #3
 80015c4:	e77c      	b.n	80014c0 <__aeabi_dadd+0x264>
 80015c6:	46c0      	nop			; (mov r8, r8)
 80015c8:	000007ff 	.word	0x000007ff
 80015cc:	ff7fffff 	.word	0xff7fffff
 80015d0:	000007fe 	.word	0x000007fe
 80015d4:	4ccf      	ldr	r4, [pc, #828]	; (8001914 <__aeabi_dadd+0x6b8>)
 80015d6:	42a2      	cmp	r2, r4
 80015d8:	d100      	bne.n	80015dc <__aeabi_dadd+0x380>
 80015da:	e0ce      	b.n	800177a <__aeabi_dadd+0x51e>
 80015dc:	2480      	movs	r4, #128	; 0x80
 80015de:	0424      	lsls	r4, r4, #16
 80015e0:	4321      	orrs	r1, r4
 80015e2:	2f38      	cmp	r7, #56	; 0x38
 80015e4:	dc5b      	bgt.n	800169e <__aeabi_dadd+0x442>
 80015e6:	2f1f      	cmp	r7, #31
 80015e8:	dd00      	ble.n	80015ec <__aeabi_dadd+0x390>
 80015ea:	e0dc      	b.n	80017a6 <__aeabi_dadd+0x54a>
 80015ec:	2520      	movs	r5, #32
 80015ee:	000c      	movs	r4, r1
 80015f0:	1bed      	subs	r5, r5, r7
 80015f2:	001e      	movs	r6, r3
 80015f4:	40ab      	lsls	r3, r5
 80015f6:	40ac      	lsls	r4, r5
 80015f8:	40fe      	lsrs	r6, r7
 80015fa:	1e5d      	subs	r5, r3, #1
 80015fc:	41ab      	sbcs	r3, r5
 80015fe:	4334      	orrs	r4, r6
 8001600:	40f9      	lsrs	r1, r7
 8001602:	431c      	orrs	r4, r3
 8001604:	464b      	mov	r3, r9
 8001606:	1a5b      	subs	r3, r3, r1
 8001608:	4699      	mov	r9, r3
 800160a:	e04c      	b.n	80016a6 <__aeabi_dadd+0x44a>
 800160c:	464a      	mov	r2, r9
 800160e:	1a1c      	subs	r4, r3, r0
 8001610:	1a88      	subs	r0, r1, r2
 8001612:	42a3      	cmp	r3, r4
 8001614:	4192      	sbcs	r2, r2
 8001616:	4252      	negs	r2, r2
 8001618:	4692      	mov	sl, r2
 800161a:	0002      	movs	r2, r0
 800161c:	4650      	mov	r0, sl
 800161e:	1a12      	subs	r2, r2, r0
 8001620:	4692      	mov	sl, r2
 8001622:	0212      	lsls	r2, r2, #8
 8001624:	d478      	bmi.n	8001718 <__aeabi_dadd+0x4bc>
 8001626:	4653      	mov	r3, sl
 8001628:	4323      	orrs	r3, r4
 800162a:	d000      	beq.n	800162e <__aeabi_dadd+0x3d2>
 800162c:	e66a      	b.n	8001304 <__aeabi_dadd+0xa8>
 800162e:	2100      	movs	r1, #0
 8001630:	2500      	movs	r5, #0
 8001632:	e745      	b.n	80014c0 <__aeabi_dadd+0x264>
 8001634:	074a      	lsls	r2, r1, #29
 8001636:	08db      	lsrs	r3, r3, #3
 8001638:	4313      	orrs	r3, r2
 800163a:	08c9      	lsrs	r1, r1, #3
 800163c:	e73d      	b.n	80014ba <__aeabi_dadd+0x25e>
 800163e:	181c      	adds	r4, r3, r0
 8001640:	429c      	cmp	r4, r3
 8001642:	419b      	sbcs	r3, r3
 8001644:	4449      	add	r1, r9
 8001646:	468a      	mov	sl, r1
 8001648:	425b      	negs	r3, r3
 800164a:	449a      	add	sl, r3
 800164c:	4653      	mov	r3, sl
 800164e:	2601      	movs	r6, #1
 8001650:	021b      	lsls	r3, r3, #8
 8001652:	d400      	bmi.n	8001656 <__aeabi_dadd+0x3fa>
 8001654:	e727      	b.n	80014a6 <__aeabi_dadd+0x24a>
 8001656:	2602      	movs	r6, #2
 8001658:	4652      	mov	r2, sl
 800165a:	4baf      	ldr	r3, [pc, #700]	; (8001918 <__aeabi_dadd+0x6bc>)
 800165c:	2101      	movs	r1, #1
 800165e:	401a      	ands	r2, r3
 8001660:	0013      	movs	r3, r2
 8001662:	4021      	ands	r1, r4
 8001664:	0862      	lsrs	r2, r4, #1
 8001666:	430a      	orrs	r2, r1
 8001668:	07dc      	lsls	r4, r3, #31
 800166a:	085b      	lsrs	r3, r3, #1
 800166c:	469a      	mov	sl, r3
 800166e:	4314      	orrs	r4, r2
 8001670:	e670      	b.n	8001354 <__aeabi_dadd+0xf8>
 8001672:	003a      	movs	r2, r7
 8001674:	464c      	mov	r4, r9
 8001676:	3a20      	subs	r2, #32
 8001678:	40d4      	lsrs	r4, r2
 800167a:	46a4      	mov	ip, r4
 800167c:	2f20      	cmp	r7, #32
 800167e:	d007      	beq.n	8001690 <__aeabi_dadd+0x434>
 8001680:	2240      	movs	r2, #64	; 0x40
 8001682:	4648      	mov	r0, r9
 8001684:	1bd2      	subs	r2, r2, r7
 8001686:	4090      	lsls	r0, r2
 8001688:	0002      	movs	r2, r0
 800168a:	4640      	mov	r0, r8
 800168c:	4310      	orrs	r0, r2
 800168e:	4680      	mov	r8, r0
 8001690:	4640      	mov	r0, r8
 8001692:	1e42      	subs	r2, r0, #1
 8001694:	4190      	sbcs	r0, r2
 8001696:	4662      	mov	r2, ip
 8001698:	0004      	movs	r4, r0
 800169a:	4314      	orrs	r4, r2
 800169c:	e624      	b.n	80012e8 <__aeabi_dadd+0x8c>
 800169e:	4319      	orrs	r1, r3
 80016a0:	000c      	movs	r4, r1
 80016a2:	1e63      	subs	r3, r4, #1
 80016a4:	419c      	sbcs	r4, r3
 80016a6:	4643      	mov	r3, r8
 80016a8:	1b1c      	subs	r4, r3, r4
 80016aa:	45a0      	cmp	r8, r4
 80016ac:	419b      	sbcs	r3, r3
 80016ae:	4649      	mov	r1, r9
 80016b0:	425b      	negs	r3, r3
 80016b2:	1acb      	subs	r3, r1, r3
 80016b4:	469a      	mov	sl, r3
 80016b6:	4665      	mov	r5, ip
 80016b8:	0016      	movs	r6, r2
 80016ba:	e61b      	b.n	80012f4 <__aeabi_dadd+0x98>
 80016bc:	000c      	movs	r4, r1
 80016be:	431c      	orrs	r4, r3
 80016c0:	d100      	bne.n	80016c4 <__aeabi_dadd+0x468>
 80016c2:	e0c7      	b.n	8001854 <__aeabi_dadd+0x5f8>
 80016c4:	1e7c      	subs	r4, r7, #1
 80016c6:	2f01      	cmp	r7, #1
 80016c8:	d100      	bne.n	80016cc <__aeabi_dadd+0x470>
 80016ca:	e0f9      	b.n	80018c0 <__aeabi_dadd+0x664>
 80016cc:	4e91      	ldr	r6, [pc, #580]	; (8001914 <__aeabi_dadd+0x6b8>)
 80016ce:	42b7      	cmp	r7, r6
 80016d0:	d05c      	beq.n	800178c <__aeabi_dadd+0x530>
 80016d2:	0027      	movs	r7, r4
 80016d4:	e740      	b.n	8001558 <__aeabi_dadd+0x2fc>
 80016d6:	2220      	movs	r2, #32
 80016d8:	464c      	mov	r4, r9
 80016da:	4640      	mov	r0, r8
 80016dc:	1bd2      	subs	r2, r2, r7
 80016de:	4094      	lsls	r4, r2
 80016e0:	40f8      	lsrs	r0, r7
 80016e2:	4304      	orrs	r4, r0
 80016e4:	4640      	mov	r0, r8
 80016e6:	4090      	lsls	r0, r2
 80016e8:	1e42      	subs	r2, r0, #1
 80016ea:	4190      	sbcs	r0, r2
 80016ec:	464a      	mov	r2, r9
 80016ee:	40fa      	lsrs	r2, r7
 80016f0:	4304      	orrs	r4, r0
 80016f2:	1889      	adds	r1, r1, r2
 80016f4:	e6ee      	b.n	80014d4 <__aeabi_dadd+0x278>
 80016f6:	4c87      	ldr	r4, [pc, #540]	; (8001914 <__aeabi_dadd+0x6b8>)
 80016f8:	42a2      	cmp	r2, r4
 80016fa:	d100      	bne.n	80016fe <__aeabi_dadd+0x4a2>
 80016fc:	e6f9      	b.n	80014f2 <__aeabi_dadd+0x296>
 80016fe:	1818      	adds	r0, r3, r0
 8001700:	4298      	cmp	r0, r3
 8001702:	419b      	sbcs	r3, r3
 8001704:	4449      	add	r1, r9
 8001706:	425b      	negs	r3, r3
 8001708:	18cb      	adds	r3, r1, r3
 800170a:	07dc      	lsls	r4, r3, #31
 800170c:	0840      	lsrs	r0, r0, #1
 800170e:	085b      	lsrs	r3, r3, #1
 8001710:	469a      	mov	sl, r3
 8001712:	0016      	movs	r6, r2
 8001714:	4304      	orrs	r4, r0
 8001716:	e6c6      	b.n	80014a6 <__aeabi_dadd+0x24a>
 8001718:	4642      	mov	r2, r8
 800171a:	1ad4      	subs	r4, r2, r3
 800171c:	45a0      	cmp	r8, r4
 800171e:	4180      	sbcs	r0, r0
 8001720:	464b      	mov	r3, r9
 8001722:	4240      	negs	r0, r0
 8001724:	1a59      	subs	r1, r3, r1
 8001726:	1a0b      	subs	r3, r1, r0
 8001728:	469a      	mov	sl, r3
 800172a:	4665      	mov	r5, ip
 800172c:	e5ea      	b.n	8001304 <__aeabi_dadd+0xa8>
 800172e:	464b      	mov	r3, r9
 8001730:	464a      	mov	r2, r9
 8001732:	08c0      	lsrs	r0, r0, #3
 8001734:	075b      	lsls	r3, r3, #29
 8001736:	4665      	mov	r5, ip
 8001738:	4303      	orrs	r3, r0
 800173a:	08d1      	lsrs	r1, r2, #3
 800173c:	e6bd      	b.n	80014ba <__aeabi_dadd+0x25e>
 800173e:	2a00      	cmp	r2, #0
 8001740:	d000      	beq.n	8001744 <__aeabi_dadd+0x4e8>
 8001742:	e08e      	b.n	8001862 <__aeabi_dadd+0x606>
 8001744:	464b      	mov	r3, r9
 8001746:	4303      	orrs	r3, r0
 8001748:	d117      	bne.n	800177a <__aeabi_dadd+0x51e>
 800174a:	2180      	movs	r1, #128	; 0x80
 800174c:	2500      	movs	r5, #0
 800174e:	0309      	lsls	r1, r1, #12
 8001750:	e6da      	b.n	8001508 <__aeabi_dadd+0x2ac>
 8001752:	074a      	lsls	r2, r1, #29
 8001754:	08db      	lsrs	r3, r3, #3
 8001756:	4313      	orrs	r3, r2
 8001758:	08c9      	lsrs	r1, r1, #3
 800175a:	e6d1      	b.n	8001500 <__aeabi_dadd+0x2a4>
 800175c:	1a1c      	subs	r4, r3, r0
 800175e:	464a      	mov	r2, r9
 8001760:	42a3      	cmp	r3, r4
 8001762:	419b      	sbcs	r3, r3
 8001764:	1a89      	subs	r1, r1, r2
 8001766:	425b      	negs	r3, r3
 8001768:	1acb      	subs	r3, r1, r3
 800176a:	469a      	mov	sl, r3
 800176c:	2601      	movs	r6, #1
 800176e:	e5c1      	b.n	80012f4 <__aeabi_dadd+0x98>
 8001770:	074a      	lsls	r2, r1, #29
 8001772:	08db      	lsrs	r3, r3, #3
 8001774:	4313      	orrs	r3, r2
 8001776:	08c9      	lsrs	r1, r1, #3
 8001778:	e69f      	b.n	80014ba <__aeabi_dadd+0x25e>
 800177a:	4643      	mov	r3, r8
 800177c:	08d8      	lsrs	r0, r3, #3
 800177e:	464b      	mov	r3, r9
 8001780:	464a      	mov	r2, r9
 8001782:	075b      	lsls	r3, r3, #29
 8001784:	4665      	mov	r5, ip
 8001786:	4303      	orrs	r3, r0
 8001788:	08d1      	lsrs	r1, r2, #3
 800178a:	e6b9      	b.n	8001500 <__aeabi_dadd+0x2a4>
 800178c:	4643      	mov	r3, r8
 800178e:	08d8      	lsrs	r0, r3, #3
 8001790:	464b      	mov	r3, r9
 8001792:	464a      	mov	r2, r9
 8001794:	075b      	lsls	r3, r3, #29
 8001796:	4303      	orrs	r3, r0
 8001798:	08d1      	lsrs	r1, r2, #3
 800179a:	e6b1      	b.n	8001500 <__aeabi_dadd+0x2a4>
 800179c:	4319      	orrs	r1, r3
 800179e:	000c      	movs	r4, r1
 80017a0:	1e63      	subs	r3, r4, #1
 80017a2:	419c      	sbcs	r4, r3
 80017a4:	e6eb      	b.n	800157e <__aeabi_dadd+0x322>
 80017a6:	003c      	movs	r4, r7
 80017a8:	000d      	movs	r5, r1
 80017aa:	3c20      	subs	r4, #32
 80017ac:	40e5      	lsrs	r5, r4
 80017ae:	2f20      	cmp	r7, #32
 80017b0:	d003      	beq.n	80017ba <__aeabi_dadd+0x55e>
 80017b2:	2440      	movs	r4, #64	; 0x40
 80017b4:	1be4      	subs	r4, r4, r7
 80017b6:	40a1      	lsls	r1, r4
 80017b8:	430b      	orrs	r3, r1
 80017ba:	001c      	movs	r4, r3
 80017bc:	1e63      	subs	r3, r4, #1
 80017be:	419c      	sbcs	r4, r3
 80017c0:	432c      	orrs	r4, r5
 80017c2:	e770      	b.n	80016a6 <__aeabi_dadd+0x44a>
 80017c4:	2a00      	cmp	r2, #0
 80017c6:	d0e1      	beq.n	800178c <__aeabi_dadd+0x530>
 80017c8:	464a      	mov	r2, r9
 80017ca:	4302      	orrs	r2, r0
 80017cc:	d0c1      	beq.n	8001752 <__aeabi_dadd+0x4f6>
 80017ce:	074a      	lsls	r2, r1, #29
 80017d0:	08db      	lsrs	r3, r3, #3
 80017d2:	4313      	orrs	r3, r2
 80017d4:	2280      	movs	r2, #128	; 0x80
 80017d6:	08c9      	lsrs	r1, r1, #3
 80017d8:	0312      	lsls	r2, r2, #12
 80017da:	4211      	tst	r1, r2
 80017dc:	d008      	beq.n	80017f0 <__aeabi_dadd+0x594>
 80017de:	4648      	mov	r0, r9
 80017e0:	08c4      	lsrs	r4, r0, #3
 80017e2:	4214      	tst	r4, r2
 80017e4:	d104      	bne.n	80017f0 <__aeabi_dadd+0x594>
 80017e6:	4643      	mov	r3, r8
 80017e8:	0021      	movs	r1, r4
 80017ea:	08db      	lsrs	r3, r3, #3
 80017ec:	0742      	lsls	r2, r0, #29
 80017ee:	4313      	orrs	r3, r2
 80017f0:	0f5a      	lsrs	r2, r3, #29
 80017f2:	00db      	lsls	r3, r3, #3
 80017f4:	0752      	lsls	r2, r2, #29
 80017f6:	08db      	lsrs	r3, r3, #3
 80017f8:	4313      	orrs	r3, r2
 80017fa:	e681      	b.n	8001500 <__aeabi_dadd+0x2a4>
 80017fc:	464b      	mov	r3, r9
 80017fe:	4303      	orrs	r3, r0
 8001800:	d100      	bne.n	8001804 <__aeabi_dadd+0x5a8>
 8001802:	e714      	b.n	800162e <__aeabi_dadd+0x3d2>
 8001804:	464b      	mov	r3, r9
 8001806:	464a      	mov	r2, r9
 8001808:	08c0      	lsrs	r0, r0, #3
 800180a:	075b      	lsls	r3, r3, #29
 800180c:	4665      	mov	r5, ip
 800180e:	4303      	orrs	r3, r0
 8001810:	08d1      	lsrs	r1, r2, #3
 8001812:	e655      	b.n	80014c0 <__aeabi_dadd+0x264>
 8001814:	1ac4      	subs	r4, r0, r3
 8001816:	45a0      	cmp	r8, r4
 8001818:	4180      	sbcs	r0, r0
 800181a:	464b      	mov	r3, r9
 800181c:	4240      	negs	r0, r0
 800181e:	1a59      	subs	r1, r3, r1
 8001820:	1a0b      	subs	r3, r1, r0
 8001822:	469a      	mov	sl, r3
 8001824:	4665      	mov	r5, ip
 8001826:	2601      	movs	r6, #1
 8001828:	e564      	b.n	80012f4 <__aeabi_dadd+0x98>
 800182a:	1a1c      	subs	r4, r3, r0
 800182c:	464a      	mov	r2, r9
 800182e:	42a3      	cmp	r3, r4
 8001830:	4180      	sbcs	r0, r0
 8001832:	1a8a      	subs	r2, r1, r2
 8001834:	4240      	negs	r0, r0
 8001836:	1a12      	subs	r2, r2, r0
 8001838:	4692      	mov	sl, r2
 800183a:	0212      	lsls	r2, r2, #8
 800183c:	d549      	bpl.n	80018d2 <__aeabi_dadd+0x676>
 800183e:	4642      	mov	r2, r8
 8001840:	1ad4      	subs	r4, r2, r3
 8001842:	45a0      	cmp	r8, r4
 8001844:	4180      	sbcs	r0, r0
 8001846:	464b      	mov	r3, r9
 8001848:	4240      	negs	r0, r0
 800184a:	1a59      	subs	r1, r3, r1
 800184c:	1a0b      	subs	r3, r1, r0
 800184e:	469a      	mov	sl, r3
 8001850:	4665      	mov	r5, ip
 8001852:	e57f      	b.n	8001354 <__aeabi_dadd+0xf8>
 8001854:	464b      	mov	r3, r9
 8001856:	464a      	mov	r2, r9
 8001858:	08c0      	lsrs	r0, r0, #3
 800185a:	075b      	lsls	r3, r3, #29
 800185c:	4303      	orrs	r3, r0
 800185e:	08d1      	lsrs	r1, r2, #3
 8001860:	e62b      	b.n	80014ba <__aeabi_dadd+0x25e>
 8001862:	464a      	mov	r2, r9
 8001864:	08db      	lsrs	r3, r3, #3
 8001866:	4302      	orrs	r2, r0
 8001868:	d138      	bne.n	80018dc <__aeabi_dadd+0x680>
 800186a:	074a      	lsls	r2, r1, #29
 800186c:	4313      	orrs	r3, r2
 800186e:	08c9      	lsrs	r1, r1, #3
 8001870:	e646      	b.n	8001500 <__aeabi_dadd+0x2a4>
 8001872:	464b      	mov	r3, r9
 8001874:	464a      	mov	r2, r9
 8001876:	08c0      	lsrs	r0, r0, #3
 8001878:	075b      	lsls	r3, r3, #29
 800187a:	4303      	orrs	r3, r0
 800187c:	08d1      	lsrs	r1, r2, #3
 800187e:	e61f      	b.n	80014c0 <__aeabi_dadd+0x264>
 8001880:	181c      	adds	r4, r3, r0
 8001882:	429c      	cmp	r4, r3
 8001884:	419b      	sbcs	r3, r3
 8001886:	4449      	add	r1, r9
 8001888:	468a      	mov	sl, r1
 800188a:	425b      	negs	r3, r3
 800188c:	449a      	add	sl, r3
 800188e:	4653      	mov	r3, sl
 8001890:	021b      	lsls	r3, r3, #8
 8001892:	d400      	bmi.n	8001896 <__aeabi_dadd+0x63a>
 8001894:	e607      	b.n	80014a6 <__aeabi_dadd+0x24a>
 8001896:	4652      	mov	r2, sl
 8001898:	4b1f      	ldr	r3, [pc, #124]	; (8001918 <__aeabi_dadd+0x6bc>)
 800189a:	2601      	movs	r6, #1
 800189c:	401a      	ands	r2, r3
 800189e:	4692      	mov	sl, r2
 80018a0:	e601      	b.n	80014a6 <__aeabi_dadd+0x24a>
 80018a2:	003c      	movs	r4, r7
 80018a4:	000e      	movs	r6, r1
 80018a6:	3c20      	subs	r4, #32
 80018a8:	40e6      	lsrs	r6, r4
 80018aa:	2f20      	cmp	r7, #32
 80018ac:	d003      	beq.n	80018b6 <__aeabi_dadd+0x65a>
 80018ae:	2440      	movs	r4, #64	; 0x40
 80018b0:	1be4      	subs	r4, r4, r7
 80018b2:	40a1      	lsls	r1, r4
 80018b4:	430b      	orrs	r3, r1
 80018b6:	001c      	movs	r4, r3
 80018b8:	1e63      	subs	r3, r4, #1
 80018ba:	419c      	sbcs	r4, r3
 80018bc:	4334      	orrs	r4, r6
 80018be:	e65e      	b.n	800157e <__aeabi_dadd+0x322>
 80018c0:	4443      	add	r3, r8
 80018c2:	4283      	cmp	r3, r0
 80018c4:	4180      	sbcs	r0, r0
 80018c6:	4449      	add	r1, r9
 80018c8:	468a      	mov	sl, r1
 80018ca:	4240      	negs	r0, r0
 80018cc:	001c      	movs	r4, r3
 80018ce:	4482      	add	sl, r0
 80018d0:	e6bc      	b.n	800164c <__aeabi_dadd+0x3f0>
 80018d2:	4653      	mov	r3, sl
 80018d4:	4323      	orrs	r3, r4
 80018d6:	d100      	bne.n	80018da <__aeabi_dadd+0x67e>
 80018d8:	e6a9      	b.n	800162e <__aeabi_dadd+0x3d2>
 80018da:	e5e4      	b.n	80014a6 <__aeabi_dadd+0x24a>
 80018dc:	074a      	lsls	r2, r1, #29
 80018de:	4313      	orrs	r3, r2
 80018e0:	2280      	movs	r2, #128	; 0x80
 80018e2:	08c9      	lsrs	r1, r1, #3
 80018e4:	0312      	lsls	r2, r2, #12
 80018e6:	4211      	tst	r1, r2
 80018e8:	d009      	beq.n	80018fe <__aeabi_dadd+0x6a2>
 80018ea:	4648      	mov	r0, r9
 80018ec:	08c4      	lsrs	r4, r0, #3
 80018ee:	4214      	tst	r4, r2
 80018f0:	d105      	bne.n	80018fe <__aeabi_dadd+0x6a2>
 80018f2:	4643      	mov	r3, r8
 80018f4:	4665      	mov	r5, ip
 80018f6:	0021      	movs	r1, r4
 80018f8:	08db      	lsrs	r3, r3, #3
 80018fa:	0742      	lsls	r2, r0, #29
 80018fc:	4313      	orrs	r3, r2
 80018fe:	0f5a      	lsrs	r2, r3, #29
 8001900:	00db      	lsls	r3, r3, #3
 8001902:	08db      	lsrs	r3, r3, #3
 8001904:	0752      	lsls	r2, r2, #29
 8001906:	4313      	orrs	r3, r2
 8001908:	e5fa      	b.n	8001500 <__aeabi_dadd+0x2a4>
 800190a:	2300      	movs	r3, #0
 800190c:	4a01      	ldr	r2, [pc, #4]	; (8001914 <__aeabi_dadd+0x6b8>)
 800190e:	001c      	movs	r4, r3
 8001910:	e540      	b.n	8001394 <__aeabi_dadd+0x138>
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	000007ff 	.word	0x000007ff
 8001918:	ff7fffff 	.word	0xff7fffff

0800191c <__aeabi_ddiv>:
 800191c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800191e:	4657      	mov	r7, sl
 8001920:	464e      	mov	r6, r9
 8001922:	4645      	mov	r5, r8
 8001924:	46de      	mov	lr, fp
 8001926:	b5e0      	push	{r5, r6, r7, lr}
 8001928:	030c      	lsls	r4, r1, #12
 800192a:	001f      	movs	r7, r3
 800192c:	004b      	lsls	r3, r1, #1
 800192e:	4681      	mov	r9, r0
 8001930:	4692      	mov	sl, r2
 8001932:	0005      	movs	r5, r0
 8001934:	b085      	sub	sp, #20
 8001936:	0b24      	lsrs	r4, r4, #12
 8001938:	0d5b      	lsrs	r3, r3, #21
 800193a:	0fce      	lsrs	r6, r1, #31
 800193c:	2b00      	cmp	r3, #0
 800193e:	d100      	bne.n	8001942 <__aeabi_ddiv+0x26>
 8001940:	e152      	b.n	8001be8 <__aeabi_ddiv+0x2cc>
 8001942:	4ad2      	ldr	r2, [pc, #840]	; (8001c8c <__aeabi_ddiv+0x370>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d100      	bne.n	800194a <__aeabi_ddiv+0x2e>
 8001948:	e16e      	b.n	8001c28 <__aeabi_ddiv+0x30c>
 800194a:	0f42      	lsrs	r2, r0, #29
 800194c:	00e4      	lsls	r4, r4, #3
 800194e:	4314      	orrs	r4, r2
 8001950:	2280      	movs	r2, #128	; 0x80
 8001952:	0412      	lsls	r2, r2, #16
 8001954:	4322      	orrs	r2, r4
 8001956:	4690      	mov	r8, r2
 8001958:	4acd      	ldr	r2, [pc, #820]	; (8001c90 <__aeabi_ddiv+0x374>)
 800195a:	00c5      	lsls	r5, r0, #3
 800195c:	4693      	mov	fp, r2
 800195e:	449b      	add	fp, r3
 8001960:	2300      	movs	r3, #0
 8001962:	4699      	mov	r9, r3
 8001964:	9300      	str	r3, [sp, #0]
 8001966:	033c      	lsls	r4, r7, #12
 8001968:	007b      	lsls	r3, r7, #1
 800196a:	4650      	mov	r0, sl
 800196c:	0b24      	lsrs	r4, r4, #12
 800196e:	0d5b      	lsrs	r3, r3, #21
 8001970:	0fff      	lsrs	r7, r7, #31
 8001972:	2b00      	cmp	r3, #0
 8001974:	d100      	bne.n	8001978 <__aeabi_ddiv+0x5c>
 8001976:	e11a      	b.n	8001bae <__aeabi_ddiv+0x292>
 8001978:	4ac4      	ldr	r2, [pc, #784]	; (8001c8c <__aeabi_ddiv+0x370>)
 800197a:	4293      	cmp	r3, r2
 800197c:	d100      	bne.n	8001980 <__aeabi_ddiv+0x64>
 800197e:	e15e      	b.n	8001c3e <__aeabi_ddiv+0x322>
 8001980:	0f42      	lsrs	r2, r0, #29
 8001982:	00e4      	lsls	r4, r4, #3
 8001984:	4322      	orrs	r2, r4
 8001986:	2480      	movs	r4, #128	; 0x80
 8001988:	0424      	lsls	r4, r4, #16
 800198a:	4314      	orrs	r4, r2
 800198c:	4ac0      	ldr	r2, [pc, #768]	; (8001c90 <__aeabi_ddiv+0x374>)
 800198e:	00c1      	lsls	r1, r0, #3
 8001990:	4694      	mov	ip, r2
 8001992:	465a      	mov	r2, fp
 8001994:	4463      	add	r3, ip
 8001996:	1ad3      	subs	r3, r2, r3
 8001998:	469b      	mov	fp, r3
 800199a:	2000      	movs	r0, #0
 800199c:	0033      	movs	r3, r6
 800199e:	407b      	eors	r3, r7
 80019a0:	469a      	mov	sl, r3
 80019a2:	464b      	mov	r3, r9
 80019a4:	2b0f      	cmp	r3, #15
 80019a6:	d827      	bhi.n	80019f8 <__aeabi_ddiv+0xdc>
 80019a8:	4aba      	ldr	r2, [pc, #744]	; (8001c94 <__aeabi_ddiv+0x378>)
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	58d3      	ldr	r3, [r2, r3]
 80019ae:	469f      	mov	pc, r3
 80019b0:	46b2      	mov	sl, r6
 80019b2:	9b00      	ldr	r3, [sp, #0]
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d016      	beq.n	80019e6 <__aeabi_ddiv+0xca>
 80019b8:	2b03      	cmp	r3, #3
 80019ba:	d100      	bne.n	80019be <__aeabi_ddiv+0xa2>
 80019bc:	e287      	b.n	8001ece <__aeabi_ddiv+0x5b2>
 80019be:	2b01      	cmp	r3, #1
 80019c0:	d000      	beq.n	80019c4 <__aeabi_ddiv+0xa8>
 80019c2:	e0d5      	b.n	8001b70 <__aeabi_ddiv+0x254>
 80019c4:	2300      	movs	r3, #0
 80019c6:	2200      	movs	r2, #0
 80019c8:	2500      	movs	r5, #0
 80019ca:	051b      	lsls	r3, r3, #20
 80019cc:	4313      	orrs	r3, r2
 80019ce:	4652      	mov	r2, sl
 80019d0:	07d2      	lsls	r2, r2, #31
 80019d2:	4313      	orrs	r3, r2
 80019d4:	0028      	movs	r0, r5
 80019d6:	0019      	movs	r1, r3
 80019d8:	b005      	add	sp, #20
 80019da:	bcf0      	pop	{r4, r5, r6, r7}
 80019dc:	46bb      	mov	fp, r7
 80019de:	46b2      	mov	sl, r6
 80019e0:	46a9      	mov	r9, r5
 80019e2:	46a0      	mov	r8, r4
 80019e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019e6:	2200      	movs	r2, #0
 80019e8:	2500      	movs	r5, #0
 80019ea:	4ba8      	ldr	r3, [pc, #672]	; (8001c8c <__aeabi_ddiv+0x370>)
 80019ec:	e7ed      	b.n	80019ca <__aeabi_ddiv+0xae>
 80019ee:	46ba      	mov	sl, r7
 80019f0:	46a0      	mov	r8, r4
 80019f2:	000d      	movs	r5, r1
 80019f4:	9000      	str	r0, [sp, #0]
 80019f6:	e7dc      	b.n	80019b2 <__aeabi_ddiv+0x96>
 80019f8:	4544      	cmp	r4, r8
 80019fa:	d200      	bcs.n	80019fe <__aeabi_ddiv+0xe2>
 80019fc:	e1c4      	b.n	8001d88 <__aeabi_ddiv+0x46c>
 80019fe:	d100      	bne.n	8001a02 <__aeabi_ddiv+0xe6>
 8001a00:	e1bf      	b.n	8001d82 <__aeabi_ddiv+0x466>
 8001a02:	2301      	movs	r3, #1
 8001a04:	425b      	negs	r3, r3
 8001a06:	469c      	mov	ip, r3
 8001a08:	002e      	movs	r6, r5
 8001a0a:	4640      	mov	r0, r8
 8001a0c:	2500      	movs	r5, #0
 8001a0e:	44e3      	add	fp, ip
 8001a10:	0223      	lsls	r3, r4, #8
 8001a12:	0e0c      	lsrs	r4, r1, #24
 8001a14:	431c      	orrs	r4, r3
 8001a16:	0c1b      	lsrs	r3, r3, #16
 8001a18:	4699      	mov	r9, r3
 8001a1a:	0423      	lsls	r3, r4, #16
 8001a1c:	020a      	lsls	r2, r1, #8
 8001a1e:	0c1f      	lsrs	r7, r3, #16
 8001a20:	4649      	mov	r1, r9
 8001a22:	9200      	str	r2, [sp, #0]
 8001a24:	9701      	str	r7, [sp, #4]
 8001a26:	f7fe fbf1 	bl	800020c <__aeabi_uidivmod>
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	437a      	muls	r2, r7
 8001a2e:	040b      	lsls	r3, r1, #16
 8001a30:	0c31      	lsrs	r1, r6, #16
 8001a32:	4680      	mov	r8, r0
 8001a34:	4319      	orrs	r1, r3
 8001a36:	428a      	cmp	r2, r1
 8001a38:	d907      	bls.n	8001a4a <__aeabi_ddiv+0x12e>
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	425b      	negs	r3, r3
 8001a3e:	469c      	mov	ip, r3
 8001a40:	1909      	adds	r1, r1, r4
 8001a42:	44e0      	add	r8, ip
 8001a44:	428c      	cmp	r4, r1
 8001a46:	d800      	bhi.n	8001a4a <__aeabi_ddiv+0x12e>
 8001a48:	e201      	b.n	8001e4e <__aeabi_ddiv+0x532>
 8001a4a:	1a88      	subs	r0, r1, r2
 8001a4c:	4649      	mov	r1, r9
 8001a4e:	f7fe fbdd 	bl	800020c <__aeabi_uidivmod>
 8001a52:	9a01      	ldr	r2, [sp, #4]
 8001a54:	0436      	lsls	r6, r6, #16
 8001a56:	4342      	muls	r2, r0
 8001a58:	0409      	lsls	r1, r1, #16
 8001a5a:	0c36      	lsrs	r6, r6, #16
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	430e      	orrs	r6, r1
 8001a60:	42b2      	cmp	r2, r6
 8001a62:	d904      	bls.n	8001a6e <__aeabi_ddiv+0x152>
 8001a64:	1936      	adds	r6, r6, r4
 8001a66:	3b01      	subs	r3, #1
 8001a68:	42b4      	cmp	r4, r6
 8001a6a:	d800      	bhi.n	8001a6e <__aeabi_ddiv+0x152>
 8001a6c:	e1e9      	b.n	8001e42 <__aeabi_ddiv+0x526>
 8001a6e:	1ab0      	subs	r0, r6, r2
 8001a70:	4642      	mov	r2, r8
 8001a72:	9e00      	ldr	r6, [sp, #0]
 8001a74:	0412      	lsls	r2, r2, #16
 8001a76:	431a      	orrs	r2, r3
 8001a78:	0c33      	lsrs	r3, r6, #16
 8001a7a:	001f      	movs	r7, r3
 8001a7c:	0c11      	lsrs	r1, r2, #16
 8001a7e:	4690      	mov	r8, r2
 8001a80:	9302      	str	r3, [sp, #8]
 8001a82:	0413      	lsls	r3, r2, #16
 8001a84:	0432      	lsls	r2, r6, #16
 8001a86:	0c16      	lsrs	r6, r2, #16
 8001a88:	0032      	movs	r2, r6
 8001a8a:	0c1b      	lsrs	r3, r3, #16
 8001a8c:	435a      	muls	r2, r3
 8001a8e:	9603      	str	r6, [sp, #12]
 8001a90:	437b      	muls	r3, r7
 8001a92:	434e      	muls	r6, r1
 8001a94:	4379      	muls	r1, r7
 8001a96:	0c17      	lsrs	r7, r2, #16
 8001a98:	46bc      	mov	ip, r7
 8001a9a:	199b      	adds	r3, r3, r6
 8001a9c:	4463      	add	r3, ip
 8001a9e:	429e      	cmp	r6, r3
 8001aa0:	d903      	bls.n	8001aaa <__aeabi_ddiv+0x18e>
 8001aa2:	2680      	movs	r6, #128	; 0x80
 8001aa4:	0276      	lsls	r6, r6, #9
 8001aa6:	46b4      	mov	ip, r6
 8001aa8:	4461      	add	r1, ip
 8001aaa:	0c1e      	lsrs	r6, r3, #16
 8001aac:	1871      	adds	r1, r6, r1
 8001aae:	0416      	lsls	r6, r2, #16
 8001ab0:	041b      	lsls	r3, r3, #16
 8001ab2:	0c36      	lsrs	r6, r6, #16
 8001ab4:	199e      	adds	r6, r3, r6
 8001ab6:	4288      	cmp	r0, r1
 8001ab8:	d302      	bcc.n	8001ac0 <__aeabi_ddiv+0x1a4>
 8001aba:	d112      	bne.n	8001ae2 <__aeabi_ddiv+0x1c6>
 8001abc:	42b5      	cmp	r5, r6
 8001abe:	d210      	bcs.n	8001ae2 <__aeabi_ddiv+0x1c6>
 8001ac0:	4643      	mov	r3, r8
 8001ac2:	1e5a      	subs	r2, r3, #1
 8001ac4:	9b00      	ldr	r3, [sp, #0]
 8001ac6:	469c      	mov	ip, r3
 8001ac8:	4465      	add	r5, ip
 8001aca:	001f      	movs	r7, r3
 8001acc:	429d      	cmp	r5, r3
 8001ace:	419b      	sbcs	r3, r3
 8001ad0:	425b      	negs	r3, r3
 8001ad2:	191b      	adds	r3, r3, r4
 8001ad4:	18c0      	adds	r0, r0, r3
 8001ad6:	4284      	cmp	r4, r0
 8001ad8:	d200      	bcs.n	8001adc <__aeabi_ddiv+0x1c0>
 8001ada:	e19e      	b.n	8001e1a <__aeabi_ddiv+0x4fe>
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_ddiv+0x1c4>
 8001ade:	e199      	b.n	8001e14 <__aeabi_ddiv+0x4f8>
 8001ae0:	4690      	mov	r8, r2
 8001ae2:	1bae      	subs	r6, r5, r6
 8001ae4:	42b5      	cmp	r5, r6
 8001ae6:	41ad      	sbcs	r5, r5
 8001ae8:	1a40      	subs	r0, r0, r1
 8001aea:	426d      	negs	r5, r5
 8001aec:	1b40      	subs	r0, r0, r5
 8001aee:	4284      	cmp	r4, r0
 8001af0:	d100      	bne.n	8001af4 <__aeabi_ddiv+0x1d8>
 8001af2:	e1d2      	b.n	8001e9a <__aeabi_ddiv+0x57e>
 8001af4:	4649      	mov	r1, r9
 8001af6:	f7fe fb89 	bl	800020c <__aeabi_uidivmod>
 8001afa:	9a01      	ldr	r2, [sp, #4]
 8001afc:	040b      	lsls	r3, r1, #16
 8001afe:	4342      	muls	r2, r0
 8001b00:	0c31      	lsrs	r1, r6, #16
 8001b02:	0005      	movs	r5, r0
 8001b04:	4319      	orrs	r1, r3
 8001b06:	428a      	cmp	r2, r1
 8001b08:	d900      	bls.n	8001b0c <__aeabi_ddiv+0x1f0>
 8001b0a:	e16c      	b.n	8001de6 <__aeabi_ddiv+0x4ca>
 8001b0c:	1a88      	subs	r0, r1, r2
 8001b0e:	4649      	mov	r1, r9
 8001b10:	f7fe fb7c 	bl	800020c <__aeabi_uidivmod>
 8001b14:	9a01      	ldr	r2, [sp, #4]
 8001b16:	0436      	lsls	r6, r6, #16
 8001b18:	4342      	muls	r2, r0
 8001b1a:	0409      	lsls	r1, r1, #16
 8001b1c:	0c36      	lsrs	r6, r6, #16
 8001b1e:	0003      	movs	r3, r0
 8001b20:	430e      	orrs	r6, r1
 8001b22:	42b2      	cmp	r2, r6
 8001b24:	d900      	bls.n	8001b28 <__aeabi_ddiv+0x20c>
 8001b26:	e153      	b.n	8001dd0 <__aeabi_ddiv+0x4b4>
 8001b28:	9803      	ldr	r0, [sp, #12]
 8001b2a:	1ab6      	subs	r6, r6, r2
 8001b2c:	0002      	movs	r2, r0
 8001b2e:	042d      	lsls	r5, r5, #16
 8001b30:	431d      	orrs	r5, r3
 8001b32:	9f02      	ldr	r7, [sp, #8]
 8001b34:	042b      	lsls	r3, r5, #16
 8001b36:	0c1b      	lsrs	r3, r3, #16
 8001b38:	435a      	muls	r2, r3
 8001b3a:	437b      	muls	r3, r7
 8001b3c:	469c      	mov	ip, r3
 8001b3e:	0c29      	lsrs	r1, r5, #16
 8001b40:	4348      	muls	r0, r1
 8001b42:	0c13      	lsrs	r3, r2, #16
 8001b44:	4484      	add	ip, r0
 8001b46:	4463      	add	r3, ip
 8001b48:	4379      	muls	r1, r7
 8001b4a:	4298      	cmp	r0, r3
 8001b4c:	d903      	bls.n	8001b56 <__aeabi_ddiv+0x23a>
 8001b4e:	2080      	movs	r0, #128	; 0x80
 8001b50:	0240      	lsls	r0, r0, #9
 8001b52:	4684      	mov	ip, r0
 8001b54:	4461      	add	r1, ip
 8001b56:	0c18      	lsrs	r0, r3, #16
 8001b58:	0412      	lsls	r2, r2, #16
 8001b5a:	041b      	lsls	r3, r3, #16
 8001b5c:	0c12      	lsrs	r2, r2, #16
 8001b5e:	1840      	adds	r0, r0, r1
 8001b60:	189b      	adds	r3, r3, r2
 8001b62:	4286      	cmp	r6, r0
 8001b64:	d200      	bcs.n	8001b68 <__aeabi_ddiv+0x24c>
 8001b66:	e100      	b.n	8001d6a <__aeabi_ddiv+0x44e>
 8001b68:	d100      	bne.n	8001b6c <__aeabi_ddiv+0x250>
 8001b6a:	e0fb      	b.n	8001d64 <__aeabi_ddiv+0x448>
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	431d      	orrs	r5, r3
 8001b70:	4b49      	ldr	r3, [pc, #292]	; (8001c98 <__aeabi_ddiv+0x37c>)
 8001b72:	445b      	add	r3, fp
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	dc00      	bgt.n	8001b7a <__aeabi_ddiv+0x25e>
 8001b78:	e0aa      	b.n	8001cd0 <__aeabi_ddiv+0x3b4>
 8001b7a:	076a      	lsls	r2, r5, #29
 8001b7c:	d000      	beq.n	8001b80 <__aeabi_ddiv+0x264>
 8001b7e:	e13d      	b.n	8001dfc <__aeabi_ddiv+0x4e0>
 8001b80:	08e9      	lsrs	r1, r5, #3
 8001b82:	4642      	mov	r2, r8
 8001b84:	01d2      	lsls	r2, r2, #7
 8001b86:	d506      	bpl.n	8001b96 <__aeabi_ddiv+0x27a>
 8001b88:	4642      	mov	r2, r8
 8001b8a:	4b44      	ldr	r3, [pc, #272]	; (8001c9c <__aeabi_ddiv+0x380>)
 8001b8c:	401a      	ands	r2, r3
 8001b8e:	2380      	movs	r3, #128	; 0x80
 8001b90:	4690      	mov	r8, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	445b      	add	r3, fp
 8001b96:	4a42      	ldr	r2, [pc, #264]	; (8001ca0 <__aeabi_ddiv+0x384>)
 8001b98:	4293      	cmp	r3, r2
 8001b9a:	dd00      	ble.n	8001b9e <__aeabi_ddiv+0x282>
 8001b9c:	e723      	b.n	80019e6 <__aeabi_ddiv+0xca>
 8001b9e:	4642      	mov	r2, r8
 8001ba0:	055b      	lsls	r3, r3, #21
 8001ba2:	0755      	lsls	r5, r2, #29
 8001ba4:	0252      	lsls	r2, r2, #9
 8001ba6:	430d      	orrs	r5, r1
 8001ba8:	0b12      	lsrs	r2, r2, #12
 8001baa:	0d5b      	lsrs	r3, r3, #21
 8001bac:	e70d      	b.n	80019ca <__aeabi_ddiv+0xae>
 8001bae:	4651      	mov	r1, sl
 8001bb0:	4321      	orrs	r1, r4
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_ddiv+0x29a>
 8001bb4:	e07c      	b.n	8001cb0 <__aeabi_ddiv+0x394>
 8001bb6:	2c00      	cmp	r4, #0
 8001bb8:	d100      	bne.n	8001bbc <__aeabi_ddiv+0x2a0>
 8001bba:	e0fb      	b.n	8001db4 <__aeabi_ddiv+0x498>
 8001bbc:	0020      	movs	r0, r4
 8001bbe:	f001 f9d7 	bl	8002f70 <__clzsi2>
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	3a0b      	subs	r2, #11
 8001bc6:	231d      	movs	r3, #29
 8001bc8:	1a9b      	subs	r3, r3, r2
 8001bca:	4652      	mov	r2, sl
 8001bcc:	0001      	movs	r1, r0
 8001bce:	40da      	lsrs	r2, r3
 8001bd0:	4653      	mov	r3, sl
 8001bd2:	3908      	subs	r1, #8
 8001bd4:	408b      	lsls	r3, r1
 8001bd6:	408c      	lsls	r4, r1
 8001bd8:	0019      	movs	r1, r3
 8001bda:	4314      	orrs	r4, r2
 8001bdc:	4b31      	ldr	r3, [pc, #196]	; (8001ca4 <__aeabi_ddiv+0x388>)
 8001bde:	4458      	add	r0, fp
 8001be0:	469b      	mov	fp, r3
 8001be2:	4483      	add	fp, r0
 8001be4:	2000      	movs	r0, #0
 8001be6:	e6d9      	b.n	800199c <__aeabi_ddiv+0x80>
 8001be8:	0003      	movs	r3, r0
 8001bea:	4323      	orrs	r3, r4
 8001bec:	4698      	mov	r8, r3
 8001bee:	d044      	beq.n	8001c7a <__aeabi_ddiv+0x35e>
 8001bf0:	2c00      	cmp	r4, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_ddiv+0x2da>
 8001bf4:	e0cf      	b.n	8001d96 <__aeabi_ddiv+0x47a>
 8001bf6:	0020      	movs	r0, r4
 8001bf8:	f001 f9ba 	bl	8002f70 <__clzsi2>
 8001bfc:	0001      	movs	r1, r0
 8001bfe:	0002      	movs	r2, r0
 8001c00:	390b      	subs	r1, #11
 8001c02:	231d      	movs	r3, #29
 8001c04:	1a5b      	subs	r3, r3, r1
 8001c06:	4649      	mov	r1, r9
 8001c08:	0010      	movs	r0, r2
 8001c0a:	40d9      	lsrs	r1, r3
 8001c0c:	3808      	subs	r0, #8
 8001c0e:	4084      	lsls	r4, r0
 8001c10:	000b      	movs	r3, r1
 8001c12:	464d      	mov	r5, r9
 8001c14:	4323      	orrs	r3, r4
 8001c16:	4698      	mov	r8, r3
 8001c18:	4085      	lsls	r5, r0
 8001c1a:	4b23      	ldr	r3, [pc, #140]	; (8001ca8 <__aeabi_ddiv+0x38c>)
 8001c1c:	1a9b      	subs	r3, r3, r2
 8001c1e:	469b      	mov	fp, r3
 8001c20:	2300      	movs	r3, #0
 8001c22:	4699      	mov	r9, r3
 8001c24:	9300      	str	r3, [sp, #0]
 8001c26:	e69e      	b.n	8001966 <__aeabi_ddiv+0x4a>
 8001c28:	0002      	movs	r2, r0
 8001c2a:	4322      	orrs	r2, r4
 8001c2c:	4690      	mov	r8, r2
 8001c2e:	d11d      	bne.n	8001c6c <__aeabi_ddiv+0x350>
 8001c30:	2208      	movs	r2, #8
 8001c32:	469b      	mov	fp, r3
 8001c34:	2302      	movs	r3, #2
 8001c36:	2500      	movs	r5, #0
 8001c38:	4691      	mov	r9, r2
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	e693      	b.n	8001966 <__aeabi_ddiv+0x4a>
 8001c3e:	4651      	mov	r1, sl
 8001c40:	4321      	orrs	r1, r4
 8001c42:	d109      	bne.n	8001c58 <__aeabi_ddiv+0x33c>
 8001c44:	2302      	movs	r3, #2
 8001c46:	464a      	mov	r2, r9
 8001c48:	431a      	orrs	r2, r3
 8001c4a:	4b18      	ldr	r3, [pc, #96]	; (8001cac <__aeabi_ddiv+0x390>)
 8001c4c:	4691      	mov	r9, r2
 8001c4e:	469c      	mov	ip, r3
 8001c50:	2400      	movs	r4, #0
 8001c52:	2002      	movs	r0, #2
 8001c54:	44e3      	add	fp, ip
 8001c56:	e6a1      	b.n	800199c <__aeabi_ddiv+0x80>
 8001c58:	2303      	movs	r3, #3
 8001c5a:	464a      	mov	r2, r9
 8001c5c:	431a      	orrs	r2, r3
 8001c5e:	4b13      	ldr	r3, [pc, #76]	; (8001cac <__aeabi_ddiv+0x390>)
 8001c60:	4691      	mov	r9, r2
 8001c62:	469c      	mov	ip, r3
 8001c64:	4651      	mov	r1, sl
 8001c66:	2003      	movs	r0, #3
 8001c68:	44e3      	add	fp, ip
 8001c6a:	e697      	b.n	800199c <__aeabi_ddiv+0x80>
 8001c6c:	220c      	movs	r2, #12
 8001c6e:	469b      	mov	fp, r3
 8001c70:	2303      	movs	r3, #3
 8001c72:	46a0      	mov	r8, r4
 8001c74:	4691      	mov	r9, r2
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	e675      	b.n	8001966 <__aeabi_ddiv+0x4a>
 8001c7a:	2304      	movs	r3, #4
 8001c7c:	4699      	mov	r9, r3
 8001c7e:	2300      	movs	r3, #0
 8001c80:	469b      	mov	fp, r3
 8001c82:	3301      	adds	r3, #1
 8001c84:	2500      	movs	r5, #0
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	e66d      	b.n	8001966 <__aeabi_ddiv+0x4a>
 8001c8a:	46c0      	nop			; (mov r8, r8)
 8001c8c:	000007ff 	.word	0x000007ff
 8001c90:	fffffc01 	.word	0xfffffc01
 8001c94:	08008888 	.word	0x08008888
 8001c98:	000003ff 	.word	0x000003ff
 8001c9c:	feffffff 	.word	0xfeffffff
 8001ca0:	000007fe 	.word	0x000007fe
 8001ca4:	000003f3 	.word	0x000003f3
 8001ca8:	fffffc0d 	.word	0xfffffc0d
 8001cac:	fffff801 	.word	0xfffff801
 8001cb0:	464a      	mov	r2, r9
 8001cb2:	2301      	movs	r3, #1
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	4691      	mov	r9, r2
 8001cb8:	2400      	movs	r4, #0
 8001cba:	2001      	movs	r0, #1
 8001cbc:	e66e      	b.n	800199c <__aeabi_ddiv+0x80>
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	2280      	movs	r2, #128	; 0x80
 8001cc2:	469a      	mov	sl, r3
 8001cc4:	2500      	movs	r5, #0
 8001cc6:	4b88      	ldr	r3, [pc, #544]	; (8001ee8 <__aeabi_ddiv+0x5cc>)
 8001cc8:	0312      	lsls	r2, r2, #12
 8001cca:	e67e      	b.n	80019ca <__aeabi_ddiv+0xae>
 8001ccc:	2501      	movs	r5, #1
 8001cce:	426d      	negs	r5, r5
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	1ad2      	subs	r2, r2, r3
 8001cd4:	2a38      	cmp	r2, #56	; 0x38
 8001cd6:	dd00      	ble.n	8001cda <__aeabi_ddiv+0x3be>
 8001cd8:	e674      	b.n	80019c4 <__aeabi_ddiv+0xa8>
 8001cda:	2a1f      	cmp	r2, #31
 8001cdc:	dc00      	bgt.n	8001ce0 <__aeabi_ddiv+0x3c4>
 8001cde:	e0bd      	b.n	8001e5c <__aeabi_ddiv+0x540>
 8001ce0:	211f      	movs	r1, #31
 8001ce2:	4249      	negs	r1, r1
 8001ce4:	1acb      	subs	r3, r1, r3
 8001ce6:	4641      	mov	r1, r8
 8001ce8:	40d9      	lsrs	r1, r3
 8001cea:	000b      	movs	r3, r1
 8001cec:	2a20      	cmp	r2, #32
 8001cee:	d004      	beq.n	8001cfa <__aeabi_ddiv+0x3de>
 8001cf0:	4641      	mov	r1, r8
 8001cf2:	4a7e      	ldr	r2, [pc, #504]	; (8001eec <__aeabi_ddiv+0x5d0>)
 8001cf4:	445a      	add	r2, fp
 8001cf6:	4091      	lsls	r1, r2
 8001cf8:	430d      	orrs	r5, r1
 8001cfa:	0029      	movs	r1, r5
 8001cfc:	1e4a      	subs	r2, r1, #1
 8001cfe:	4191      	sbcs	r1, r2
 8001d00:	4319      	orrs	r1, r3
 8001d02:	2307      	movs	r3, #7
 8001d04:	001d      	movs	r5, r3
 8001d06:	2200      	movs	r2, #0
 8001d08:	400d      	ands	r5, r1
 8001d0a:	420b      	tst	r3, r1
 8001d0c:	d100      	bne.n	8001d10 <__aeabi_ddiv+0x3f4>
 8001d0e:	e0d0      	b.n	8001eb2 <__aeabi_ddiv+0x596>
 8001d10:	220f      	movs	r2, #15
 8001d12:	2300      	movs	r3, #0
 8001d14:	400a      	ands	r2, r1
 8001d16:	2a04      	cmp	r2, #4
 8001d18:	d100      	bne.n	8001d1c <__aeabi_ddiv+0x400>
 8001d1a:	e0c7      	b.n	8001eac <__aeabi_ddiv+0x590>
 8001d1c:	1d0a      	adds	r2, r1, #4
 8001d1e:	428a      	cmp	r2, r1
 8001d20:	4189      	sbcs	r1, r1
 8001d22:	4249      	negs	r1, r1
 8001d24:	185b      	adds	r3, r3, r1
 8001d26:	0011      	movs	r1, r2
 8001d28:	021a      	lsls	r2, r3, #8
 8001d2a:	d400      	bmi.n	8001d2e <__aeabi_ddiv+0x412>
 8001d2c:	e0be      	b.n	8001eac <__aeabi_ddiv+0x590>
 8001d2e:	2301      	movs	r3, #1
 8001d30:	2200      	movs	r2, #0
 8001d32:	2500      	movs	r5, #0
 8001d34:	e649      	b.n	80019ca <__aeabi_ddiv+0xae>
 8001d36:	2280      	movs	r2, #128	; 0x80
 8001d38:	4643      	mov	r3, r8
 8001d3a:	0312      	lsls	r2, r2, #12
 8001d3c:	4213      	tst	r3, r2
 8001d3e:	d008      	beq.n	8001d52 <__aeabi_ddiv+0x436>
 8001d40:	4214      	tst	r4, r2
 8001d42:	d106      	bne.n	8001d52 <__aeabi_ddiv+0x436>
 8001d44:	4322      	orrs	r2, r4
 8001d46:	0312      	lsls	r2, r2, #12
 8001d48:	46ba      	mov	sl, r7
 8001d4a:	000d      	movs	r5, r1
 8001d4c:	4b66      	ldr	r3, [pc, #408]	; (8001ee8 <__aeabi_ddiv+0x5cc>)
 8001d4e:	0b12      	lsrs	r2, r2, #12
 8001d50:	e63b      	b.n	80019ca <__aeabi_ddiv+0xae>
 8001d52:	2280      	movs	r2, #128	; 0x80
 8001d54:	4643      	mov	r3, r8
 8001d56:	0312      	lsls	r2, r2, #12
 8001d58:	431a      	orrs	r2, r3
 8001d5a:	0312      	lsls	r2, r2, #12
 8001d5c:	46b2      	mov	sl, r6
 8001d5e:	4b62      	ldr	r3, [pc, #392]	; (8001ee8 <__aeabi_ddiv+0x5cc>)
 8001d60:	0b12      	lsrs	r2, r2, #12
 8001d62:	e632      	b.n	80019ca <__aeabi_ddiv+0xae>
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d100      	bne.n	8001d6a <__aeabi_ddiv+0x44e>
 8001d68:	e702      	b.n	8001b70 <__aeabi_ddiv+0x254>
 8001d6a:	19a6      	adds	r6, r4, r6
 8001d6c:	1e6a      	subs	r2, r5, #1
 8001d6e:	42a6      	cmp	r6, r4
 8001d70:	d200      	bcs.n	8001d74 <__aeabi_ddiv+0x458>
 8001d72:	e089      	b.n	8001e88 <__aeabi_ddiv+0x56c>
 8001d74:	4286      	cmp	r6, r0
 8001d76:	d200      	bcs.n	8001d7a <__aeabi_ddiv+0x45e>
 8001d78:	e09f      	b.n	8001eba <__aeabi_ddiv+0x59e>
 8001d7a:	d100      	bne.n	8001d7e <__aeabi_ddiv+0x462>
 8001d7c:	e0af      	b.n	8001ede <__aeabi_ddiv+0x5c2>
 8001d7e:	0015      	movs	r5, r2
 8001d80:	e6f4      	b.n	8001b6c <__aeabi_ddiv+0x250>
 8001d82:	42a9      	cmp	r1, r5
 8001d84:	d900      	bls.n	8001d88 <__aeabi_ddiv+0x46c>
 8001d86:	e63c      	b.n	8001a02 <__aeabi_ddiv+0xe6>
 8001d88:	4643      	mov	r3, r8
 8001d8a:	07de      	lsls	r6, r3, #31
 8001d8c:	0858      	lsrs	r0, r3, #1
 8001d8e:	086b      	lsrs	r3, r5, #1
 8001d90:	431e      	orrs	r6, r3
 8001d92:	07ed      	lsls	r5, r5, #31
 8001d94:	e63c      	b.n	8001a10 <__aeabi_ddiv+0xf4>
 8001d96:	f001 f8eb 	bl	8002f70 <__clzsi2>
 8001d9a:	0001      	movs	r1, r0
 8001d9c:	0002      	movs	r2, r0
 8001d9e:	3115      	adds	r1, #21
 8001da0:	3220      	adds	r2, #32
 8001da2:	291c      	cmp	r1, #28
 8001da4:	dc00      	bgt.n	8001da8 <__aeabi_ddiv+0x48c>
 8001da6:	e72c      	b.n	8001c02 <__aeabi_ddiv+0x2e6>
 8001da8:	464b      	mov	r3, r9
 8001daa:	3808      	subs	r0, #8
 8001dac:	4083      	lsls	r3, r0
 8001dae:	2500      	movs	r5, #0
 8001db0:	4698      	mov	r8, r3
 8001db2:	e732      	b.n	8001c1a <__aeabi_ddiv+0x2fe>
 8001db4:	f001 f8dc 	bl	8002f70 <__clzsi2>
 8001db8:	0003      	movs	r3, r0
 8001dba:	001a      	movs	r2, r3
 8001dbc:	3215      	adds	r2, #21
 8001dbe:	3020      	adds	r0, #32
 8001dc0:	2a1c      	cmp	r2, #28
 8001dc2:	dc00      	bgt.n	8001dc6 <__aeabi_ddiv+0x4aa>
 8001dc4:	e6ff      	b.n	8001bc6 <__aeabi_ddiv+0x2aa>
 8001dc6:	4654      	mov	r4, sl
 8001dc8:	3b08      	subs	r3, #8
 8001dca:	2100      	movs	r1, #0
 8001dcc:	409c      	lsls	r4, r3
 8001dce:	e705      	b.n	8001bdc <__aeabi_ddiv+0x2c0>
 8001dd0:	1936      	adds	r6, r6, r4
 8001dd2:	3b01      	subs	r3, #1
 8001dd4:	42b4      	cmp	r4, r6
 8001dd6:	d900      	bls.n	8001dda <__aeabi_ddiv+0x4be>
 8001dd8:	e6a6      	b.n	8001b28 <__aeabi_ddiv+0x20c>
 8001dda:	42b2      	cmp	r2, r6
 8001ddc:	d800      	bhi.n	8001de0 <__aeabi_ddiv+0x4c4>
 8001dde:	e6a3      	b.n	8001b28 <__aeabi_ddiv+0x20c>
 8001de0:	1e83      	subs	r3, r0, #2
 8001de2:	1936      	adds	r6, r6, r4
 8001de4:	e6a0      	b.n	8001b28 <__aeabi_ddiv+0x20c>
 8001de6:	1909      	adds	r1, r1, r4
 8001de8:	3d01      	subs	r5, #1
 8001dea:	428c      	cmp	r4, r1
 8001dec:	d900      	bls.n	8001df0 <__aeabi_ddiv+0x4d4>
 8001dee:	e68d      	b.n	8001b0c <__aeabi_ddiv+0x1f0>
 8001df0:	428a      	cmp	r2, r1
 8001df2:	d800      	bhi.n	8001df6 <__aeabi_ddiv+0x4da>
 8001df4:	e68a      	b.n	8001b0c <__aeabi_ddiv+0x1f0>
 8001df6:	1e85      	subs	r5, r0, #2
 8001df8:	1909      	adds	r1, r1, r4
 8001dfa:	e687      	b.n	8001b0c <__aeabi_ddiv+0x1f0>
 8001dfc:	220f      	movs	r2, #15
 8001dfe:	402a      	ands	r2, r5
 8001e00:	2a04      	cmp	r2, #4
 8001e02:	d100      	bne.n	8001e06 <__aeabi_ddiv+0x4ea>
 8001e04:	e6bc      	b.n	8001b80 <__aeabi_ddiv+0x264>
 8001e06:	1d29      	adds	r1, r5, #4
 8001e08:	42a9      	cmp	r1, r5
 8001e0a:	41ad      	sbcs	r5, r5
 8001e0c:	426d      	negs	r5, r5
 8001e0e:	08c9      	lsrs	r1, r1, #3
 8001e10:	44a8      	add	r8, r5
 8001e12:	e6b6      	b.n	8001b82 <__aeabi_ddiv+0x266>
 8001e14:	42af      	cmp	r7, r5
 8001e16:	d900      	bls.n	8001e1a <__aeabi_ddiv+0x4fe>
 8001e18:	e662      	b.n	8001ae0 <__aeabi_ddiv+0x1c4>
 8001e1a:	4281      	cmp	r1, r0
 8001e1c:	d804      	bhi.n	8001e28 <__aeabi_ddiv+0x50c>
 8001e1e:	d000      	beq.n	8001e22 <__aeabi_ddiv+0x506>
 8001e20:	e65e      	b.n	8001ae0 <__aeabi_ddiv+0x1c4>
 8001e22:	42ae      	cmp	r6, r5
 8001e24:	d800      	bhi.n	8001e28 <__aeabi_ddiv+0x50c>
 8001e26:	e65b      	b.n	8001ae0 <__aeabi_ddiv+0x1c4>
 8001e28:	2302      	movs	r3, #2
 8001e2a:	425b      	negs	r3, r3
 8001e2c:	469c      	mov	ip, r3
 8001e2e:	9b00      	ldr	r3, [sp, #0]
 8001e30:	44e0      	add	r8, ip
 8001e32:	469c      	mov	ip, r3
 8001e34:	4465      	add	r5, ip
 8001e36:	429d      	cmp	r5, r3
 8001e38:	419b      	sbcs	r3, r3
 8001e3a:	425b      	negs	r3, r3
 8001e3c:	191b      	adds	r3, r3, r4
 8001e3e:	18c0      	adds	r0, r0, r3
 8001e40:	e64f      	b.n	8001ae2 <__aeabi_ddiv+0x1c6>
 8001e42:	42b2      	cmp	r2, r6
 8001e44:	d800      	bhi.n	8001e48 <__aeabi_ddiv+0x52c>
 8001e46:	e612      	b.n	8001a6e <__aeabi_ddiv+0x152>
 8001e48:	1e83      	subs	r3, r0, #2
 8001e4a:	1936      	adds	r6, r6, r4
 8001e4c:	e60f      	b.n	8001a6e <__aeabi_ddiv+0x152>
 8001e4e:	428a      	cmp	r2, r1
 8001e50:	d800      	bhi.n	8001e54 <__aeabi_ddiv+0x538>
 8001e52:	e5fa      	b.n	8001a4a <__aeabi_ddiv+0x12e>
 8001e54:	1e83      	subs	r3, r0, #2
 8001e56:	4698      	mov	r8, r3
 8001e58:	1909      	adds	r1, r1, r4
 8001e5a:	e5f6      	b.n	8001a4a <__aeabi_ddiv+0x12e>
 8001e5c:	4b24      	ldr	r3, [pc, #144]	; (8001ef0 <__aeabi_ddiv+0x5d4>)
 8001e5e:	0028      	movs	r0, r5
 8001e60:	445b      	add	r3, fp
 8001e62:	4641      	mov	r1, r8
 8001e64:	409d      	lsls	r5, r3
 8001e66:	4099      	lsls	r1, r3
 8001e68:	40d0      	lsrs	r0, r2
 8001e6a:	1e6b      	subs	r3, r5, #1
 8001e6c:	419d      	sbcs	r5, r3
 8001e6e:	4643      	mov	r3, r8
 8001e70:	4301      	orrs	r1, r0
 8001e72:	4329      	orrs	r1, r5
 8001e74:	40d3      	lsrs	r3, r2
 8001e76:	074a      	lsls	r2, r1, #29
 8001e78:	d100      	bne.n	8001e7c <__aeabi_ddiv+0x560>
 8001e7a:	e755      	b.n	8001d28 <__aeabi_ddiv+0x40c>
 8001e7c:	220f      	movs	r2, #15
 8001e7e:	400a      	ands	r2, r1
 8001e80:	2a04      	cmp	r2, #4
 8001e82:	d000      	beq.n	8001e86 <__aeabi_ddiv+0x56a>
 8001e84:	e74a      	b.n	8001d1c <__aeabi_ddiv+0x400>
 8001e86:	e74f      	b.n	8001d28 <__aeabi_ddiv+0x40c>
 8001e88:	0015      	movs	r5, r2
 8001e8a:	4286      	cmp	r6, r0
 8001e8c:	d000      	beq.n	8001e90 <__aeabi_ddiv+0x574>
 8001e8e:	e66d      	b.n	8001b6c <__aeabi_ddiv+0x250>
 8001e90:	9a00      	ldr	r2, [sp, #0]
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d000      	beq.n	8001e98 <__aeabi_ddiv+0x57c>
 8001e96:	e669      	b.n	8001b6c <__aeabi_ddiv+0x250>
 8001e98:	e66a      	b.n	8001b70 <__aeabi_ddiv+0x254>
 8001e9a:	4b16      	ldr	r3, [pc, #88]	; (8001ef4 <__aeabi_ddiv+0x5d8>)
 8001e9c:	445b      	add	r3, fp
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	dc00      	bgt.n	8001ea4 <__aeabi_ddiv+0x588>
 8001ea2:	e713      	b.n	8001ccc <__aeabi_ddiv+0x3b0>
 8001ea4:	2501      	movs	r5, #1
 8001ea6:	2100      	movs	r1, #0
 8001ea8:	44a8      	add	r8, r5
 8001eaa:	e66a      	b.n	8001b82 <__aeabi_ddiv+0x266>
 8001eac:	075d      	lsls	r5, r3, #29
 8001eae:	025b      	lsls	r3, r3, #9
 8001eb0:	0b1a      	lsrs	r2, r3, #12
 8001eb2:	08c9      	lsrs	r1, r1, #3
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	430d      	orrs	r5, r1
 8001eb8:	e587      	b.n	80019ca <__aeabi_ddiv+0xae>
 8001eba:	9900      	ldr	r1, [sp, #0]
 8001ebc:	3d02      	subs	r5, #2
 8001ebe:	004a      	lsls	r2, r1, #1
 8001ec0:	428a      	cmp	r2, r1
 8001ec2:	41bf      	sbcs	r7, r7
 8001ec4:	427f      	negs	r7, r7
 8001ec6:	193f      	adds	r7, r7, r4
 8001ec8:	19f6      	adds	r6, r6, r7
 8001eca:	9200      	str	r2, [sp, #0]
 8001ecc:	e7dd      	b.n	8001e8a <__aeabi_ddiv+0x56e>
 8001ece:	2280      	movs	r2, #128	; 0x80
 8001ed0:	4643      	mov	r3, r8
 8001ed2:	0312      	lsls	r2, r2, #12
 8001ed4:	431a      	orrs	r2, r3
 8001ed6:	0312      	lsls	r2, r2, #12
 8001ed8:	4b03      	ldr	r3, [pc, #12]	; (8001ee8 <__aeabi_ddiv+0x5cc>)
 8001eda:	0b12      	lsrs	r2, r2, #12
 8001edc:	e575      	b.n	80019ca <__aeabi_ddiv+0xae>
 8001ede:	9900      	ldr	r1, [sp, #0]
 8001ee0:	4299      	cmp	r1, r3
 8001ee2:	d3ea      	bcc.n	8001eba <__aeabi_ddiv+0x59e>
 8001ee4:	0015      	movs	r5, r2
 8001ee6:	e7d3      	b.n	8001e90 <__aeabi_ddiv+0x574>
 8001ee8:	000007ff 	.word	0x000007ff
 8001eec:	0000043e 	.word	0x0000043e
 8001ef0:	0000041e 	.word	0x0000041e
 8001ef4:	000003ff 	.word	0x000003ff

08001ef8 <__eqdf2>:
 8001ef8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001efa:	464e      	mov	r6, r9
 8001efc:	4645      	mov	r5, r8
 8001efe:	46de      	mov	lr, fp
 8001f00:	4657      	mov	r7, sl
 8001f02:	4690      	mov	r8, r2
 8001f04:	b5e0      	push	{r5, r6, r7, lr}
 8001f06:	0017      	movs	r7, r2
 8001f08:	031a      	lsls	r2, r3, #12
 8001f0a:	0b12      	lsrs	r2, r2, #12
 8001f0c:	0005      	movs	r5, r0
 8001f0e:	4684      	mov	ip, r0
 8001f10:	4819      	ldr	r0, [pc, #100]	; (8001f78 <__eqdf2+0x80>)
 8001f12:	030e      	lsls	r6, r1, #12
 8001f14:	004c      	lsls	r4, r1, #1
 8001f16:	4691      	mov	r9, r2
 8001f18:	005a      	lsls	r2, r3, #1
 8001f1a:	0fdb      	lsrs	r3, r3, #31
 8001f1c:	469b      	mov	fp, r3
 8001f1e:	0b36      	lsrs	r6, r6, #12
 8001f20:	0d64      	lsrs	r4, r4, #21
 8001f22:	0fc9      	lsrs	r1, r1, #31
 8001f24:	0d52      	lsrs	r2, r2, #21
 8001f26:	4284      	cmp	r4, r0
 8001f28:	d019      	beq.n	8001f5e <__eqdf2+0x66>
 8001f2a:	4282      	cmp	r2, r0
 8001f2c:	d010      	beq.n	8001f50 <__eqdf2+0x58>
 8001f2e:	2001      	movs	r0, #1
 8001f30:	4294      	cmp	r4, r2
 8001f32:	d10e      	bne.n	8001f52 <__eqdf2+0x5a>
 8001f34:	454e      	cmp	r6, r9
 8001f36:	d10c      	bne.n	8001f52 <__eqdf2+0x5a>
 8001f38:	2001      	movs	r0, #1
 8001f3a:	45c4      	cmp	ip, r8
 8001f3c:	d109      	bne.n	8001f52 <__eqdf2+0x5a>
 8001f3e:	4559      	cmp	r1, fp
 8001f40:	d017      	beq.n	8001f72 <__eqdf2+0x7a>
 8001f42:	2c00      	cmp	r4, #0
 8001f44:	d105      	bne.n	8001f52 <__eqdf2+0x5a>
 8001f46:	0030      	movs	r0, r6
 8001f48:	4328      	orrs	r0, r5
 8001f4a:	1e43      	subs	r3, r0, #1
 8001f4c:	4198      	sbcs	r0, r3
 8001f4e:	e000      	b.n	8001f52 <__eqdf2+0x5a>
 8001f50:	2001      	movs	r0, #1
 8001f52:	bcf0      	pop	{r4, r5, r6, r7}
 8001f54:	46bb      	mov	fp, r7
 8001f56:	46b2      	mov	sl, r6
 8001f58:	46a9      	mov	r9, r5
 8001f5a:	46a0      	mov	r8, r4
 8001f5c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f5e:	0033      	movs	r3, r6
 8001f60:	2001      	movs	r0, #1
 8001f62:	432b      	orrs	r3, r5
 8001f64:	d1f5      	bne.n	8001f52 <__eqdf2+0x5a>
 8001f66:	42a2      	cmp	r2, r4
 8001f68:	d1f3      	bne.n	8001f52 <__eqdf2+0x5a>
 8001f6a:	464b      	mov	r3, r9
 8001f6c:	433b      	orrs	r3, r7
 8001f6e:	d1f0      	bne.n	8001f52 <__eqdf2+0x5a>
 8001f70:	e7e2      	b.n	8001f38 <__eqdf2+0x40>
 8001f72:	2000      	movs	r0, #0
 8001f74:	e7ed      	b.n	8001f52 <__eqdf2+0x5a>
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	000007ff 	.word	0x000007ff

08001f7c <__gedf2>:
 8001f7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f7e:	4647      	mov	r7, r8
 8001f80:	46ce      	mov	lr, r9
 8001f82:	0004      	movs	r4, r0
 8001f84:	0018      	movs	r0, r3
 8001f86:	0016      	movs	r6, r2
 8001f88:	031b      	lsls	r3, r3, #12
 8001f8a:	0b1b      	lsrs	r3, r3, #12
 8001f8c:	4d2d      	ldr	r5, [pc, #180]	; (8002044 <__gedf2+0xc8>)
 8001f8e:	004a      	lsls	r2, r1, #1
 8001f90:	4699      	mov	r9, r3
 8001f92:	b580      	push	{r7, lr}
 8001f94:	0043      	lsls	r3, r0, #1
 8001f96:	030f      	lsls	r7, r1, #12
 8001f98:	46a4      	mov	ip, r4
 8001f9a:	46b0      	mov	r8, r6
 8001f9c:	0b3f      	lsrs	r7, r7, #12
 8001f9e:	0d52      	lsrs	r2, r2, #21
 8001fa0:	0fc9      	lsrs	r1, r1, #31
 8001fa2:	0d5b      	lsrs	r3, r3, #21
 8001fa4:	0fc0      	lsrs	r0, r0, #31
 8001fa6:	42aa      	cmp	r2, r5
 8001fa8:	d021      	beq.n	8001fee <__gedf2+0x72>
 8001faa:	42ab      	cmp	r3, r5
 8001fac:	d013      	beq.n	8001fd6 <__gedf2+0x5a>
 8001fae:	2a00      	cmp	r2, #0
 8001fb0:	d122      	bne.n	8001ff8 <__gedf2+0x7c>
 8001fb2:	433c      	orrs	r4, r7
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d102      	bne.n	8001fbe <__gedf2+0x42>
 8001fb8:	464d      	mov	r5, r9
 8001fba:	432e      	orrs	r6, r5
 8001fbc:	d022      	beq.n	8002004 <__gedf2+0x88>
 8001fbe:	2c00      	cmp	r4, #0
 8001fc0:	d010      	beq.n	8001fe4 <__gedf2+0x68>
 8001fc2:	4281      	cmp	r1, r0
 8001fc4:	d022      	beq.n	800200c <__gedf2+0x90>
 8001fc6:	2002      	movs	r0, #2
 8001fc8:	3901      	subs	r1, #1
 8001fca:	4008      	ands	r0, r1
 8001fcc:	3801      	subs	r0, #1
 8001fce:	bcc0      	pop	{r6, r7}
 8001fd0:	46b9      	mov	r9, r7
 8001fd2:	46b0      	mov	r8, r6
 8001fd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fd6:	464d      	mov	r5, r9
 8001fd8:	432e      	orrs	r6, r5
 8001fda:	d129      	bne.n	8002030 <__gedf2+0xb4>
 8001fdc:	2a00      	cmp	r2, #0
 8001fde:	d1f0      	bne.n	8001fc2 <__gedf2+0x46>
 8001fe0:	433c      	orrs	r4, r7
 8001fe2:	d1ee      	bne.n	8001fc2 <__gedf2+0x46>
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d1f2      	bne.n	8001fce <__gedf2+0x52>
 8001fe8:	2001      	movs	r0, #1
 8001fea:	4240      	negs	r0, r0
 8001fec:	e7ef      	b.n	8001fce <__gedf2+0x52>
 8001fee:	003d      	movs	r5, r7
 8001ff0:	4325      	orrs	r5, r4
 8001ff2:	d11d      	bne.n	8002030 <__gedf2+0xb4>
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d0ee      	beq.n	8001fd6 <__gedf2+0x5a>
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1e2      	bne.n	8001fc2 <__gedf2+0x46>
 8001ffc:	464c      	mov	r4, r9
 8001ffe:	4326      	orrs	r6, r4
 8002000:	d1df      	bne.n	8001fc2 <__gedf2+0x46>
 8002002:	e7e0      	b.n	8001fc6 <__gedf2+0x4a>
 8002004:	2000      	movs	r0, #0
 8002006:	2c00      	cmp	r4, #0
 8002008:	d0e1      	beq.n	8001fce <__gedf2+0x52>
 800200a:	e7dc      	b.n	8001fc6 <__gedf2+0x4a>
 800200c:	429a      	cmp	r2, r3
 800200e:	dc0a      	bgt.n	8002026 <__gedf2+0xaa>
 8002010:	dbe8      	blt.n	8001fe4 <__gedf2+0x68>
 8002012:	454f      	cmp	r7, r9
 8002014:	d8d7      	bhi.n	8001fc6 <__gedf2+0x4a>
 8002016:	d00e      	beq.n	8002036 <__gedf2+0xba>
 8002018:	2000      	movs	r0, #0
 800201a:	454f      	cmp	r7, r9
 800201c:	d2d7      	bcs.n	8001fce <__gedf2+0x52>
 800201e:	2900      	cmp	r1, #0
 8002020:	d0e2      	beq.n	8001fe8 <__gedf2+0x6c>
 8002022:	0008      	movs	r0, r1
 8002024:	e7d3      	b.n	8001fce <__gedf2+0x52>
 8002026:	4243      	negs	r3, r0
 8002028:	4158      	adcs	r0, r3
 800202a:	0040      	lsls	r0, r0, #1
 800202c:	3801      	subs	r0, #1
 800202e:	e7ce      	b.n	8001fce <__gedf2+0x52>
 8002030:	2002      	movs	r0, #2
 8002032:	4240      	negs	r0, r0
 8002034:	e7cb      	b.n	8001fce <__gedf2+0x52>
 8002036:	45c4      	cmp	ip, r8
 8002038:	d8c5      	bhi.n	8001fc6 <__gedf2+0x4a>
 800203a:	2000      	movs	r0, #0
 800203c:	45c4      	cmp	ip, r8
 800203e:	d2c6      	bcs.n	8001fce <__gedf2+0x52>
 8002040:	e7ed      	b.n	800201e <__gedf2+0xa2>
 8002042:	46c0      	nop			; (mov r8, r8)
 8002044:	000007ff 	.word	0x000007ff

08002048 <__ledf2>:
 8002048:	b5f0      	push	{r4, r5, r6, r7, lr}
 800204a:	4647      	mov	r7, r8
 800204c:	46ce      	mov	lr, r9
 800204e:	0004      	movs	r4, r0
 8002050:	0018      	movs	r0, r3
 8002052:	0016      	movs	r6, r2
 8002054:	031b      	lsls	r3, r3, #12
 8002056:	0b1b      	lsrs	r3, r3, #12
 8002058:	4d2c      	ldr	r5, [pc, #176]	; (800210c <__ledf2+0xc4>)
 800205a:	004a      	lsls	r2, r1, #1
 800205c:	4699      	mov	r9, r3
 800205e:	b580      	push	{r7, lr}
 8002060:	0043      	lsls	r3, r0, #1
 8002062:	030f      	lsls	r7, r1, #12
 8002064:	46a4      	mov	ip, r4
 8002066:	46b0      	mov	r8, r6
 8002068:	0b3f      	lsrs	r7, r7, #12
 800206a:	0d52      	lsrs	r2, r2, #21
 800206c:	0fc9      	lsrs	r1, r1, #31
 800206e:	0d5b      	lsrs	r3, r3, #21
 8002070:	0fc0      	lsrs	r0, r0, #31
 8002072:	42aa      	cmp	r2, r5
 8002074:	d00d      	beq.n	8002092 <__ledf2+0x4a>
 8002076:	42ab      	cmp	r3, r5
 8002078:	d010      	beq.n	800209c <__ledf2+0x54>
 800207a:	2a00      	cmp	r2, #0
 800207c:	d127      	bne.n	80020ce <__ledf2+0x86>
 800207e:	433c      	orrs	r4, r7
 8002080:	2b00      	cmp	r3, #0
 8002082:	d111      	bne.n	80020a8 <__ledf2+0x60>
 8002084:	464d      	mov	r5, r9
 8002086:	432e      	orrs	r6, r5
 8002088:	d10e      	bne.n	80020a8 <__ledf2+0x60>
 800208a:	2000      	movs	r0, #0
 800208c:	2c00      	cmp	r4, #0
 800208e:	d015      	beq.n	80020bc <__ledf2+0x74>
 8002090:	e00e      	b.n	80020b0 <__ledf2+0x68>
 8002092:	003d      	movs	r5, r7
 8002094:	4325      	orrs	r5, r4
 8002096:	d110      	bne.n	80020ba <__ledf2+0x72>
 8002098:	4293      	cmp	r3, r2
 800209a:	d118      	bne.n	80020ce <__ledf2+0x86>
 800209c:	464d      	mov	r5, r9
 800209e:	432e      	orrs	r6, r5
 80020a0:	d10b      	bne.n	80020ba <__ledf2+0x72>
 80020a2:	2a00      	cmp	r2, #0
 80020a4:	d102      	bne.n	80020ac <__ledf2+0x64>
 80020a6:	433c      	orrs	r4, r7
 80020a8:	2c00      	cmp	r4, #0
 80020aa:	d00b      	beq.n	80020c4 <__ledf2+0x7c>
 80020ac:	4281      	cmp	r1, r0
 80020ae:	d014      	beq.n	80020da <__ledf2+0x92>
 80020b0:	2002      	movs	r0, #2
 80020b2:	3901      	subs	r1, #1
 80020b4:	4008      	ands	r0, r1
 80020b6:	3801      	subs	r0, #1
 80020b8:	e000      	b.n	80020bc <__ledf2+0x74>
 80020ba:	2002      	movs	r0, #2
 80020bc:	bcc0      	pop	{r6, r7}
 80020be:	46b9      	mov	r9, r7
 80020c0:	46b0      	mov	r8, r6
 80020c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020c4:	2800      	cmp	r0, #0
 80020c6:	d1f9      	bne.n	80020bc <__ledf2+0x74>
 80020c8:	2001      	movs	r0, #1
 80020ca:	4240      	negs	r0, r0
 80020cc:	e7f6      	b.n	80020bc <__ledf2+0x74>
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1ec      	bne.n	80020ac <__ledf2+0x64>
 80020d2:	464c      	mov	r4, r9
 80020d4:	4326      	orrs	r6, r4
 80020d6:	d1e9      	bne.n	80020ac <__ledf2+0x64>
 80020d8:	e7ea      	b.n	80020b0 <__ledf2+0x68>
 80020da:	429a      	cmp	r2, r3
 80020dc:	dd04      	ble.n	80020e8 <__ledf2+0xa0>
 80020de:	4243      	negs	r3, r0
 80020e0:	4158      	adcs	r0, r3
 80020e2:	0040      	lsls	r0, r0, #1
 80020e4:	3801      	subs	r0, #1
 80020e6:	e7e9      	b.n	80020bc <__ledf2+0x74>
 80020e8:	429a      	cmp	r2, r3
 80020ea:	dbeb      	blt.n	80020c4 <__ledf2+0x7c>
 80020ec:	454f      	cmp	r7, r9
 80020ee:	d8df      	bhi.n	80020b0 <__ledf2+0x68>
 80020f0:	d006      	beq.n	8002100 <__ledf2+0xb8>
 80020f2:	2000      	movs	r0, #0
 80020f4:	454f      	cmp	r7, r9
 80020f6:	d2e1      	bcs.n	80020bc <__ledf2+0x74>
 80020f8:	2900      	cmp	r1, #0
 80020fa:	d0e5      	beq.n	80020c8 <__ledf2+0x80>
 80020fc:	0008      	movs	r0, r1
 80020fe:	e7dd      	b.n	80020bc <__ledf2+0x74>
 8002100:	45c4      	cmp	ip, r8
 8002102:	d8d5      	bhi.n	80020b0 <__ledf2+0x68>
 8002104:	2000      	movs	r0, #0
 8002106:	45c4      	cmp	ip, r8
 8002108:	d2d8      	bcs.n	80020bc <__ledf2+0x74>
 800210a:	e7f5      	b.n	80020f8 <__ledf2+0xb0>
 800210c:	000007ff 	.word	0x000007ff

08002110 <__aeabi_dmul>:
 8002110:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002112:	4645      	mov	r5, r8
 8002114:	46de      	mov	lr, fp
 8002116:	4657      	mov	r7, sl
 8002118:	464e      	mov	r6, r9
 800211a:	b5e0      	push	{r5, r6, r7, lr}
 800211c:	001f      	movs	r7, r3
 800211e:	030b      	lsls	r3, r1, #12
 8002120:	0b1b      	lsrs	r3, r3, #12
 8002122:	469b      	mov	fp, r3
 8002124:	004d      	lsls	r5, r1, #1
 8002126:	0fcb      	lsrs	r3, r1, #31
 8002128:	0004      	movs	r4, r0
 800212a:	4691      	mov	r9, r2
 800212c:	4698      	mov	r8, r3
 800212e:	b087      	sub	sp, #28
 8002130:	0d6d      	lsrs	r5, r5, #21
 8002132:	d100      	bne.n	8002136 <__aeabi_dmul+0x26>
 8002134:	e1cd      	b.n	80024d2 <__aeabi_dmul+0x3c2>
 8002136:	4bce      	ldr	r3, [pc, #824]	; (8002470 <__aeabi_dmul+0x360>)
 8002138:	429d      	cmp	r5, r3
 800213a:	d100      	bne.n	800213e <__aeabi_dmul+0x2e>
 800213c:	e1e9      	b.n	8002512 <__aeabi_dmul+0x402>
 800213e:	465a      	mov	r2, fp
 8002140:	0f43      	lsrs	r3, r0, #29
 8002142:	00d2      	lsls	r2, r2, #3
 8002144:	4313      	orrs	r3, r2
 8002146:	2280      	movs	r2, #128	; 0x80
 8002148:	0412      	lsls	r2, r2, #16
 800214a:	431a      	orrs	r2, r3
 800214c:	00c3      	lsls	r3, r0, #3
 800214e:	469a      	mov	sl, r3
 8002150:	4bc8      	ldr	r3, [pc, #800]	; (8002474 <__aeabi_dmul+0x364>)
 8002152:	4693      	mov	fp, r2
 8002154:	469c      	mov	ip, r3
 8002156:	2300      	movs	r3, #0
 8002158:	2600      	movs	r6, #0
 800215a:	4465      	add	r5, ip
 800215c:	9300      	str	r3, [sp, #0]
 800215e:	033c      	lsls	r4, r7, #12
 8002160:	007b      	lsls	r3, r7, #1
 8002162:	4648      	mov	r0, r9
 8002164:	0b24      	lsrs	r4, r4, #12
 8002166:	0d5b      	lsrs	r3, r3, #21
 8002168:	0fff      	lsrs	r7, r7, #31
 800216a:	2b00      	cmp	r3, #0
 800216c:	d100      	bne.n	8002170 <__aeabi_dmul+0x60>
 800216e:	e189      	b.n	8002484 <__aeabi_dmul+0x374>
 8002170:	4abf      	ldr	r2, [pc, #764]	; (8002470 <__aeabi_dmul+0x360>)
 8002172:	4293      	cmp	r3, r2
 8002174:	d019      	beq.n	80021aa <__aeabi_dmul+0x9a>
 8002176:	0f42      	lsrs	r2, r0, #29
 8002178:	00e4      	lsls	r4, r4, #3
 800217a:	4322      	orrs	r2, r4
 800217c:	2480      	movs	r4, #128	; 0x80
 800217e:	0424      	lsls	r4, r4, #16
 8002180:	4314      	orrs	r4, r2
 8002182:	4abc      	ldr	r2, [pc, #752]	; (8002474 <__aeabi_dmul+0x364>)
 8002184:	2100      	movs	r1, #0
 8002186:	4694      	mov	ip, r2
 8002188:	4642      	mov	r2, r8
 800218a:	4463      	add	r3, ip
 800218c:	195b      	adds	r3, r3, r5
 800218e:	9301      	str	r3, [sp, #4]
 8002190:	9b01      	ldr	r3, [sp, #4]
 8002192:	407a      	eors	r2, r7
 8002194:	3301      	adds	r3, #1
 8002196:	00c0      	lsls	r0, r0, #3
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	9302      	str	r3, [sp, #8]
 800219c:	2e0a      	cmp	r6, #10
 800219e:	dd1c      	ble.n	80021da <__aeabi_dmul+0xca>
 80021a0:	003a      	movs	r2, r7
 80021a2:	2e0b      	cmp	r6, #11
 80021a4:	d05e      	beq.n	8002264 <__aeabi_dmul+0x154>
 80021a6:	4647      	mov	r7, r8
 80021a8:	e056      	b.n	8002258 <__aeabi_dmul+0x148>
 80021aa:	4649      	mov	r1, r9
 80021ac:	4bb0      	ldr	r3, [pc, #704]	; (8002470 <__aeabi_dmul+0x360>)
 80021ae:	4321      	orrs	r1, r4
 80021b0:	18eb      	adds	r3, r5, r3
 80021b2:	9301      	str	r3, [sp, #4]
 80021b4:	2900      	cmp	r1, #0
 80021b6:	d12a      	bne.n	800220e <__aeabi_dmul+0xfe>
 80021b8:	2080      	movs	r0, #128	; 0x80
 80021ba:	2202      	movs	r2, #2
 80021bc:	0100      	lsls	r0, r0, #4
 80021be:	002b      	movs	r3, r5
 80021c0:	4684      	mov	ip, r0
 80021c2:	4316      	orrs	r6, r2
 80021c4:	4642      	mov	r2, r8
 80021c6:	4463      	add	r3, ip
 80021c8:	407a      	eors	r2, r7
 80021ca:	b2d2      	uxtb	r2, r2
 80021cc:	9302      	str	r3, [sp, #8]
 80021ce:	2e0a      	cmp	r6, #10
 80021d0:	dd00      	ble.n	80021d4 <__aeabi_dmul+0xc4>
 80021d2:	e231      	b.n	8002638 <__aeabi_dmul+0x528>
 80021d4:	2000      	movs	r0, #0
 80021d6:	2400      	movs	r4, #0
 80021d8:	2102      	movs	r1, #2
 80021da:	2e02      	cmp	r6, #2
 80021dc:	dc26      	bgt.n	800222c <__aeabi_dmul+0x11c>
 80021de:	3e01      	subs	r6, #1
 80021e0:	2e01      	cmp	r6, #1
 80021e2:	d852      	bhi.n	800228a <__aeabi_dmul+0x17a>
 80021e4:	2902      	cmp	r1, #2
 80021e6:	d04c      	beq.n	8002282 <__aeabi_dmul+0x172>
 80021e8:	2901      	cmp	r1, #1
 80021ea:	d000      	beq.n	80021ee <__aeabi_dmul+0xde>
 80021ec:	e118      	b.n	8002420 <__aeabi_dmul+0x310>
 80021ee:	2300      	movs	r3, #0
 80021f0:	2400      	movs	r4, #0
 80021f2:	2500      	movs	r5, #0
 80021f4:	051b      	lsls	r3, r3, #20
 80021f6:	4323      	orrs	r3, r4
 80021f8:	07d2      	lsls	r2, r2, #31
 80021fa:	4313      	orrs	r3, r2
 80021fc:	0028      	movs	r0, r5
 80021fe:	0019      	movs	r1, r3
 8002200:	b007      	add	sp, #28
 8002202:	bcf0      	pop	{r4, r5, r6, r7}
 8002204:	46bb      	mov	fp, r7
 8002206:	46b2      	mov	sl, r6
 8002208:	46a9      	mov	r9, r5
 800220a:	46a0      	mov	r8, r4
 800220c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800220e:	2180      	movs	r1, #128	; 0x80
 8002210:	2203      	movs	r2, #3
 8002212:	0109      	lsls	r1, r1, #4
 8002214:	002b      	movs	r3, r5
 8002216:	468c      	mov	ip, r1
 8002218:	4316      	orrs	r6, r2
 800221a:	4642      	mov	r2, r8
 800221c:	4463      	add	r3, ip
 800221e:	407a      	eors	r2, r7
 8002220:	b2d2      	uxtb	r2, r2
 8002222:	9302      	str	r3, [sp, #8]
 8002224:	2e0a      	cmp	r6, #10
 8002226:	dd00      	ble.n	800222a <__aeabi_dmul+0x11a>
 8002228:	e228      	b.n	800267c <__aeabi_dmul+0x56c>
 800222a:	2103      	movs	r1, #3
 800222c:	2501      	movs	r5, #1
 800222e:	40b5      	lsls	r5, r6
 8002230:	46ac      	mov	ip, r5
 8002232:	26a6      	movs	r6, #166	; 0xa6
 8002234:	4663      	mov	r3, ip
 8002236:	00f6      	lsls	r6, r6, #3
 8002238:	4035      	ands	r5, r6
 800223a:	4233      	tst	r3, r6
 800223c:	d10b      	bne.n	8002256 <__aeabi_dmul+0x146>
 800223e:	2690      	movs	r6, #144	; 0x90
 8002240:	00b6      	lsls	r6, r6, #2
 8002242:	4233      	tst	r3, r6
 8002244:	d118      	bne.n	8002278 <__aeabi_dmul+0x168>
 8002246:	3eb9      	subs	r6, #185	; 0xb9
 8002248:	3eff      	subs	r6, #255	; 0xff
 800224a:	421e      	tst	r6, r3
 800224c:	d01d      	beq.n	800228a <__aeabi_dmul+0x17a>
 800224e:	46a3      	mov	fp, r4
 8002250:	4682      	mov	sl, r0
 8002252:	9100      	str	r1, [sp, #0]
 8002254:	e000      	b.n	8002258 <__aeabi_dmul+0x148>
 8002256:	0017      	movs	r7, r2
 8002258:	9900      	ldr	r1, [sp, #0]
 800225a:	003a      	movs	r2, r7
 800225c:	2902      	cmp	r1, #2
 800225e:	d010      	beq.n	8002282 <__aeabi_dmul+0x172>
 8002260:	465c      	mov	r4, fp
 8002262:	4650      	mov	r0, sl
 8002264:	2903      	cmp	r1, #3
 8002266:	d1bf      	bne.n	80021e8 <__aeabi_dmul+0xd8>
 8002268:	2380      	movs	r3, #128	; 0x80
 800226a:	031b      	lsls	r3, r3, #12
 800226c:	431c      	orrs	r4, r3
 800226e:	0324      	lsls	r4, r4, #12
 8002270:	0005      	movs	r5, r0
 8002272:	4b7f      	ldr	r3, [pc, #508]	; (8002470 <__aeabi_dmul+0x360>)
 8002274:	0b24      	lsrs	r4, r4, #12
 8002276:	e7bd      	b.n	80021f4 <__aeabi_dmul+0xe4>
 8002278:	2480      	movs	r4, #128	; 0x80
 800227a:	2200      	movs	r2, #0
 800227c:	4b7c      	ldr	r3, [pc, #496]	; (8002470 <__aeabi_dmul+0x360>)
 800227e:	0324      	lsls	r4, r4, #12
 8002280:	e7b8      	b.n	80021f4 <__aeabi_dmul+0xe4>
 8002282:	2400      	movs	r4, #0
 8002284:	2500      	movs	r5, #0
 8002286:	4b7a      	ldr	r3, [pc, #488]	; (8002470 <__aeabi_dmul+0x360>)
 8002288:	e7b4      	b.n	80021f4 <__aeabi_dmul+0xe4>
 800228a:	4653      	mov	r3, sl
 800228c:	041e      	lsls	r6, r3, #16
 800228e:	0c36      	lsrs	r6, r6, #16
 8002290:	0c1f      	lsrs	r7, r3, #16
 8002292:	0033      	movs	r3, r6
 8002294:	0c01      	lsrs	r1, r0, #16
 8002296:	0400      	lsls	r0, r0, #16
 8002298:	0c00      	lsrs	r0, r0, #16
 800229a:	4343      	muls	r3, r0
 800229c:	4698      	mov	r8, r3
 800229e:	0003      	movs	r3, r0
 80022a0:	437b      	muls	r3, r7
 80022a2:	4699      	mov	r9, r3
 80022a4:	0033      	movs	r3, r6
 80022a6:	434b      	muls	r3, r1
 80022a8:	469c      	mov	ip, r3
 80022aa:	4643      	mov	r3, r8
 80022ac:	000d      	movs	r5, r1
 80022ae:	0c1b      	lsrs	r3, r3, #16
 80022b0:	469a      	mov	sl, r3
 80022b2:	437d      	muls	r5, r7
 80022b4:	44cc      	add	ip, r9
 80022b6:	44d4      	add	ip, sl
 80022b8:	9500      	str	r5, [sp, #0]
 80022ba:	45e1      	cmp	r9, ip
 80022bc:	d904      	bls.n	80022c8 <__aeabi_dmul+0x1b8>
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	025b      	lsls	r3, r3, #9
 80022c2:	4699      	mov	r9, r3
 80022c4:	444d      	add	r5, r9
 80022c6:	9500      	str	r5, [sp, #0]
 80022c8:	4663      	mov	r3, ip
 80022ca:	0c1b      	lsrs	r3, r3, #16
 80022cc:	001d      	movs	r5, r3
 80022ce:	4663      	mov	r3, ip
 80022d0:	041b      	lsls	r3, r3, #16
 80022d2:	469c      	mov	ip, r3
 80022d4:	4643      	mov	r3, r8
 80022d6:	041b      	lsls	r3, r3, #16
 80022d8:	0c1b      	lsrs	r3, r3, #16
 80022da:	4698      	mov	r8, r3
 80022dc:	4663      	mov	r3, ip
 80022de:	4443      	add	r3, r8
 80022e0:	9303      	str	r3, [sp, #12]
 80022e2:	0c23      	lsrs	r3, r4, #16
 80022e4:	4698      	mov	r8, r3
 80022e6:	0033      	movs	r3, r6
 80022e8:	0424      	lsls	r4, r4, #16
 80022ea:	0c24      	lsrs	r4, r4, #16
 80022ec:	4363      	muls	r3, r4
 80022ee:	469c      	mov	ip, r3
 80022f0:	0023      	movs	r3, r4
 80022f2:	437b      	muls	r3, r7
 80022f4:	4699      	mov	r9, r3
 80022f6:	4643      	mov	r3, r8
 80022f8:	435e      	muls	r6, r3
 80022fa:	435f      	muls	r7, r3
 80022fc:	444e      	add	r6, r9
 80022fe:	4663      	mov	r3, ip
 8002300:	46b2      	mov	sl, r6
 8002302:	0c1e      	lsrs	r6, r3, #16
 8002304:	4456      	add	r6, sl
 8002306:	45b1      	cmp	r9, r6
 8002308:	d903      	bls.n	8002312 <__aeabi_dmul+0x202>
 800230a:	2380      	movs	r3, #128	; 0x80
 800230c:	025b      	lsls	r3, r3, #9
 800230e:	4699      	mov	r9, r3
 8002310:	444f      	add	r7, r9
 8002312:	0c33      	lsrs	r3, r6, #16
 8002314:	4699      	mov	r9, r3
 8002316:	003b      	movs	r3, r7
 8002318:	444b      	add	r3, r9
 800231a:	9305      	str	r3, [sp, #20]
 800231c:	4663      	mov	r3, ip
 800231e:	46ac      	mov	ip, r5
 8002320:	041f      	lsls	r7, r3, #16
 8002322:	0c3f      	lsrs	r7, r7, #16
 8002324:	0436      	lsls	r6, r6, #16
 8002326:	19f6      	adds	r6, r6, r7
 8002328:	44b4      	add	ip, r6
 800232a:	4663      	mov	r3, ip
 800232c:	9304      	str	r3, [sp, #16]
 800232e:	465b      	mov	r3, fp
 8002330:	0c1b      	lsrs	r3, r3, #16
 8002332:	469c      	mov	ip, r3
 8002334:	465b      	mov	r3, fp
 8002336:	041f      	lsls	r7, r3, #16
 8002338:	0c3f      	lsrs	r7, r7, #16
 800233a:	003b      	movs	r3, r7
 800233c:	4343      	muls	r3, r0
 800233e:	4699      	mov	r9, r3
 8002340:	4663      	mov	r3, ip
 8002342:	4343      	muls	r3, r0
 8002344:	469a      	mov	sl, r3
 8002346:	464b      	mov	r3, r9
 8002348:	4660      	mov	r0, ip
 800234a:	0c1b      	lsrs	r3, r3, #16
 800234c:	469b      	mov	fp, r3
 800234e:	4348      	muls	r0, r1
 8002350:	4379      	muls	r1, r7
 8002352:	4451      	add	r1, sl
 8002354:	4459      	add	r1, fp
 8002356:	458a      	cmp	sl, r1
 8002358:	d903      	bls.n	8002362 <__aeabi_dmul+0x252>
 800235a:	2380      	movs	r3, #128	; 0x80
 800235c:	025b      	lsls	r3, r3, #9
 800235e:	469a      	mov	sl, r3
 8002360:	4450      	add	r0, sl
 8002362:	0c0b      	lsrs	r3, r1, #16
 8002364:	469a      	mov	sl, r3
 8002366:	464b      	mov	r3, r9
 8002368:	041b      	lsls	r3, r3, #16
 800236a:	0c1b      	lsrs	r3, r3, #16
 800236c:	4699      	mov	r9, r3
 800236e:	003b      	movs	r3, r7
 8002370:	4363      	muls	r3, r4
 8002372:	0409      	lsls	r1, r1, #16
 8002374:	4645      	mov	r5, r8
 8002376:	4449      	add	r1, r9
 8002378:	4699      	mov	r9, r3
 800237a:	4663      	mov	r3, ip
 800237c:	435c      	muls	r4, r3
 800237e:	436b      	muls	r3, r5
 8002380:	469c      	mov	ip, r3
 8002382:	464b      	mov	r3, r9
 8002384:	0c1b      	lsrs	r3, r3, #16
 8002386:	4698      	mov	r8, r3
 8002388:	436f      	muls	r7, r5
 800238a:	193f      	adds	r7, r7, r4
 800238c:	4447      	add	r7, r8
 800238e:	4450      	add	r0, sl
 8002390:	42bc      	cmp	r4, r7
 8002392:	d903      	bls.n	800239c <__aeabi_dmul+0x28c>
 8002394:	2380      	movs	r3, #128	; 0x80
 8002396:	025b      	lsls	r3, r3, #9
 8002398:	4698      	mov	r8, r3
 800239a:	44c4      	add	ip, r8
 800239c:	9b04      	ldr	r3, [sp, #16]
 800239e:	9d00      	ldr	r5, [sp, #0]
 80023a0:	4698      	mov	r8, r3
 80023a2:	4445      	add	r5, r8
 80023a4:	42b5      	cmp	r5, r6
 80023a6:	41b6      	sbcs	r6, r6
 80023a8:	4273      	negs	r3, r6
 80023aa:	4698      	mov	r8, r3
 80023ac:	464b      	mov	r3, r9
 80023ae:	041e      	lsls	r6, r3, #16
 80023b0:	9b05      	ldr	r3, [sp, #20]
 80023b2:	043c      	lsls	r4, r7, #16
 80023b4:	4699      	mov	r9, r3
 80023b6:	0c36      	lsrs	r6, r6, #16
 80023b8:	19a4      	adds	r4, r4, r6
 80023ba:	444c      	add	r4, r9
 80023bc:	46a1      	mov	r9, r4
 80023be:	4683      	mov	fp, r0
 80023c0:	186e      	adds	r6, r5, r1
 80023c2:	44c1      	add	r9, r8
 80023c4:	428e      	cmp	r6, r1
 80023c6:	4189      	sbcs	r1, r1
 80023c8:	44cb      	add	fp, r9
 80023ca:	465d      	mov	r5, fp
 80023cc:	4249      	negs	r1, r1
 80023ce:	186d      	adds	r5, r5, r1
 80023d0:	429c      	cmp	r4, r3
 80023d2:	41a4      	sbcs	r4, r4
 80023d4:	45c1      	cmp	r9, r8
 80023d6:	419b      	sbcs	r3, r3
 80023d8:	4583      	cmp	fp, r0
 80023da:	4180      	sbcs	r0, r0
 80023dc:	428d      	cmp	r5, r1
 80023de:	4189      	sbcs	r1, r1
 80023e0:	425b      	negs	r3, r3
 80023e2:	4264      	negs	r4, r4
 80023e4:	431c      	orrs	r4, r3
 80023e6:	4240      	negs	r0, r0
 80023e8:	9b03      	ldr	r3, [sp, #12]
 80023ea:	4249      	negs	r1, r1
 80023ec:	4301      	orrs	r1, r0
 80023ee:	0270      	lsls	r0, r6, #9
 80023f0:	0c3f      	lsrs	r7, r7, #16
 80023f2:	4318      	orrs	r0, r3
 80023f4:	19e4      	adds	r4, r4, r7
 80023f6:	1e47      	subs	r7, r0, #1
 80023f8:	41b8      	sbcs	r0, r7
 80023fa:	1864      	adds	r4, r4, r1
 80023fc:	4464      	add	r4, ip
 80023fe:	0df6      	lsrs	r6, r6, #23
 8002400:	0261      	lsls	r1, r4, #9
 8002402:	4330      	orrs	r0, r6
 8002404:	0dec      	lsrs	r4, r5, #23
 8002406:	026e      	lsls	r6, r5, #9
 8002408:	430c      	orrs	r4, r1
 800240a:	4330      	orrs	r0, r6
 800240c:	01c9      	lsls	r1, r1, #7
 800240e:	d400      	bmi.n	8002412 <__aeabi_dmul+0x302>
 8002410:	e0f1      	b.n	80025f6 <__aeabi_dmul+0x4e6>
 8002412:	2101      	movs	r1, #1
 8002414:	0843      	lsrs	r3, r0, #1
 8002416:	4001      	ands	r1, r0
 8002418:	430b      	orrs	r3, r1
 800241a:	07e0      	lsls	r0, r4, #31
 800241c:	4318      	orrs	r0, r3
 800241e:	0864      	lsrs	r4, r4, #1
 8002420:	4915      	ldr	r1, [pc, #84]	; (8002478 <__aeabi_dmul+0x368>)
 8002422:	9b02      	ldr	r3, [sp, #8]
 8002424:	468c      	mov	ip, r1
 8002426:	4463      	add	r3, ip
 8002428:	2b00      	cmp	r3, #0
 800242a:	dc00      	bgt.n	800242e <__aeabi_dmul+0x31e>
 800242c:	e097      	b.n	800255e <__aeabi_dmul+0x44e>
 800242e:	0741      	lsls	r1, r0, #29
 8002430:	d009      	beq.n	8002446 <__aeabi_dmul+0x336>
 8002432:	210f      	movs	r1, #15
 8002434:	4001      	ands	r1, r0
 8002436:	2904      	cmp	r1, #4
 8002438:	d005      	beq.n	8002446 <__aeabi_dmul+0x336>
 800243a:	1d01      	adds	r1, r0, #4
 800243c:	4281      	cmp	r1, r0
 800243e:	4180      	sbcs	r0, r0
 8002440:	4240      	negs	r0, r0
 8002442:	1824      	adds	r4, r4, r0
 8002444:	0008      	movs	r0, r1
 8002446:	01e1      	lsls	r1, r4, #7
 8002448:	d506      	bpl.n	8002458 <__aeabi_dmul+0x348>
 800244a:	2180      	movs	r1, #128	; 0x80
 800244c:	00c9      	lsls	r1, r1, #3
 800244e:	468c      	mov	ip, r1
 8002450:	4b0a      	ldr	r3, [pc, #40]	; (800247c <__aeabi_dmul+0x36c>)
 8002452:	401c      	ands	r4, r3
 8002454:	9b02      	ldr	r3, [sp, #8]
 8002456:	4463      	add	r3, ip
 8002458:	4909      	ldr	r1, [pc, #36]	; (8002480 <__aeabi_dmul+0x370>)
 800245a:	428b      	cmp	r3, r1
 800245c:	dd00      	ble.n	8002460 <__aeabi_dmul+0x350>
 800245e:	e710      	b.n	8002282 <__aeabi_dmul+0x172>
 8002460:	0761      	lsls	r1, r4, #29
 8002462:	08c5      	lsrs	r5, r0, #3
 8002464:	0264      	lsls	r4, r4, #9
 8002466:	055b      	lsls	r3, r3, #21
 8002468:	430d      	orrs	r5, r1
 800246a:	0b24      	lsrs	r4, r4, #12
 800246c:	0d5b      	lsrs	r3, r3, #21
 800246e:	e6c1      	b.n	80021f4 <__aeabi_dmul+0xe4>
 8002470:	000007ff 	.word	0x000007ff
 8002474:	fffffc01 	.word	0xfffffc01
 8002478:	000003ff 	.word	0x000003ff
 800247c:	feffffff 	.word	0xfeffffff
 8002480:	000007fe 	.word	0x000007fe
 8002484:	464b      	mov	r3, r9
 8002486:	4323      	orrs	r3, r4
 8002488:	d059      	beq.n	800253e <__aeabi_dmul+0x42e>
 800248a:	2c00      	cmp	r4, #0
 800248c:	d100      	bne.n	8002490 <__aeabi_dmul+0x380>
 800248e:	e0a3      	b.n	80025d8 <__aeabi_dmul+0x4c8>
 8002490:	0020      	movs	r0, r4
 8002492:	f000 fd6d 	bl	8002f70 <__clzsi2>
 8002496:	0001      	movs	r1, r0
 8002498:	0003      	movs	r3, r0
 800249a:	390b      	subs	r1, #11
 800249c:	221d      	movs	r2, #29
 800249e:	1a52      	subs	r2, r2, r1
 80024a0:	4649      	mov	r1, r9
 80024a2:	0018      	movs	r0, r3
 80024a4:	40d1      	lsrs	r1, r2
 80024a6:	464a      	mov	r2, r9
 80024a8:	3808      	subs	r0, #8
 80024aa:	4082      	lsls	r2, r0
 80024ac:	4084      	lsls	r4, r0
 80024ae:	0010      	movs	r0, r2
 80024b0:	430c      	orrs	r4, r1
 80024b2:	4a74      	ldr	r2, [pc, #464]	; (8002684 <__aeabi_dmul+0x574>)
 80024b4:	1aeb      	subs	r3, r5, r3
 80024b6:	4694      	mov	ip, r2
 80024b8:	4642      	mov	r2, r8
 80024ba:	4463      	add	r3, ip
 80024bc:	9301      	str	r3, [sp, #4]
 80024be:	9b01      	ldr	r3, [sp, #4]
 80024c0:	407a      	eors	r2, r7
 80024c2:	3301      	adds	r3, #1
 80024c4:	2100      	movs	r1, #0
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	9302      	str	r3, [sp, #8]
 80024ca:	2e0a      	cmp	r6, #10
 80024cc:	dd00      	ble.n	80024d0 <__aeabi_dmul+0x3c0>
 80024ce:	e667      	b.n	80021a0 <__aeabi_dmul+0x90>
 80024d0:	e683      	b.n	80021da <__aeabi_dmul+0xca>
 80024d2:	465b      	mov	r3, fp
 80024d4:	4303      	orrs	r3, r0
 80024d6:	469a      	mov	sl, r3
 80024d8:	d02a      	beq.n	8002530 <__aeabi_dmul+0x420>
 80024da:	465b      	mov	r3, fp
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d06d      	beq.n	80025bc <__aeabi_dmul+0x4ac>
 80024e0:	4658      	mov	r0, fp
 80024e2:	f000 fd45 	bl	8002f70 <__clzsi2>
 80024e6:	0001      	movs	r1, r0
 80024e8:	0003      	movs	r3, r0
 80024ea:	390b      	subs	r1, #11
 80024ec:	221d      	movs	r2, #29
 80024ee:	1a52      	subs	r2, r2, r1
 80024f0:	0021      	movs	r1, r4
 80024f2:	0018      	movs	r0, r3
 80024f4:	465d      	mov	r5, fp
 80024f6:	40d1      	lsrs	r1, r2
 80024f8:	3808      	subs	r0, #8
 80024fa:	4085      	lsls	r5, r0
 80024fc:	000a      	movs	r2, r1
 80024fe:	4084      	lsls	r4, r0
 8002500:	432a      	orrs	r2, r5
 8002502:	4693      	mov	fp, r2
 8002504:	46a2      	mov	sl, r4
 8002506:	4d5f      	ldr	r5, [pc, #380]	; (8002684 <__aeabi_dmul+0x574>)
 8002508:	2600      	movs	r6, #0
 800250a:	1aed      	subs	r5, r5, r3
 800250c:	2300      	movs	r3, #0
 800250e:	9300      	str	r3, [sp, #0]
 8002510:	e625      	b.n	800215e <__aeabi_dmul+0x4e>
 8002512:	465b      	mov	r3, fp
 8002514:	4303      	orrs	r3, r0
 8002516:	469a      	mov	sl, r3
 8002518:	d105      	bne.n	8002526 <__aeabi_dmul+0x416>
 800251a:	2300      	movs	r3, #0
 800251c:	469b      	mov	fp, r3
 800251e:	3302      	adds	r3, #2
 8002520:	2608      	movs	r6, #8
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	e61b      	b.n	800215e <__aeabi_dmul+0x4e>
 8002526:	2303      	movs	r3, #3
 8002528:	4682      	mov	sl, r0
 800252a:	260c      	movs	r6, #12
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	e616      	b.n	800215e <__aeabi_dmul+0x4e>
 8002530:	2300      	movs	r3, #0
 8002532:	469b      	mov	fp, r3
 8002534:	3301      	adds	r3, #1
 8002536:	2604      	movs	r6, #4
 8002538:	2500      	movs	r5, #0
 800253a:	9300      	str	r3, [sp, #0]
 800253c:	e60f      	b.n	800215e <__aeabi_dmul+0x4e>
 800253e:	4642      	mov	r2, r8
 8002540:	3301      	adds	r3, #1
 8002542:	9501      	str	r5, [sp, #4]
 8002544:	431e      	orrs	r6, r3
 8002546:	9b01      	ldr	r3, [sp, #4]
 8002548:	407a      	eors	r2, r7
 800254a:	3301      	adds	r3, #1
 800254c:	2400      	movs	r4, #0
 800254e:	2000      	movs	r0, #0
 8002550:	2101      	movs	r1, #1
 8002552:	b2d2      	uxtb	r2, r2
 8002554:	9302      	str	r3, [sp, #8]
 8002556:	2e0a      	cmp	r6, #10
 8002558:	dd00      	ble.n	800255c <__aeabi_dmul+0x44c>
 800255a:	e621      	b.n	80021a0 <__aeabi_dmul+0x90>
 800255c:	e63d      	b.n	80021da <__aeabi_dmul+0xca>
 800255e:	2101      	movs	r1, #1
 8002560:	1ac9      	subs	r1, r1, r3
 8002562:	2938      	cmp	r1, #56	; 0x38
 8002564:	dd00      	ble.n	8002568 <__aeabi_dmul+0x458>
 8002566:	e642      	b.n	80021ee <__aeabi_dmul+0xde>
 8002568:	291f      	cmp	r1, #31
 800256a:	dd47      	ble.n	80025fc <__aeabi_dmul+0x4ec>
 800256c:	261f      	movs	r6, #31
 800256e:	0025      	movs	r5, r4
 8002570:	4276      	negs	r6, r6
 8002572:	1af3      	subs	r3, r6, r3
 8002574:	40dd      	lsrs	r5, r3
 8002576:	002b      	movs	r3, r5
 8002578:	2920      	cmp	r1, #32
 800257a:	d005      	beq.n	8002588 <__aeabi_dmul+0x478>
 800257c:	4942      	ldr	r1, [pc, #264]	; (8002688 <__aeabi_dmul+0x578>)
 800257e:	9d02      	ldr	r5, [sp, #8]
 8002580:	468c      	mov	ip, r1
 8002582:	4465      	add	r5, ip
 8002584:	40ac      	lsls	r4, r5
 8002586:	4320      	orrs	r0, r4
 8002588:	1e41      	subs	r1, r0, #1
 800258a:	4188      	sbcs	r0, r1
 800258c:	4318      	orrs	r0, r3
 800258e:	2307      	movs	r3, #7
 8002590:	001d      	movs	r5, r3
 8002592:	2400      	movs	r4, #0
 8002594:	4005      	ands	r5, r0
 8002596:	4203      	tst	r3, r0
 8002598:	d04a      	beq.n	8002630 <__aeabi_dmul+0x520>
 800259a:	230f      	movs	r3, #15
 800259c:	2400      	movs	r4, #0
 800259e:	4003      	ands	r3, r0
 80025a0:	2b04      	cmp	r3, #4
 80025a2:	d042      	beq.n	800262a <__aeabi_dmul+0x51a>
 80025a4:	1d03      	adds	r3, r0, #4
 80025a6:	4283      	cmp	r3, r0
 80025a8:	4180      	sbcs	r0, r0
 80025aa:	4240      	negs	r0, r0
 80025ac:	1824      	adds	r4, r4, r0
 80025ae:	0018      	movs	r0, r3
 80025b0:	0223      	lsls	r3, r4, #8
 80025b2:	d53a      	bpl.n	800262a <__aeabi_dmul+0x51a>
 80025b4:	2301      	movs	r3, #1
 80025b6:	2400      	movs	r4, #0
 80025b8:	2500      	movs	r5, #0
 80025ba:	e61b      	b.n	80021f4 <__aeabi_dmul+0xe4>
 80025bc:	f000 fcd8 	bl	8002f70 <__clzsi2>
 80025c0:	0001      	movs	r1, r0
 80025c2:	0003      	movs	r3, r0
 80025c4:	3115      	adds	r1, #21
 80025c6:	3320      	adds	r3, #32
 80025c8:	291c      	cmp	r1, #28
 80025ca:	dd8f      	ble.n	80024ec <__aeabi_dmul+0x3dc>
 80025cc:	3808      	subs	r0, #8
 80025ce:	2200      	movs	r2, #0
 80025d0:	4084      	lsls	r4, r0
 80025d2:	4692      	mov	sl, r2
 80025d4:	46a3      	mov	fp, r4
 80025d6:	e796      	b.n	8002506 <__aeabi_dmul+0x3f6>
 80025d8:	f000 fcca 	bl	8002f70 <__clzsi2>
 80025dc:	0001      	movs	r1, r0
 80025de:	0003      	movs	r3, r0
 80025e0:	3115      	adds	r1, #21
 80025e2:	3320      	adds	r3, #32
 80025e4:	291c      	cmp	r1, #28
 80025e6:	dc00      	bgt.n	80025ea <__aeabi_dmul+0x4da>
 80025e8:	e758      	b.n	800249c <__aeabi_dmul+0x38c>
 80025ea:	0002      	movs	r2, r0
 80025ec:	464c      	mov	r4, r9
 80025ee:	3a08      	subs	r2, #8
 80025f0:	2000      	movs	r0, #0
 80025f2:	4094      	lsls	r4, r2
 80025f4:	e75d      	b.n	80024b2 <__aeabi_dmul+0x3a2>
 80025f6:	9b01      	ldr	r3, [sp, #4]
 80025f8:	9302      	str	r3, [sp, #8]
 80025fa:	e711      	b.n	8002420 <__aeabi_dmul+0x310>
 80025fc:	4b23      	ldr	r3, [pc, #140]	; (800268c <__aeabi_dmul+0x57c>)
 80025fe:	0026      	movs	r6, r4
 8002600:	469c      	mov	ip, r3
 8002602:	0003      	movs	r3, r0
 8002604:	9d02      	ldr	r5, [sp, #8]
 8002606:	40cb      	lsrs	r3, r1
 8002608:	4465      	add	r5, ip
 800260a:	40ae      	lsls	r6, r5
 800260c:	431e      	orrs	r6, r3
 800260e:	0003      	movs	r3, r0
 8002610:	40ab      	lsls	r3, r5
 8002612:	1e58      	subs	r0, r3, #1
 8002614:	4183      	sbcs	r3, r0
 8002616:	0030      	movs	r0, r6
 8002618:	4318      	orrs	r0, r3
 800261a:	40cc      	lsrs	r4, r1
 800261c:	0743      	lsls	r3, r0, #29
 800261e:	d0c7      	beq.n	80025b0 <__aeabi_dmul+0x4a0>
 8002620:	230f      	movs	r3, #15
 8002622:	4003      	ands	r3, r0
 8002624:	2b04      	cmp	r3, #4
 8002626:	d1bd      	bne.n	80025a4 <__aeabi_dmul+0x494>
 8002628:	e7c2      	b.n	80025b0 <__aeabi_dmul+0x4a0>
 800262a:	0765      	lsls	r5, r4, #29
 800262c:	0264      	lsls	r4, r4, #9
 800262e:	0b24      	lsrs	r4, r4, #12
 8002630:	08c0      	lsrs	r0, r0, #3
 8002632:	2300      	movs	r3, #0
 8002634:	4305      	orrs	r5, r0
 8002636:	e5dd      	b.n	80021f4 <__aeabi_dmul+0xe4>
 8002638:	2500      	movs	r5, #0
 800263a:	2302      	movs	r3, #2
 800263c:	2e0f      	cmp	r6, #15
 800263e:	d10c      	bne.n	800265a <__aeabi_dmul+0x54a>
 8002640:	2480      	movs	r4, #128	; 0x80
 8002642:	465b      	mov	r3, fp
 8002644:	0324      	lsls	r4, r4, #12
 8002646:	4223      	tst	r3, r4
 8002648:	d00e      	beq.n	8002668 <__aeabi_dmul+0x558>
 800264a:	4221      	tst	r1, r4
 800264c:	d10c      	bne.n	8002668 <__aeabi_dmul+0x558>
 800264e:	430c      	orrs	r4, r1
 8002650:	0324      	lsls	r4, r4, #12
 8002652:	003a      	movs	r2, r7
 8002654:	4b0e      	ldr	r3, [pc, #56]	; (8002690 <__aeabi_dmul+0x580>)
 8002656:	0b24      	lsrs	r4, r4, #12
 8002658:	e5cc      	b.n	80021f4 <__aeabi_dmul+0xe4>
 800265a:	2e0b      	cmp	r6, #11
 800265c:	d000      	beq.n	8002660 <__aeabi_dmul+0x550>
 800265e:	e5a2      	b.n	80021a6 <__aeabi_dmul+0x96>
 8002660:	468b      	mov	fp, r1
 8002662:	46aa      	mov	sl, r5
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	e5f7      	b.n	8002258 <__aeabi_dmul+0x148>
 8002668:	2480      	movs	r4, #128	; 0x80
 800266a:	465b      	mov	r3, fp
 800266c:	0324      	lsls	r4, r4, #12
 800266e:	431c      	orrs	r4, r3
 8002670:	0324      	lsls	r4, r4, #12
 8002672:	4642      	mov	r2, r8
 8002674:	4655      	mov	r5, sl
 8002676:	4b06      	ldr	r3, [pc, #24]	; (8002690 <__aeabi_dmul+0x580>)
 8002678:	0b24      	lsrs	r4, r4, #12
 800267a:	e5bb      	b.n	80021f4 <__aeabi_dmul+0xe4>
 800267c:	464d      	mov	r5, r9
 800267e:	0021      	movs	r1, r4
 8002680:	2303      	movs	r3, #3
 8002682:	e7db      	b.n	800263c <__aeabi_dmul+0x52c>
 8002684:	fffffc0d 	.word	0xfffffc0d
 8002688:	0000043e 	.word	0x0000043e
 800268c:	0000041e 	.word	0x0000041e
 8002690:	000007ff 	.word	0x000007ff

08002694 <__aeabi_dsub>:
 8002694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002696:	4657      	mov	r7, sl
 8002698:	464e      	mov	r6, r9
 800269a:	4645      	mov	r5, r8
 800269c:	46de      	mov	lr, fp
 800269e:	b5e0      	push	{r5, r6, r7, lr}
 80026a0:	000d      	movs	r5, r1
 80026a2:	0004      	movs	r4, r0
 80026a4:	0019      	movs	r1, r3
 80026a6:	0010      	movs	r0, r2
 80026a8:	032b      	lsls	r3, r5, #12
 80026aa:	0a5b      	lsrs	r3, r3, #9
 80026ac:	0f62      	lsrs	r2, r4, #29
 80026ae:	431a      	orrs	r2, r3
 80026b0:	00e3      	lsls	r3, r4, #3
 80026b2:	030c      	lsls	r4, r1, #12
 80026b4:	0a64      	lsrs	r4, r4, #9
 80026b6:	0f47      	lsrs	r7, r0, #29
 80026b8:	4327      	orrs	r7, r4
 80026ba:	4cd0      	ldr	r4, [pc, #832]	; (80029fc <__aeabi_dsub+0x368>)
 80026bc:	006e      	lsls	r6, r5, #1
 80026be:	4691      	mov	r9, r2
 80026c0:	b083      	sub	sp, #12
 80026c2:	004a      	lsls	r2, r1, #1
 80026c4:	00c0      	lsls	r0, r0, #3
 80026c6:	4698      	mov	r8, r3
 80026c8:	46a2      	mov	sl, r4
 80026ca:	0d76      	lsrs	r6, r6, #21
 80026cc:	0fed      	lsrs	r5, r5, #31
 80026ce:	0d52      	lsrs	r2, r2, #21
 80026d0:	0fc9      	lsrs	r1, r1, #31
 80026d2:	9001      	str	r0, [sp, #4]
 80026d4:	42a2      	cmp	r2, r4
 80026d6:	d100      	bne.n	80026da <__aeabi_dsub+0x46>
 80026d8:	e0b9      	b.n	800284e <__aeabi_dsub+0x1ba>
 80026da:	2401      	movs	r4, #1
 80026dc:	4061      	eors	r1, r4
 80026de:	468b      	mov	fp, r1
 80026e0:	428d      	cmp	r5, r1
 80026e2:	d100      	bne.n	80026e6 <__aeabi_dsub+0x52>
 80026e4:	e08d      	b.n	8002802 <__aeabi_dsub+0x16e>
 80026e6:	1ab4      	subs	r4, r6, r2
 80026e8:	46a4      	mov	ip, r4
 80026ea:	2c00      	cmp	r4, #0
 80026ec:	dc00      	bgt.n	80026f0 <__aeabi_dsub+0x5c>
 80026ee:	e0b7      	b.n	8002860 <__aeabi_dsub+0x1cc>
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d100      	bne.n	80026f6 <__aeabi_dsub+0x62>
 80026f4:	e0cb      	b.n	800288e <__aeabi_dsub+0x1fa>
 80026f6:	4ac1      	ldr	r2, [pc, #772]	; (80029fc <__aeabi_dsub+0x368>)
 80026f8:	4296      	cmp	r6, r2
 80026fa:	d100      	bne.n	80026fe <__aeabi_dsub+0x6a>
 80026fc:	e186      	b.n	8002a0c <__aeabi_dsub+0x378>
 80026fe:	2280      	movs	r2, #128	; 0x80
 8002700:	0412      	lsls	r2, r2, #16
 8002702:	4317      	orrs	r7, r2
 8002704:	4662      	mov	r2, ip
 8002706:	2a38      	cmp	r2, #56	; 0x38
 8002708:	dd00      	ble.n	800270c <__aeabi_dsub+0x78>
 800270a:	e1a4      	b.n	8002a56 <__aeabi_dsub+0x3c2>
 800270c:	2a1f      	cmp	r2, #31
 800270e:	dd00      	ble.n	8002712 <__aeabi_dsub+0x7e>
 8002710:	e21d      	b.n	8002b4e <__aeabi_dsub+0x4ba>
 8002712:	4661      	mov	r1, ip
 8002714:	2220      	movs	r2, #32
 8002716:	003c      	movs	r4, r7
 8002718:	1a52      	subs	r2, r2, r1
 800271a:	0001      	movs	r1, r0
 800271c:	4090      	lsls	r0, r2
 800271e:	4094      	lsls	r4, r2
 8002720:	1e42      	subs	r2, r0, #1
 8002722:	4190      	sbcs	r0, r2
 8002724:	4662      	mov	r2, ip
 8002726:	46a0      	mov	r8, r4
 8002728:	4664      	mov	r4, ip
 800272a:	40d7      	lsrs	r7, r2
 800272c:	464a      	mov	r2, r9
 800272e:	40e1      	lsrs	r1, r4
 8002730:	4644      	mov	r4, r8
 8002732:	1bd2      	subs	r2, r2, r7
 8002734:	4691      	mov	r9, r2
 8002736:	430c      	orrs	r4, r1
 8002738:	4304      	orrs	r4, r0
 800273a:	1b1c      	subs	r4, r3, r4
 800273c:	42a3      	cmp	r3, r4
 800273e:	4192      	sbcs	r2, r2
 8002740:	464b      	mov	r3, r9
 8002742:	4252      	negs	r2, r2
 8002744:	1a9b      	subs	r3, r3, r2
 8002746:	469a      	mov	sl, r3
 8002748:	4653      	mov	r3, sl
 800274a:	021b      	lsls	r3, r3, #8
 800274c:	d400      	bmi.n	8002750 <__aeabi_dsub+0xbc>
 800274e:	e12b      	b.n	80029a8 <__aeabi_dsub+0x314>
 8002750:	4653      	mov	r3, sl
 8002752:	025a      	lsls	r2, r3, #9
 8002754:	0a53      	lsrs	r3, r2, #9
 8002756:	469a      	mov	sl, r3
 8002758:	4653      	mov	r3, sl
 800275a:	2b00      	cmp	r3, #0
 800275c:	d100      	bne.n	8002760 <__aeabi_dsub+0xcc>
 800275e:	e166      	b.n	8002a2e <__aeabi_dsub+0x39a>
 8002760:	4650      	mov	r0, sl
 8002762:	f000 fc05 	bl	8002f70 <__clzsi2>
 8002766:	0003      	movs	r3, r0
 8002768:	3b08      	subs	r3, #8
 800276a:	2220      	movs	r2, #32
 800276c:	0020      	movs	r0, r4
 800276e:	1ad2      	subs	r2, r2, r3
 8002770:	4651      	mov	r1, sl
 8002772:	40d0      	lsrs	r0, r2
 8002774:	4099      	lsls	r1, r3
 8002776:	0002      	movs	r2, r0
 8002778:	409c      	lsls	r4, r3
 800277a:	430a      	orrs	r2, r1
 800277c:	429e      	cmp	r6, r3
 800277e:	dd00      	ble.n	8002782 <__aeabi_dsub+0xee>
 8002780:	e164      	b.n	8002a4c <__aeabi_dsub+0x3b8>
 8002782:	1b9b      	subs	r3, r3, r6
 8002784:	1c59      	adds	r1, r3, #1
 8002786:	291f      	cmp	r1, #31
 8002788:	dd00      	ble.n	800278c <__aeabi_dsub+0xf8>
 800278a:	e0fe      	b.n	800298a <__aeabi_dsub+0x2f6>
 800278c:	2320      	movs	r3, #32
 800278e:	0010      	movs	r0, r2
 8002790:	0026      	movs	r6, r4
 8002792:	1a5b      	subs	r3, r3, r1
 8002794:	409c      	lsls	r4, r3
 8002796:	4098      	lsls	r0, r3
 8002798:	40ce      	lsrs	r6, r1
 800279a:	40ca      	lsrs	r2, r1
 800279c:	1e63      	subs	r3, r4, #1
 800279e:	419c      	sbcs	r4, r3
 80027a0:	4330      	orrs	r0, r6
 80027a2:	4692      	mov	sl, r2
 80027a4:	2600      	movs	r6, #0
 80027a6:	4304      	orrs	r4, r0
 80027a8:	0763      	lsls	r3, r4, #29
 80027aa:	d009      	beq.n	80027c0 <__aeabi_dsub+0x12c>
 80027ac:	230f      	movs	r3, #15
 80027ae:	4023      	ands	r3, r4
 80027b0:	2b04      	cmp	r3, #4
 80027b2:	d005      	beq.n	80027c0 <__aeabi_dsub+0x12c>
 80027b4:	1d23      	adds	r3, r4, #4
 80027b6:	42a3      	cmp	r3, r4
 80027b8:	41a4      	sbcs	r4, r4
 80027ba:	4264      	negs	r4, r4
 80027bc:	44a2      	add	sl, r4
 80027be:	001c      	movs	r4, r3
 80027c0:	4653      	mov	r3, sl
 80027c2:	021b      	lsls	r3, r3, #8
 80027c4:	d400      	bmi.n	80027c8 <__aeabi_dsub+0x134>
 80027c6:	e0f2      	b.n	80029ae <__aeabi_dsub+0x31a>
 80027c8:	4b8c      	ldr	r3, [pc, #560]	; (80029fc <__aeabi_dsub+0x368>)
 80027ca:	3601      	adds	r6, #1
 80027cc:	429e      	cmp	r6, r3
 80027ce:	d100      	bne.n	80027d2 <__aeabi_dsub+0x13e>
 80027d0:	e10f      	b.n	80029f2 <__aeabi_dsub+0x35e>
 80027d2:	4653      	mov	r3, sl
 80027d4:	498a      	ldr	r1, [pc, #552]	; (8002a00 <__aeabi_dsub+0x36c>)
 80027d6:	08e4      	lsrs	r4, r4, #3
 80027d8:	400b      	ands	r3, r1
 80027da:	0019      	movs	r1, r3
 80027dc:	075b      	lsls	r3, r3, #29
 80027de:	4323      	orrs	r3, r4
 80027e0:	0572      	lsls	r2, r6, #21
 80027e2:	024c      	lsls	r4, r1, #9
 80027e4:	0b24      	lsrs	r4, r4, #12
 80027e6:	0d52      	lsrs	r2, r2, #21
 80027e8:	0512      	lsls	r2, r2, #20
 80027ea:	4322      	orrs	r2, r4
 80027ec:	07ed      	lsls	r5, r5, #31
 80027ee:	432a      	orrs	r2, r5
 80027f0:	0018      	movs	r0, r3
 80027f2:	0011      	movs	r1, r2
 80027f4:	b003      	add	sp, #12
 80027f6:	bcf0      	pop	{r4, r5, r6, r7}
 80027f8:	46bb      	mov	fp, r7
 80027fa:	46b2      	mov	sl, r6
 80027fc:	46a9      	mov	r9, r5
 80027fe:	46a0      	mov	r8, r4
 8002800:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002802:	1ab4      	subs	r4, r6, r2
 8002804:	46a4      	mov	ip, r4
 8002806:	2c00      	cmp	r4, #0
 8002808:	dd59      	ble.n	80028be <__aeabi_dsub+0x22a>
 800280a:	2a00      	cmp	r2, #0
 800280c:	d100      	bne.n	8002810 <__aeabi_dsub+0x17c>
 800280e:	e0b0      	b.n	8002972 <__aeabi_dsub+0x2de>
 8002810:	4556      	cmp	r6, sl
 8002812:	d100      	bne.n	8002816 <__aeabi_dsub+0x182>
 8002814:	e0fa      	b.n	8002a0c <__aeabi_dsub+0x378>
 8002816:	2280      	movs	r2, #128	; 0x80
 8002818:	0412      	lsls	r2, r2, #16
 800281a:	4317      	orrs	r7, r2
 800281c:	4662      	mov	r2, ip
 800281e:	2a38      	cmp	r2, #56	; 0x38
 8002820:	dd00      	ble.n	8002824 <__aeabi_dsub+0x190>
 8002822:	e0d4      	b.n	80029ce <__aeabi_dsub+0x33a>
 8002824:	2a1f      	cmp	r2, #31
 8002826:	dc00      	bgt.n	800282a <__aeabi_dsub+0x196>
 8002828:	e1c0      	b.n	8002bac <__aeabi_dsub+0x518>
 800282a:	0039      	movs	r1, r7
 800282c:	3a20      	subs	r2, #32
 800282e:	40d1      	lsrs	r1, r2
 8002830:	4662      	mov	r2, ip
 8002832:	2a20      	cmp	r2, #32
 8002834:	d006      	beq.n	8002844 <__aeabi_dsub+0x1b0>
 8002836:	4664      	mov	r4, ip
 8002838:	2240      	movs	r2, #64	; 0x40
 800283a:	1b12      	subs	r2, r2, r4
 800283c:	003c      	movs	r4, r7
 800283e:	4094      	lsls	r4, r2
 8002840:	4304      	orrs	r4, r0
 8002842:	9401      	str	r4, [sp, #4]
 8002844:	9c01      	ldr	r4, [sp, #4]
 8002846:	1e62      	subs	r2, r4, #1
 8002848:	4194      	sbcs	r4, r2
 800284a:	430c      	orrs	r4, r1
 800284c:	e0c3      	b.n	80029d6 <__aeabi_dsub+0x342>
 800284e:	003c      	movs	r4, r7
 8002850:	4304      	orrs	r4, r0
 8002852:	d02b      	beq.n	80028ac <__aeabi_dsub+0x218>
 8002854:	468b      	mov	fp, r1
 8002856:	428d      	cmp	r5, r1
 8002858:	d02e      	beq.n	80028b8 <__aeabi_dsub+0x224>
 800285a:	4c6a      	ldr	r4, [pc, #424]	; (8002a04 <__aeabi_dsub+0x370>)
 800285c:	46a4      	mov	ip, r4
 800285e:	44b4      	add	ip, r6
 8002860:	4664      	mov	r4, ip
 8002862:	2c00      	cmp	r4, #0
 8002864:	d05f      	beq.n	8002926 <__aeabi_dsub+0x292>
 8002866:	1b94      	subs	r4, r2, r6
 8002868:	46a4      	mov	ip, r4
 800286a:	2e00      	cmp	r6, #0
 800286c:	d000      	beq.n	8002870 <__aeabi_dsub+0x1dc>
 800286e:	e120      	b.n	8002ab2 <__aeabi_dsub+0x41e>
 8002870:	464c      	mov	r4, r9
 8002872:	431c      	orrs	r4, r3
 8002874:	d100      	bne.n	8002878 <__aeabi_dsub+0x1e4>
 8002876:	e1c7      	b.n	8002c08 <__aeabi_dsub+0x574>
 8002878:	4661      	mov	r1, ip
 800287a:	1e4c      	subs	r4, r1, #1
 800287c:	2901      	cmp	r1, #1
 800287e:	d100      	bne.n	8002882 <__aeabi_dsub+0x1ee>
 8002880:	e223      	b.n	8002cca <__aeabi_dsub+0x636>
 8002882:	4d5e      	ldr	r5, [pc, #376]	; (80029fc <__aeabi_dsub+0x368>)
 8002884:	45ac      	cmp	ip, r5
 8002886:	d100      	bne.n	800288a <__aeabi_dsub+0x1f6>
 8002888:	e1d8      	b.n	8002c3c <__aeabi_dsub+0x5a8>
 800288a:	46a4      	mov	ip, r4
 800288c:	e11a      	b.n	8002ac4 <__aeabi_dsub+0x430>
 800288e:	003a      	movs	r2, r7
 8002890:	4302      	orrs	r2, r0
 8002892:	d100      	bne.n	8002896 <__aeabi_dsub+0x202>
 8002894:	e0e4      	b.n	8002a60 <__aeabi_dsub+0x3cc>
 8002896:	0022      	movs	r2, r4
 8002898:	3a01      	subs	r2, #1
 800289a:	2c01      	cmp	r4, #1
 800289c:	d100      	bne.n	80028a0 <__aeabi_dsub+0x20c>
 800289e:	e1c3      	b.n	8002c28 <__aeabi_dsub+0x594>
 80028a0:	4956      	ldr	r1, [pc, #344]	; (80029fc <__aeabi_dsub+0x368>)
 80028a2:	428c      	cmp	r4, r1
 80028a4:	d100      	bne.n	80028a8 <__aeabi_dsub+0x214>
 80028a6:	e0b1      	b.n	8002a0c <__aeabi_dsub+0x378>
 80028a8:	4694      	mov	ip, r2
 80028aa:	e72b      	b.n	8002704 <__aeabi_dsub+0x70>
 80028ac:	2401      	movs	r4, #1
 80028ae:	4061      	eors	r1, r4
 80028b0:	468b      	mov	fp, r1
 80028b2:	428d      	cmp	r5, r1
 80028b4:	d000      	beq.n	80028b8 <__aeabi_dsub+0x224>
 80028b6:	e716      	b.n	80026e6 <__aeabi_dsub+0x52>
 80028b8:	4952      	ldr	r1, [pc, #328]	; (8002a04 <__aeabi_dsub+0x370>)
 80028ba:	468c      	mov	ip, r1
 80028bc:	44b4      	add	ip, r6
 80028be:	4664      	mov	r4, ip
 80028c0:	2c00      	cmp	r4, #0
 80028c2:	d100      	bne.n	80028c6 <__aeabi_dsub+0x232>
 80028c4:	e0d3      	b.n	8002a6e <__aeabi_dsub+0x3da>
 80028c6:	1b91      	subs	r1, r2, r6
 80028c8:	468c      	mov	ip, r1
 80028ca:	2e00      	cmp	r6, #0
 80028cc:	d100      	bne.n	80028d0 <__aeabi_dsub+0x23c>
 80028ce:	e15e      	b.n	8002b8e <__aeabi_dsub+0x4fa>
 80028d0:	494a      	ldr	r1, [pc, #296]	; (80029fc <__aeabi_dsub+0x368>)
 80028d2:	428a      	cmp	r2, r1
 80028d4:	d100      	bne.n	80028d8 <__aeabi_dsub+0x244>
 80028d6:	e1be      	b.n	8002c56 <__aeabi_dsub+0x5c2>
 80028d8:	2180      	movs	r1, #128	; 0x80
 80028da:	464c      	mov	r4, r9
 80028dc:	0409      	lsls	r1, r1, #16
 80028de:	430c      	orrs	r4, r1
 80028e0:	46a1      	mov	r9, r4
 80028e2:	4661      	mov	r1, ip
 80028e4:	2938      	cmp	r1, #56	; 0x38
 80028e6:	dd00      	ble.n	80028ea <__aeabi_dsub+0x256>
 80028e8:	e1ba      	b.n	8002c60 <__aeabi_dsub+0x5cc>
 80028ea:	291f      	cmp	r1, #31
 80028ec:	dd00      	ble.n	80028f0 <__aeabi_dsub+0x25c>
 80028ee:	e227      	b.n	8002d40 <__aeabi_dsub+0x6ac>
 80028f0:	2420      	movs	r4, #32
 80028f2:	1a64      	subs	r4, r4, r1
 80028f4:	4649      	mov	r1, r9
 80028f6:	40a1      	lsls	r1, r4
 80028f8:	001e      	movs	r6, r3
 80028fa:	4688      	mov	r8, r1
 80028fc:	4661      	mov	r1, ip
 80028fe:	40a3      	lsls	r3, r4
 8002900:	40ce      	lsrs	r6, r1
 8002902:	4641      	mov	r1, r8
 8002904:	1e5c      	subs	r4, r3, #1
 8002906:	41a3      	sbcs	r3, r4
 8002908:	4331      	orrs	r1, r6
 800290a:	4319      	orrs	r1, r3
 800290c:	000c      	movs	r4, r1
 800290e:	4663      	mov	r3, ip
 8002910:	4649      	mov	r1, r9
 8002912:	40d9      	lsrs	r1, r3
 8002914:	187f      	adds	r7, r7, r1
 8002916:	1824      	adds	r4, r4, r0
 8002918:	4284      	cmp	r4, r0
 800291a:	419b      	sbcs	r3, r3
 800291c:	425b      	negs	r3, r3
 800291e:	469a      	mov	sl, r3
 8002920:	0016      	movs	r6, r2
 8002922:	44ba      	add	sl, r7
 8002924:	e05d      	b.n	80029e2 <__aeabi_dsub+0x34e>
 8002926:	4c38      	ldr	r4, [pc, #224]	; (8002a08 <__aeabi_dsub+0x374>)
 8002928:	1c72      	adds	r2, r6, #1
 800292a:	4222      	tst	r2, r4
 800292c:	d000      	beq.n	8002930 <__aeabi_dsub+0x29c>
 800292e:	e0df      	b.n	8002af0 <__aeabi_dsub+0x45c>
 8002930:	464a      	mov	r2, r9
 8002932:	431a      	orrs	r2, r3
 8002934:	2e00      	cmp	r6, #0
 8002936:	d000      	beq.n	800293a <__aeabi_dsub+0x2a6>
 8002938:	e15c      	b.n	8002bf4 <__aeabi_dsub+0x560>
 800293a:	2a00      	cmp	r2, #0
 800293c:	d100      	bne.n	8002940 <__aeabi_dsub+0x2ac>
 800293e:	e1cf      	b.n	8002ce0 <__aeabi_dsub+0x64c>
 8002940:	003a      	movs	r2, r7
 8002942:	4302      	orrs	r2, r0
 8002944:	d100      	bne.n	8002948 <__aeabi_dsub+0x2b4>
 8002946:	e17f      	b.n	8002c48 <__aeabi_dsub+0x5b4>
 8002948:	1a1c      	subs	r4, r3, r0
 800294a:	464a      	mov	r2, r9
 800294c:	42a3      	cmp	r3, r4
 800294e:	4189      	sbcs	r1, r1
 8002950:	1bd2      	subs	r2, r2, r7
 8002952:	4249      	negs	r1, r1
 8002954:	1a52      	subs	r2, r2, r1
 8002956:	4692      	mov	sl, r2
 8002958:	0212      	lsls	r2, r2, #8
 800295a:	d400      	bmi.n	800295e <__aeabi_dsub+0x2ca>
 800295c:	e20a      	b.n	8002d74 <__aeabi_dsub+0x6e0>
 800295e:	1ac4      	subs	r4, r0, r3
 8002960:	42a0      	cmp	r0, r4
 8002962:	4180      	sbcs	r0, r0
 8002964:	464b      	mov	r3, r9
 8002966:	4240      	negs	r0, r0
 8002968:	1aff      	subs	r7, r7, r3
 800296a:	1a3b      	subs	r3, r7, r0
 800296c:	469a      	mov	sl, r3
 800296e:	465d      	mov	r5, fp
 8002970:	e71a      	b.n	80027a8 <__aeabi_dsub+0x114>
 8002972:	003a      	movs	r2, r7
 8002974:	4302      	orrs	r2, r0
 8002976:	d073      	beq.n	8002a60 <__aeabi_dsub+0x3cc>
 8002978:	0022      	movs	r2, r4
 800297a:	3a01      	subs	r2, #1
 800297c:	2c01      	cmp	r4, #1
 800297e:	d100      	bne.n	8002982 <__aeabi_dsub+0x2ee>
 8002980:	e0cb      	b.n	8002b1a <__aeabi_dsub+0x486>
 8002982:	4554      	cmp	r4, sl
 8002984:	d042      	beq.n	8002a0c <__aeabi_dsub+0x378>
 8002986:	4694      	mov	ip, r2
 8002988:	e748      	b.n	800281c <__aeabi_dsub+0x188>
 800298a:	0010      	movs	r0, r2
 800298c:	3b1f      	subs	r3, #31
 800298e:	40d8      	lsrs	r0, r3
 8002990:	2920      	cmp	r1, #32
 8002992:	d003      	beq.n	800299c <__aeabi_dsub+0x308>
 8002994:	2340      	movs	r3, #64	; 0x40
 8002996:	1a5b      	subs	r3, r3, r1
 8002998:	409a      	lsls	r2, r3
 800299a:	4314      	orrs	r4, r2
 800299c:	1e63      	subs	r3, r4, #1
 800299e:	419c      	sbcs	r4, r3
 80029a0:	2300      	movs	r3, #0
 80029a2:	2600      	movs	r6, #0
 80029a4:	469a      	mov	sl, r3
 80029a6:	4304      	orrs	r4, r0
 80029a8:	0763      	lsls	r3, r4, #29
 80029aa:	d000      	beq.n	80029ae <__aeabi_dsub+0x31a>
 80029ac:	e6fe      	b.n	80027ac <__aeabi_dsub+0x118>
 80029ae:	4652      	mov	r2, sl
 80029b0:	08e3      	lsrs	r3, r4, #3
 80029b2:	0752      	lsls	r2, r2, #29
 80029b4:	4313      	orrs	r3, r2
 80029b6:	4652      	mov	r2, sl
 80029b8:	46b4      	mov	ip, r6
 80029ba:	08d2      	lsrs	r2, r2, #3
 80029bc:	490f      	ldr	r1, [pc, #60]	; (80029fc <__aeabi_dsub+0x368>)
 80029be:	458c      	cmp	ip, r1
 80029c0:	d02a      	beq.n	8002a18 <__aeabi_dsub+0x384>
 80029c2:	0312      	lsls	r2, r2, #12
 80029c4:	0b14      	lsrs	r4, r2, #12
 80029c6:	4662      	mov	r2, ip
 80029c8:	0552      	lsls	r2, r2, #21
 80029ca:	0d52      	lsrs	r2, r2, #21
 80029cc:	e70c      	b.n	80027e8 <__aeabi_dsub+0x154>
 80029ce:	003c      	movs	r4, r7
 80029d0:	4304      	orrs	r4, r0
 80029d2:	1e62      	subs	r2, r4, #1
 80029d4:	4194      	sbcs	r4, r2
 80029d6:	18e4      	adds	r4, r4, r3
 80029d8:	429c      	cmp	r4, r3
 80029da:	4192      	sbcs	r2, r2
 80029dc:	4252      	negs	r2, r2
 80029de:	444a      	add	r2, r9
 80029e0:	4692      	mov	sl, r2
 80029e2:	4653      	mov	r3, sl
 80029e4:	021b      	lsls	r3, r3, #8
 80029e6:	d5df      	bpl.n	80029a8 <__aeabi_dsub+0x314>
 80029e8:	4b04      	ldr	r3, [pc, #16]	; (80029fc <__aeabi_dsub+0x368>)
 80029ea:	3601      	adds	r6, #1
 80029ec:	429e      	cmp	r6, r3
 80029ee:	d000      	beq.n	80029f2 <__aeabi_dsub+0x35e>
 80029f0:	e0a0      	b.n	8002b34 <__aeabi_dsub+0x4a0>
 80029f2:	0032      	movs	r2, r6
 80029f4:	2400      	movs	r4, #0
 80029f6:	2300      	movs	r3, #0
 80029f8:	e6f6      	b.n	80027e8 <__aeabi_dsub+0x154>
 80029fa:	46c0      	nop			; (mov r8, r8)
 80029fc:	000007ff 	.word	0x000007ff
 8002a00:	ff7fffff 	.word	0xff7fffff
 8002a04:	fffff801 	.word	0xfffff801
 8002a08:	000007fe 	.word	0x000007fe
 8002a0c:	08db      	lsrs	r3, r3, #3
 8002a0e:	464a      	mov	r2, r9
 8002a10:	0752      	lsls	r2, r2, #29
 8002a12:	4313      	orrs	r3, r2
 8002a14:	464a      	mov	r2, r9
 8002a16:	08d2      	lsrs	r2, r2, #3
 8002a18:	0019      	movs	r1, r3
 8002a1a:	4311      	orrs	r1, r2
 8002a1c:	d100      	bne.n	8002a20 <__aeabi_dsub+0x38c>
 8002a1e:	e1b5      	b.n	8002d8c <__aeabi_dsub+0x6f8>
 8002a20:	2480      	movs	r4, #128	; 0x80
 8002a22:	0324      	lsls	r4, r4, #12
 8002a24:	4314      	orrs	r4, r2
 8002a26:	0324      	lsls	r4, r4, #12
 8002a28:	4ad5      	ldr	r2, [pc, #852]	; (8002d80 <__aeabi_dsub+0x6ec>)
 8002a2a:	0b24      	lsrs	r4, r4, #12
 8002a2c:	e6dc      	b.n	80027e8 <__aeabi_dsub+0x154>
 8002a2e:	0020      	movs	r0, r4
 8002a30:	f000 fa9e 	bl	8002f70 <__clzsi2>
 8002a34:	0003      	movs	r3, r0
 8002a36:	3318      	adds	r3, #24
 8002a38:	2b1f      	cmp	r3, #31
 8002a3a:	dc00      	bgt.n	8002a3e <__aeabi_dsub+0x3aa>
 8002a3c:	e695      	b.n	800276a <__aeabi_dsub+0xd6>
 8002a3e:	0022      	movs	r2, r4
 8002a40:	3808      	subs	r0, #8
 8002a42:	4082      	lsls	r2, r0
 8002a44:	2400      	movs	r4, #0
 8002a46:	429e      	cmp	r6, r3
 8002a48:	dc00      	bgt.n	8002a4c <__aeabi_dsub+0x3b8>
 8002a4a:	e69a      	b.n	8002782 <__aeabi_dsub+0xee>
 8002a4c:	1af6      	subs	r6, r6, r3
 8002a4e:	4bcd      	ldr	r3, [pc, #820]	; (8002d84 <__aeabi_dsub+0x6f0>)
 8002a50:	401a      	ands	r2, r3
 8002a52:	4692      	mov	sl, r2
 8002a54:	e6a8      	b.n	80027a8 <__aeabi_dsub+0x114>
 8002a56:	003c      	movs	r4, r7
 8002a58:	4304      	orrs	r4, r0
 8002a5a:	1e62      	subs	r2, r4, #1
 8002a5c:	4194      	sbcs	r4, r2
 8002a5e:	e66c      	b.n	800273a <__aeabi_dsub+0xa6>
 8002a60:	464a      	mov	r2, r9
 8002a62:	08db      	lsrs	r3, r3, #3
 8002a64:	0752      	lsls	r2, r2, #29
 8002a66:	4313      	orrs	r3, r2
 8002a68:	464a      	mov	r2, r9
 8002a6a:	08d2      	lsrs	r2, r2, #3
 8002a6c:	e7a6      	b.n	80029bc <__aeabi_dsub+0x328>
 8002a6e:	4cc6      	ldr	r4, [pc, #792]	; (8002d88 <__aeabi_dsub+0x6f4>)
 8002a70:	1c72      	adds	r2, r6, #1
 8002a72:	4222      	tst	r2, r4
 8002a74:	d000      	beq.n	8002a78 <__aeabi_dsub+0x3e4>
 8002a76:	e0ac      	b.n	8002bd2 <__aeabi_dsub+0x53e>
 8002a78:	464a      	mov	r2, r9
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	2e00      	cmp	r6, #0
 8002a7e:	d000      	beq.n	8002a82 <__aeabi_dsub+0x3ee>
 8002a80:	e105      	b.n	8002c8e <__aeabi_dsub+0x5fa>
 8002a82:	2a00      	cmp	r2, #0
 8002a84:	d100      	bne.n	8002a88 <__aeabi_dsub+0x3f4>
 8002a86:	e156      	b.n	8002d36 <__aeabi_dsub+0x6a2>
 8002a88:	003a      	movs	r2, r7
 8002a8a:	4302      	orrs	r2, r0
 8002a8c:	d100      	bne.n	8002a90 <__aeabi_dsub+0x3fc>
 8002a8e:	e0db      	b.n	8002c48 <__aeabi_dsub+0x5b4>
 8002a90:	181c      	adds	r4, r3, r0
 8002a92:	429c      	cmp	r4, r3
 8002a94:	419b      	sbcs	r3, r3
 8002a96:	444f      	add	r7, r9
 8002a98:	46ba      	mov	sl, r7
 8002a9a:	425b      	negs	r3, r3
 8002a9c:	449a      	add	sl, r3
 8002a9e:	4653      	mov	r3, sl
 8002aa0:	021b      	lsls	r3, r3, #8
 8002aa2:	d400      	bmi.n	8002aa6 <__aeabi_dsub+0x412>
 8002aa4:	e780      	b.n	80029a8 <__aeabi_dsub+0x314>
 8002aa6:	4652      	mov	r2, sl
 8002aa8:	4bb6      	ldr	r3, [pc, #728]	; (8002d84 <__aeabi_dsub+0x6f0>)
 8002aaa:	2601      	movs	r6, #1
 8002aac:	401a      	ands	r2, r3
 8002aae:	4692      	mov	sl, r2
 8002ab0:	e77a      	b.n	80029a8 <__aeabi_dsub+0x314>
 8002ab2:	4cb3      	ldr	r4, [pc, #716]	; (8002d80 <__aeabi_dsub+0x6ec>)
 8002ab4:	42a2      	cmp	r2, r4
 8002ab6:	d100      	bne.n	8002aba <__aeabi_dsub+0x426>
 8002ab8:	e0c0      	b.n	8002c3c <__aeabi_dsub+0x5a8>
 8002aba:	2480      	movs	r4, #128	; 0x80
 8002abc:	464d      	mov	r5, r9
 8002abe:	0424      	lsls	r4, r4, #16
 8002ac0:	4325      	orrs	r5, r4
 8002ac2:	46a9      	mov	r9, r5
 8002ac4:	4664      	mov	r4, ip
 8002ac6:	2c38      	cmp	r4, #56	; 0x38
 8002ac8:	dc53      	bgt.n	8002b72 <__aeabi_dsub+0x4de>
 8002aca:	4661      	mov	r1, ip
 8002acc:	2c1f      	cmp	r4, #31
 8002ace:	dd00      	ble.n	8002ad2 <__aeabi_dsub+0x43e>
 8002ad0:	e0cd      	b.n	8002c6e <__aeabi_dsub+0x5da>
 8002ad2:	2520      	movs	r5, #32
 8002ad4:	001e      	movs	r6, r3
 8002ad6:	1b2d      	subs	r5, r5, r4
 8002ad8:	464c      	mov	r4, r9
 8002ada:	40ab      	lsls	r3, r5
 8002adc:	40ac      	lsls	r4, r5
 8002ade:	40ce      	lsrs	r6, r1
 8002ae0:	1e5d      	subs	r5, r3, #1
 8002ae2:	41ab      	sbcs	r3, r5
 8002ae4:	4334      	orrs	r4, r6
 8002ae6:	4323      	orrs	r3, r4
 8002ae8:	464c      	mov	r4, r9
 8002aea:	40cc      	lsrs	r4, r1
 8002aec:	1b3f      	subs	r7, r7, r4
 8002aee:	e045      	b.n	8002b7c <__aeabi_dsub+0x4e8>
 8002af0:	464a      	mov	r2, r9
 8002af2:	1a1c      	subs	r4, r3, r0
 8002af4:	1bd1      	subs	r1, r2, r7
 8002af6:	42a3      	cmp	r3, r4
 8002af8:	4192      	sbcs	r2, r2
 8002afa:	4252      	negs	r2, r2
 8002afc:	4692      	mov	sl, r2
 8002afe:	000a      	movs	r2, r1
 8002b00:	4651      	mov	r1, sl
 8002b02:	1a52      	subs	r2, r2, r1
 8002b04:	4692      	mov	sl, r2
 8002b06:	0212      	lsls	r2, r2, #8
 8002b08:	d500      	bpl.n	8002b0c <__aeabi_dsub+0x478>
 8002b0a:	e083      	b.n	8002c14 <__aeabi_dsub+0x580>
 8002b0c:	4653      	mov	r3, sl
 8002b0e:	4323      	orrs	r3, r4
 8002b10:	d000      	beq.n	8002b14 <__aeabi_dsub+0x480>
 8002b12:	e621      	b.n	8002758 <__aeabi_dsub+0xc4>
 8002b14:	2200      	movs	r2, #0
 8002b16:	2500      	movs	r5, #0
 8002b18:	e753      	b.n	80029c2 <__aeabi_dsub+0x32e>
 8002b1a:	181c      	adds	r4, r3, r0
 8002b1c:	429c      	cmp	r4, r3
 8002b1e:	419b      	sbcs	r3, r3
 8002b20:	444f      	add	r7, r9
 8002b22:	46ba      	mov	sl, r7
 8002b24:	425b      	negs	r3, r3
 8002b26:	449a      	add	sl, r3
 8002b28:	4653      	mov	r3, sl
 8002b2a:	2601      	movs	r6, #1
 8002b2c:	021b      	lsls	r3, r3, #8
 8002b2e:	d400      	bmi.n	8002b32 <__aeabi_dsub+0x49e>
 8002b30:	e73a      	b.n	80029a8 <__aeabi_dsub+0x314>
 8002b32:	2602      	movs	r6, #2
 8002b34:	4652      	mov	r2, sl
 8002b36:	4b93      	ldr	r3, [pc, #588]	; (8002d84 <__aeabi_dsub+0x6f0>)
 8002b38:	2101      	movs	r1, #1
 8002b3a:	401a      	ands	r2, r3
 8002b3c:	0013      	movs	r3, r2
 8002b3e:	4021      	ands	r1, r4
 8002b40:	0862      	lsrs	r2, r4, #1
 8002b42:	430a      	orrs	r2, r1
 8002b44:	07dc      	lsls	r4, r3, #31
 8002b46:	085b      	lsrs	r3, r3, #1
 8002b48:	469a      	mov	sl, r3
 8002b4a:	4314      	orrs	r4, r2
 8002b4c:	e62c      	b.n	80027a8 <__aeabi_dsub+0x114>
 8002b4e:	0039      	movs	r1, r7
 8002b50:	3a20      	subs	r2, #32
 8002b52:	40d1      	lsrs	r1, r2
 8002b54:	4662      	mov	r2, ip
 8002b56:	2a20      	cmp	r2, #32
 8002b58:	d006      	beq.n	8002b68 <__aeabi_dsub+0x4d4>
 8002b5a:	4664      	mov	r4, ip
 8002b5c:	2240      	movs	r2, #64	; 0x40
 8002b5e:	1b12      	subs	r2, r2, r4
 8002b60:	003c      	movs	r4, r7
 8002b62:	4094      	lsls	r4, r2
 8002b64:	4304      	orrs	r4, r0
 8002b66:	9401      	str	r4, [sp, #4]
 8002b68:	9c01      	ldr	r4, [sp, #4]
 8002b6a:	1e62      	subs	r2, r4, #1
 8002b6c:	4194      	sbcs	r4, r2
 8002b6e:	430c      	orrs	r4, r1
 8002b70:	e5e3      	b.n	800273a <__aeabi_dsub+0xa6>
 8002b72:	4649      	mov	r1, r9
 8002b74:	4319      	orrs	r1, r3
 8002b76:	000b      	movs	r3, r1
 8002b78:	1e5c      	subs	r4, r3, #1
 8002b7a:	41a3      	sbcs	r3, r4
 8002b7c:	1ac4      	subs	r4, r0, r3
 8002b7e:	42a0      	cmp	r0, r4
 8002b80:	419b      	sbcs	r3, r3
 8002b82:	425b      	negs	r3, r3
 8002b84:	1afb      	subs	r3, r7, r3
 8002b86:	469a      	mov	sl, r3
 8002b88:	465d      	mov	r5, fp
 8002b8a:	0016      	movs	r6, r2
 8002b8c:	e5dc      	b.n	8002748 <__aeabi_dsub+0xb4>
 8002b8e:	4649      	mov	r1, r9
 8002b90:	4319      	orrs	r1, r3
 8002b92:	d100      	bne.n	8002b96 <__aeabi_dsub+0x502>
 8002b94:	e0ae      	b.n	8002cf4 <__aeabi_dsub+0x660>
 8002b96:	4661      	mov	r1, ip
 8002b98:	4664      	mov	r4, ip
 8002b9a:	3901      	subs	r1, #1
 8002b9c:	2c01      	cmp	r4, #1
 8002b9e:	d100      	bne.n	8002ba2 <__aeabi_dsub+0x50e>
 8002ba0:	e0e0      	b.n	8002d64 <__aeabi_dsub+0x6d0>
 8002ba2:	4c77      	ldr	r4, [pc, #476]	; (8002d80 <__aeabi_dsub+0x6ec>)
 8002ba4:	45a4      	cmp	ip, r4
 8002ba6:	d056      	beq.n	8002c56 <__aeabi_dsub+0x5c2>
 8002ba8:	468c      	mov	ip, r1
 8002baa:	e69a      	b.n	80028e2 <__aeabi_dsub+0x24e>
 8002bac:	4661      	mov	r1, ip
 8002bae:	2220      	movs	r2, #32
 8002bb0:	003c      	movs	r4, r7
 8002bb2:	1a52      	subs	r2, r2, r1
 8002bb4:	4094      	lsls	r4, r2
 8002bb6:	0001      	movs	r1, r0
 8002bb8:	4090      	lsls	r0, r2
 8002bba:	46a0      	mov	r8, r4
 8002bbc:	4664      	mov	r4, ip
 8002bbe:	1e42      	subs	r2, r0, #1
 8002bc0:	4190      	sbcs	r0, r2
 8002bc2:	4662      	mov	r2, ip
 8002bc4:	40e1      	lsrs	r1, r4
 8002bc6:	4644      	mov	r4, r8
 8002bc8:	40d7      	lsrs	r7, r2
 8002bca:	430c      	orrs	r4, r1
 8002bcc:	4304      	orrs	r4, r0
 8002bce:	44b9      	add	r9, r7
 8002bd0:	e701      	b.n	80029d6 <__aeabi_dsub+0x342>
 8002bd2:	496b      	ldr	r1, [pc, #428]	; (8002d80 <__aeabi_dsub+0x6ec>)
 8002bd4:	428a      	cmp	r2, r1
 8002bd6:	d100      	bne.n	8002bda <__aeabi_dsub+0x546>
 8002bd8:	e70c      	b.n	80029f4 <__aeabi_dsub+0x360>
 8002bda:	1818      	adds	r0, r3, r0
 8002bdc:	4298      	cmp	r0, r3
 8002bde:	419b      	sbcs	r3, r3
 8002be0:	444f      	add	r7, r9
 8002be2:	425b      	negs	r3, r3
 8002be4:	18fb      	adds	r3, r7, r3
 8002be6:	07dc      	lsls	r4, r3, #31
 8002be8:	0840      	lsrs	r0, r0, #1
 8002bea:	085b      	lsrs	r3, r3, #1
 8002bec:	469a      	mov	sl, r3
 8002bee:	0016      	movs	r6, r2
 8002bf0:	4304      	orrs	r4, r0
 8002bf2:	e6d9      	b.n	80029a8 <__aeabi_dsub+0x314>
 8002bf4:	2a00      	cmp	r2, #0
 8002bf6:	d000      	beq.n	8002bfa <__aeabi_dsub+0x566>
 8002bf8:	e081      	b.n	8002cfe <__aeabi_dsub+0x66a>
 8002bfa:	003b      	movs	r3, r7
 8002bfc:	4303      	orrs	r3, r0
 8002bfe:	d11d      	bne.n	8002c3c <__aeabi_dsub+0x5a8>
 8002c00:	2280      	movs	r2, #128	; 0x80
 8002c02:	2500      	movs	r5, #0
 8002c04:	0312      	lsls	r2, r2, #12
 8002c06:	e70b      	b.n	8002a20 <__aeabi_dsub+0x38c>
 8002c08:	08c0      	lsrs	r0, r0, #3
 8002c0a:	077b      	lsls	r3, r7, #29
 8002c0c:	465d      	mov	r5, fp
 8002c0e:	4303      	orrs	r3, r0
 8002c10:	08fa      	lsrs	r2, r7, #3
 8002c12:	e6d3      	b.n	80029bc <__aeabi_dsub+0x328>
 8002c14:	1ac4      	subs	r4, r0, r3
 8002c16:	42a0      	cmp	r0, r4
 8002c18:	4180      	sbcs	r0, r0
 8002c1a:	464b      	mov	r3, r9
 8002c1c:	4240      	negs	r0, r0
 8002c1e:	1aff      	subs	r7, r7, r3
 8002c20:	1a3b      	subs	r3, r7, r0
 8002c22:	469a      	mov	sl, r3
 8002c24:	465d      	mov	r5, fp
 8002c26:	e597      	b.n	8002758 <__aeabi_dsub+0xc4>
 8002c28:	1a1c      	subs	r4, r3, r0
 8002c2a:	464a      	mov	r2, r9
 8002c2c:	42a3      	cmp	r3, r4
 8002c2e:	419b      	sbcs	r3, r3
 8002c30:	1bd7      	subs	r7, r2, r7
 8002c32:	425b      	negs	r3, r3
 8002c34:	1afb      	subs	r3, r7, r3
 8002c36:	469a      	mov	sl, r3
 8002c38:	2601      	movs	r6, #1
 8002c3a:	e585      	b.n	8002748 <__aeabi_dsub+0xb4>
 8002c3c:	08c0      	lsrs	r0, r0, #3
 8002c3e:	077b      	lsls	r3, r7, #29
 8002c40:	465d      	mov	r5, fp
 8002c42:	4303      	orrs	r3, r0
 8002c44:	08fa      	lsrs	r2, r7, #3
 8002c46:	e6e7      	b.n	8002a18 <__aeabi_dsub+0x384>
 8002c48:	464a      	mov	r2, r9
 8002c4a:	08db      	lsrs	r3, r3, #3
 8002c4c:	0752      	lsls	r2, r2, #29
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	464a      	mov	r2, r9
 8002c52:	08d2      	lsrs	r2, r2, #3
 8002c54:	e6b5      	b.n	80029c2 <__aeabi_dsub+0x32e>
 8002c56:	08c0      	lsrs	r0, r0, #3
 8002c58:	077b      	lsls	r3, r7, #29
 8002c5a:	4303      	orrs	r3, r0
 8002c5c:	08fa      	lsrs	r2, r7, #3
 8002c5e:	e6db      	b.n	8002a18 <__aeabi_dsub+0x384>
 8002c60:	4649      	mov	r1, r9
 8002c62:	4319      	orrs	r1, r3
 8002c64:	000b      	movs	r3, r1
 8002c66:	1e59      	subs	r1, r3, #1
 8002c68:	418b      	sbcs	r3, r1
 8002c6a:	001c      	movs	r4, r3
 8002c6c:	e653      	b.n	8002916 <__aeabi_dsub+0x282>
 8002c6e:	464d      	mov	r5, r9
 8002c70:	3c20      	subs	r4, #32
 8002c72:	40e5      	lsrs	r5, r4
 8002c74:	2920      	cmp	r1, #32
 8002c76:	d005      	beq.n	8002c84 <__aeabi_dsub+0x5f0>
 8002c78:	2440      	movs	r4, #64	; 0x40
 8002c7a:	1a64      	subs	r4, r4, r1
 8002c7c:	4649      	mov	r1, r9
 8002c7e:	40a1      	lsls	r1, r4
 8002c80:	430b      	orrs	r3, r1
 8002c82:	4698      	mov	r8, r3
 8002c84:	4643      	mov	r3, r8
 8002c86:	1e5c      	subs	r4, r3, #1
 8002c88:	41a3      	sbcs	r3, r4
 8002c8a:	432b      	orrs	r3, r5
 8002c8c:	e776      	b.n	8002b7c <__aeabi_dsub+0x4e8>
 8002c8e:	2a00      	cmp	r2, #0
 8002c90:	d0e1      	beq.n	8002c56 <__aeabi_dsub+0x5c2>
 8002c92:	003a      	movs	r2, r7
 8002c94:	08db      	lsrs	r3, r3, #3
 8002c96:	4302      	orrs	r2, r0
 8002c98:	d100      	bne.n	8002c9c <__aeabi_dsub+0x608>
 8002c9a:	e6b8      	b.n	8002a0e <__aeabi_dsub+0x37a>
 8002c9c:	464a      	mov	r2, r9
 8002c9e:	0752      	lsls	r2, r2, #29
 8002ca0:	2480      	movs	r4, #128	; 0x80
 8002ca2:	4313      	orrs	r3, r2
 8002ca4:	464a      	mov	r2, r9
 8002ca6:	0324      	lsls	r4, r4, #12
 8002ca8:	08d2      	lsrs	r2, r2, #3
 8002caa:	4222      	tst	r2, r4
 8002cac:	d007      	beq.n	8002cbe <__aeabi_dsub+0x62a>
 8002cae:	08fe      	lsrs	r6, r7, #3
 8002cb0:	4226      	tst	r6, r4
 8002cb2:	d104      	bne.n	8002cbe <__aeabi_dsub+0x62a>
 8002cb4:	465d      	mov	r5, fp
 8002cb6:	0032      	movs	r2, r6
 8002cb8:	08c3      	lsrs	r3, r0, #3
 8002cba:	077f      	lsls	r7, r7, #29
 8002cbc:	433b      	orrs	r3, r7
 8002cbe:	0f59      	lsrs	r1, r3, #29
 8002cc0:	00db      	lsls	r3, r3, #3
 8002cc2:	0749      	lsls	r1, r1, #29
 8002cc4:	08db      	lsrs	r3, r3, #3
 8002cc6:	430b      	orrs	r3, r1
 8002cc8:	e6a6      	b.n	8002a18 <__aeabi_dsub+0x384>
 8002cca:	1ac4      	subs	r4, r0, r3
 8002ccc:	42a0      	cmp	r0, r4
 8002cce:	4180      	sbcs	r0, r0
 8002cd0:	464b      	mov	r3, r9
 8002cd2:	4240      	negs	r0, r0
 8002cd4:	1aff      	subs	r7, r7, r3
 8002cd6:	1a3b      	subs	r3, r7, r0
 8002cd8:	469a      	mov	sl, r3
 8002cda:	465d      	mov	r5, fp
 8002cdc:	2601      	movs	r6, #1
 8002cde:	e533      	b.n	8002748 <__aeabi_dsub+0xb4>
 8002ce0:	003b      	movs	r3, r7
 8002ce2:	4303      	orrs	r3, r0
 8002ce4:	d100      	bne.n	8002ce8 <__aeabi_dsub+0x654>
 8002ce6:	e715      	b.n	8002b14 <__aeabi_dsub+0x480>
 8002ce8:	08c0      	lsrs	r0, r0, #3
 8002cea:	077b      	lsls	r3, r7, #29
 8002cec:	465d      	mov	r5, fp
 8002cee:	4303      	orrs	r3, r0
 8002cf0:	08fa      	lsrs	r2, r7, #3
 8002cf2:	e666      	b.n	80029c2 <__aeabi_dsub+0x32e>
 8002cf4:	08c0      	lsrs	r0, r0, #3
 8002cf6:	077b      	lsls	r3, r7, #29
 8002cf8:	4303      	orrs	r3, r0
 8002cfa:	08fa      	lsrs	r2, r7, #3
 8002cfc:	e65e      	b.n	80029bc <__aeabi_dsub+0x328>
 8002cfe:	003a      	movs	r2, r7
 8002d00:	08db      	lsrs	r3, r3, #3
 8002d02:	4302      	orrs	r2, r0
 8002d04:	d100      	bne.n	8002d08 <__aeabi_dsub+0x674>
 8002d06:	e682      	b.n	8002a0e <__aeabi_dsub+0x37a>
 8002d08:	464a      	mov	r2, r9
 8002d0a:	0752      	lsls	r2, r2, #29
 8002d0c:	2480      	movs	r4, #128	; 0x80
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	464a      	mov	r2, r9
 8002d12:	0324      	lsls	r4, r4, #12
 8002d14:	08d2      	lsrs	r2, r2, #3
 8002d16:	4222      	tst	r2, r4
 8002d18:	d007      	beq.n	8002d2a <__aeabi_dsub+0x696>
 8002d1a:	08fe      	lsrs	r6, r7, #3
 8002d1c:	4226      	tst	r6, r4
 8002d1e:	d104      	bne.n	8002d2a <__aeabi_dsub+0x696>
 8002d20:	465d      	mov	r5, fp
 8002d22:	0032      	movs	r2, r6
 8002d24:	08c3      	lsrs	r3, r0, #3
 8002d26:	077f      	lsls	r7, r7, #29
 8002d28:	433b      	orrs	r3, r7
 8002d2a:	0f59      	lsrs	r1, r3, #29
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	08db      	lsrs	r3, r3, #3
 8002d30:	0749      	lsls	r1, r1, #29
 8002d32:	430b      	orrs	r3, r1
 8002d34:	e670      	b.n	8002a18 <__aeabi_dsub+0x384>
 8002d36:	08c0      	lsrs	r0, r0, #3
 8002d38:	077b      	lsls	r3, r7, #29
 8002d3a:	4303      	orrs	r3, r0
 8002d3c:	08fa      	lsrs	r2, r7, #3
 8002d3e:	e640      	b.n	80029c2 <__aeabi_dsub+0x32e>
 8002d40:	464c      	mov	r4, r9
 8002d42:	3920      	subs	r1, #32
 8002d44:	40cc      	lsrs	r4, r1
 8002d46:	4661      	mov	r1, ip
 8002d48:	2920      	cmp	r1, #32
 8002d4a:	d006      	beq.n	8002d5a <__aeabi_dsub+0x6c6>
 8002d4c:	4666      	mov	r6, ip
 8002d4e:	2140      	movs	r1, #64	; 0x40
 8002d50:	1b89      	subs	r1, r1, r6
 8002d52:	464e      	mov	r6, r9
 8002d54:	408e      	lsls	r6, r1
 8002d56:	4333      	orrs	r3, r6
 8002d58:	4698      	mov	r8, r3
 8002d5a:	4643      	mov	r3, r8
 8002d5c:	1e59      	subs	r1, r3, #1
 8002d5e:	418b      	sbcs	r3, r1
 8002d60:	431c      	orrs	r4, r3
 8002d62:	e5d8      	b.n	8002916 <__aeabi_dsub+0x282>
 8002d64:	181c      	adds	r4, r3, r0
 8002d66:	4284      	cmp	r4, r0
 8002d68:	4180      	sbcs	r0, r0
 8002d6a:	444f      	add	r7, r9
 8002d6c:	46ba      	mov	sl, r7
 8002d6e:	4240      	negs	r0, r0
 8002d70:	4482      	add	sl, r0
 8002d72:	e6d9      	b.n	8002b28 <__aeabi_dsub+0x494>
 8002d74:	4653      	mov	r3, sl
 8002d76:	4323      	orrs	r3, r4
 8002d78:	d100      	bne.n	8002d7c <__aeabi_dsub+0x6e8>
 8002d7a:	e6cb      	b.n	8002b14 <__aeabi_dsub+0x480>
 8002d7c:	e614      	b.n	80029a8 <__aeabi_dsub+0x314>
 8002d7e:	46c0      	nop			; (mov r8, r8)
 8002d80:	000007ff 	.word	0x000007ff
 8002d84:	ff7fffff 	.word	0xff7fffff
 8002d88:	000007fe 	.word	0x000007fe
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	4a01      	ldr	r2, [pc, #4]	; (8002d94 <__aeabi_dsub+0x700>)
 8002d90:	001c      	movs	r4, r3
 8002d92:	e529      	b.n	80027e8 <__aeabi_dsub+0x154>
 8002d94:	000007ff 	.word	0x000007ff

08002d98 <__aeabi_dcmpun>:
 8002d98:	b570      	push	{r4, r5, r6, lr}
 8002d9a:	0005      	movs	r5, r0
 8002d9c:	480c      	ldr	r0, [pc, #48]	; (8002dd0 <__aeabi_dcmpun+0x38>)
 8002d9e:	031c      	lsls	r4, r3, #12
 8002da0:	0016      	movs	r6, r2
 8002da2:	005b      	lsls	r3, r3, #1
 8002da4:	030a      	lsls	r2, r1, #12
 8002da6:	0049      	lsls	r1, r1, #1
 8002da8:	0b12      	lsrs	r2, r2, #12
 8002daa:	0d49      	lsrs	r1, r1, #21
 8002dac:	0b24      	lsrs	r4, r4, #12
 8002dae:	0d5b      	lsrs	r3, r3, #21
 8002db0:	4281      	cmp	r1, r0
 8002db2:	d008      	beq.n	8002dc6 <__aeabi_dcmpun+0x2e>
 8002db4:	4a06      	ldr	r2, [pc, #24]	; (8002dd0 <__aeabi_dcmpun+0x38>)
 8002db6:	2000      	movs	r0, #0
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d103      	bne.n	8002dc4 <__aeabi_dcmpun+0x2c>
 8002dbc:	0020      	movs	r0, r4
 8002dbe:	4330      	orrs	r0, r6
 8002dc0:	1e43      	subs	r3, r0, #1
 8002dc2:	4198      	sbcs	r0, r3
 8002dc4:	bd70      	pop	{r4, r5, r6, pc}
 8002dc6:	2001      	movs	r0, #1
 8002dc8:	432a      	orrs	r2, r5
 8002dca:	d1fb      	bne.n	8002dc4 <__aeabi_dcmpun+0x2c>
 8002dcc:	e7f2      	b.n	8002db4 <__aeabi_dcmpun+0x1c>
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	000007ff 	.word	0x000007ff

08002dd4 <__aeabi_f2d>:
 8002dd4:	b570      	push	{r4, r5, r6, lr}
 8002dd6:	0242      	lsls	r2, r0, #9
 8002dd8:	0043      	lsls	r3, r0, #1
 8002dda:	0fc4      	lsrs	r4, r0, #31
 8002ddc:	20fe      	movs	r0, #254	; 0xfe
 8002dde:	0e1b      	lsrs	r3, r3, #24
 8002de0:	1c59      	adds	r1, r3, #1
 8002de2:	0a55      	lsrs	r5, r2, #9
 8002de4:	4208      	tst	r0, r1
 8002de6:	d00c      	beq.n	8002e02 <__aeabi_f2d+0x2e>
 8002de8:	21e0      	movs	r1, #224	; 0xe0
 8002dea:	0089      	lsls	r1, r1, #2
 8002dec:	468c      	mov	ip, r1
 8002dee:	076d      	lsls	r5, r5, #29
 8002df0:	0b12      	lsrs	r2, r2, #12
 8002df2:	4463      	add	r3, ip
 8002df4:	051b      	lsls	r3, r3, #20
 8002df6:	4313      	orrs	r3, r2
 8002df8:	07e4      	lsls	r4, r4, #31
 8002dfa:	4323      	orrs	r3, r4
 8002dfc:	0028      	movs	r0, r5
 8002dfe:	0019      	movs	r1, r3
 8002e00:	bd70      	pop	{r4, r5, r6, pc}
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d114      	bne.n	8002e30 <__aeabi_f2d+0x5c>
 8002e06:	2d00      	cmp	r5, #0
 8002e08:	d01b      	beq.n	8002e42 <__aeabi_f2d+0x6e>
 8002e0a:	0028      	movs	r0, r5
 8002e0c:	f000 f8b0 	bl	8002f70 <__clzsi2>
 8002e10:	280a      	cmp	r0, #10
 8002e12:	dc1c      	bgt.n	8002e4e <__aeabi_f2d+0x7a>
 8002e14:	230b      	movs	r3, #11
 8002e16:	002a      	movs	r2, r5
 8002e18:	1a1b      	subs	r3, r3, r0
 8002e1a:	40da      	lsrs	r2, r3
 8002e1c:	0003      	movs	r3, r0
 8002e1e:	3315      	adds	r3, #21
 8002e20:	409d      	lsls	r5, r3
 8002e22:	4b0e      	ldr	r3, [pc, #56]	; (8002e5c <__aeabi_f2d+0x88>)
 8002e24:	0312      	lsls	r2, r2, #12
 8002e26:	1a1b      	subs	r3, r3, r0
 8002e28:	055b      	lsls	r3, r3, #21
 8002e2a:	0b12      	lsrs	r2, r2, #12
 8002e2c:	0d5b      	lsrs	r3, r3, #21
 8002e2e:	e7e1      	b.n	8002df4 <__aeabi_f2d+0x20>
 8002e30:	2d00      	cmp	r5, #0
 8002e32:	d009      	beq.n	8002e48 <__aeabi_f2d+0x74>
 8002e34:	0b13      	lsrs	r3, r2, #12
 8002e36:	2280      	movs	r2, #128	; 0x80
 8002e38:	0312      	lsls	r2, r2, #12
 8002e3a:	431a      	orrs	r2, r3
 8002e3c:	076d      	lsls	r5, r5, #29
 8002e3e:	4b08      	ldr	r3, [pc, #32]	; (8002e60 <__aeabi_f2d+0x8c>)
 8002e40:	e7d8      	b.n	8002df4 <__aeabi_f2d+0x20>
 8002e42:	2300      	movs	r3, #0
 8002e44:	2200      	movs	r2, #0
 8002e46:	e7d5      	b.n	8002df4 <__aeabi_f2d+0x20>
 8002e48:	2200      	movs	r2, #0
 8002e4a:	4b05      	ldr	r3, [pc, #20]	; (8002e60 <__aeabi_f2d+0x8c>)
 8002e4c:	e7d2      	b.n	8002df4 <__aeabi_f2d+0x20>
 8002e4e:	0003      	movs	r3, r0
 8002e50:	002a      	movs	r2, r5
 8002e52:	3b0b      	subs	r3, #11
 8002e54:	409a      	lsls	r2, r3
 8002e56:	2500      	movs	r5, #0
 8002e58:	e7e3      	b.n	8002e22 <__aeabi_f2d+0x4e>
 8002e5a:	46c0      	nop			; (mov r8, r8)
 8002e5c:	00000389 	.word	0x00000389
 8002e60:	000007ff 	.word	0x000007ff

08002e64 <__aeabi_d2f>:
 8002e64:	0002      	movs	r2, r0
 8002e66:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e68:	004b      	lsls	r3, r1, #1
 8002e6a:	030d      	lsls	r5, r1, #12
 8002e6c:	0f40      	lsrs	r0, r0, #29
 8002e6e:	0d5b      	lsrs	r3, r3, #21
 8002e70:	0fcc      	lsrs	r4, r1, #31
 8002e72:	0a6d      	lsrs	r5, r5, #9
 8002e74:	493a      	ldr	r1, [pc, #232]	; (8002f60 <__aeabi_d2f+0xfc>)
 8002e76:	4305      	orrs	r5, r0
 8002e78:	1c58      	adds	r0, r3, #1
 8002e7a:	00d7      	lsls	r7, r2, #3
 8002e7c:	4208      	tst	r0, r1
 8002e7e:	d00a      	beq.n	8002e96 <__aeabi_d2f+0x32>
 8002e80:	4938      	ldr	r1, [pc, #224]	; (8002f64 <__aeabi_d2f+0x100>)
 8002e82:	1859      	adds	r1, r3, r1
 8002e84:	29fe      	cmp	r1, #254	; 0xfe
 8002e86:	dd16      	ble.n	8002eb6 <__aeabi_d2f+0x52>
 8002e88:	20ff      	movs	r0, #255	; 0xff
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	05c0      	lsls	r0, r0, #23
 8002e8e:	4310      	orrs	r0, r2
 8002e90:	07e4      	lsls	r4, r4, #31
 8002e92:	4320      	orrs	r0, r4
 8002e94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d106      	bne.n	8002ea8 <__aeabi_d2f+0x44>
 8002e9a:	433d      	orrs	r5, r7
 8002e9c:	d026      	beq.n	8002eec <__aeabi_d2f+0x88>
 8002e9e:	2205      	movs	r2, #5
 8002ea0:	0192      	lsls	r2, r2, #6
 8002ea2:	0a52      	lsrs	r2, r2, #9
 8002ea4:	b2d8      	uxtb	r0, r3
 8002ea6:	e7f1      	b.n	8002e8c <__aeabi_d2f+0x28>
 8002ea8:	432f      	orrs	r7, r5
 8002eaa:	d0ed      	beq.n	8002e88 <__aeabi_d2f+0x24>
 8002eac:	2280      	movs	r2, #128	; 0x80
 8002eae:	03d2      	lsls	r2, r2, #15
 8002eb0:	20ff      	movs	r0, #255	; 0xff
 8002eb2:	432a      	orrs	r2, r5
 8002eb4:	e7ea      	b.n	8002e8c <__aeabi_d2f+0x28>
 8002eb6:	2900      	cmp	r1, #0
 8002eb8:	dd1b      	ble.n	8002ef2 <__aeabi_d2f+0x8e>
 8002eba:	0192      	lsls	r2, r2, #6
 8002ebc:	1e50      	subs	r0, r2, #1
 8002ebe:	4182      	sbcs	r2, r0
 8002ec0:	00ed      	lsls	r5, r5, #3
 8002ec2:	0f7f      	lsrs	r7, r7, #29
 8002ec4:	432a      	orrs	r2, r5
 8002ec6:	433a      	orrs	r2, r7
 8002ec8:	0753      	lsls	r3, r2, #29
 8002eca:	d047      	beq.n	8002f5c <__aeabi_d2f+0xf8>
 8002ecc:	230f      	movs	r3, #15
 8002ece:	4013      	ands	r3, r2
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d000      	beq.n	8002ed6 <__aeabi_d2f+0x72>
 8002ed4:	3204      	adds	r2, #4
 8002ed6:	2380      	movs	r3, #128	; 0x80
 8002ed8:	04db      	lsls	r3, r3, #19
 8002eda:	4013      	ands	r3, r2
 8002edc:	d03e      	beq.n	8002f5c <__aeabi_d2f+0xf8>
 8002ede:	1c48      	adds	r0, r1, #1
 8002ee0:	29fe      	cmp	r1, #254	; 0xfe
 8002ee2:	d0d1      	beq.n	8002e88 <__aeabi_d2f+0x24>
 8002ee4:	0192      	lsls	r2, r2, #6
 8002ee6:	0a52      	lsrs	r2, r2, #9
 8002ee8:	b2c0      	uxtb	r0, r0
 8002eea:	e7cf      	b.n	8002e8c <__aeabi_d2f+0x28>
 8002eec:	2000      	movs	r0, #0
 8002eee:	2200      	movs	r2, #0
 8002ef0:	e7cc      	b.n	8002e8c <__aeabi_d2f+0x28>
 8002ef2:	000a      	movs	r2, r1
 8002ef4:	3217      	adds	r2, #23
 8002ef6:	db2f      	blt.n	8002f58 <__aeabi_d2f+0xf4>
 8002ef8:	2680      	movs	r6, #128	; 0x80
 8002efa:	0436      	lsls	r6, r6, #16
 8002efc:	432e      	orrs	r6, r5
 8002efe:	251e      	movs	r5, #30
 8002f00:	1a6d      	subs	r5, r5, r1
 8002f02:	2d1f      	cmp	r5, #31
 8002f04:	dd11      	ble.n	8002f2a <__aeabi_d2f+0xc6>
 8002f06:	2202      	movs	r2, #2
 8002f08:	4252      	negs	r2, r2
 8002f0a:	1a52      	subs	r2, r2, r1
 8002f0c:	0031      	movs	r1, r6
 8002f0e:	40d1      	lsrs	r1, r2
 8002f10:	2d20      	cmp	r5, #32
 8002f12:	d004      	beq.n	8002f1e <__aeabi_d2f+0xba>
 8002f14:	4a14      	ldr	r2, [pc, #80]	; (8002f68 <__aeabi_d2f+0x104>)
 8002f16:	4694      	mov	ip, r2
 8002f18:	4463      	add	r3, ip
 8002f1a:	409e      	lsls	r6, r3
 8002f1c:	4337      	orrs	r7, r6
 8002f1e:	003a      	movs	r2, r7
 8002f20:	1e53      	subs	r3, r2, #1
 8002f22:	419a      	sbcs	r2, r3
 8002f24:	430a      	orrs	r2, r1
 8002f26:	2100      	movs	r1, #0
 8002f28:	e7ce      	b.n	8002ec8 <__aeabi_d2f+0x64>
 8002f2a:	4a10      	ldr	r2, [pc, #64]	; (8002f6c <__aeabi_d2f+0x108>)
 8002f2c:	0038      	movs	r0, r7
 8002f2e:	4694      	mov	ip, r2
 8002f30:	4463      	add	r3, ip
 8002f32:	4098      	lsls	r0, r3
 8002f34:	003a      	movs	r2, r7
 8002f36:	1e41      	subs	r1, r0, #1
 8002f38:	4188      	sbcs	r0, r1
 8002f3a:	409e      	lsls	r6, r3
 8002f3c:	40ea      	lsrs	r2, r5
 8002f3e:	4330      	orrs	r0, r6
 8002f40:	4302      	orrs	r2, r0
 8002f42:	2100      	movs	r1, #0
 8002f44:	0753      	lsls	r3, r2, #29
 8002f46:	d1c1      	bne.n	8002ecc <__aeabi_d2f+0x68>
 8002f48:	2180      	movs	r1, #128	; 0x80
 8002f4a:	0013      	movs	r3, r2
 8002f4c:	04c9      	lsls	r1, r1, #19
 8002f4e:	2001      	movs	r0, #1
 8002f50:	400b      	ands	r3, r1
 8002f52:	420a      	tst	r2, r1
 8002f54:	d1c6      	bne.n	8002ee4 <__aeabi_d2f+0x80>
 8002f56:	e7a3      	b.n	8002ea0 <__aeabi_d2f+0x3c>
 8002f58:	2300      	movs	r3, #0
 8002f5a:	e7a0      	b.n	8002e9e <__aeabi_d2f+0x3a>
 8002f5c:	000b      	movs	r3, r1
 8002f5e:	e79f      	b.n	8002ea0 <__aeabi_d2f+0x3c>
 8002f60:	000007fe 	.word	0x000007fe
 8002f64:	fffffc80 	.word	0xfffffc80
 8002f68:	fffffca2 	.word	0xfffffca2
 8002f6c:	fffffc82 	.word	0xfffffc82

08002f70 <__clzsi2>:
 8002f70:	211c      	movs	r1, #28
 8002f72:	2301      	movs	r3, #1
 8002f74:	041b      	lsls	r3, r3, #16
 8002f76:	4298      	cmp	r0, r3
 8002f78:	d301      	bcc.n	8002f7e <__clzsi2+0xe>
 8002f7a:	0c00      	lsrs	r0, r0, #16
 8002f7c:	3910      	subs	r1, #16
 8002f7e:	0a1b      	lsrs	r3, r3, #8
 8002f80:	4298      	cmp	r0, r3
 8002f82:	d301      	bcc.n	8002f88 <__clzsi2+0x18>
 8002f84:	0a00      	lsrs	r0, r0, #8
 8002f86:	3908      	subs	r1, #8
 8002f88:	091b      	lsrs	r3, r3, #4
 8002f8a:	4298      	cmp	r0, r3
 8002f8c:	d301      	bcc.n	8002f92 <__clzsi2+0x22>
 8002f8e:	0900      	lsrs	r0, r0, #4
 8002f90:	3904      	subs	r1, #4
 8002f92:	a202      	add	r2, pc, #8	; (adr r2, 8002f9c <__clzsi2+0x2c>)
 8002f94:	5c10      	ldrb	r0, [r2, r0]
 8002f96:	1840      	adds	r0, r0, r1
 8002f98:	4770      	bx	lr
 8002f9a:	46c0      	nop			; (mov r8, r8)
 8002f9c:	02020304 	.word	0x02020304
 8002fa0:	01010101 	.word	0x01010101
	...

08002fac <_ZSt3absf>:
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	005b      	lsls	r3, r3, #1
 8002fb8:	085b      	lsrs	r3, r3, #1
 8002fba:	1c18      	adds	r0, r3, #0
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	b002      	add	sp, #8
 8002fc0:	bd80      	pop	{r7, pc}
	...

08002fc4 <_Z8i2cReadLtPht>:

#define SENSOR_BUS &hi2c2
#define BOOT_TIME 50 // ms
#define TIMEOUT 100

HAL_StatusTypeDef i2cReadL(uint16_t MemAddress, uint8_t *pData, uint16_t Size){
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af04      	add	r7, sp, #16
 8002fca:	6039      	str	r1, [r7, #0]
 8002fcc:	0011      	movs	r1, r2
 8002fce:	1dbb      	adds	r3, r7, #6
 8002fd0:	1c02      	adds	r2, r0, #0
 8002fd2:	801a      	strh	r2, [r3, #0]
 8002fd4:	1d3b      	adds	r3, r7, #4
 8002fd6:	1c0a      	adds	r2, r1, #0
 8002fd8:	801a      	strh	r2, [r3, #0]
	return HAL_I2C_Mem_Read(SENSOR_BUS, LIS2DW12_I2C_ADD_L, MemAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, TIMEOUT);
 8002fda:	1dbb      	adds	r3, r7, #6
 8002fdc:	881a      	ldrh	r2, [r3, #0]
 8002fde:	4808      	ldr	r0, [pc, #32]	; (8003000 <_Z8i2cReadLtPht+0x3c>)
 8002fe0:	2364      	movs	r3, #100	; 0x64
 8002fe2:	9302      	str	r3, [sp, #8]
 8002fe4:	1d3b      	adds	r3, r7, #4
 8002fe6:	881b      	ldrh	r3, [r3, #0]
 8002fe8:	9301      	str	r3, [sp, #4]
 8002fea:	683b      	ldr	r3, [r7, #0]
 8002fec:	9300      	str	r3, [sp, #0]
 8002fee:	2301      	movs	r3, #1
 8002ff0:	2131      	movs	r1, #49	; 0x31
 8002ff2:	f002 f8c9 	bl	8005188 <HAL_I2C_Mem_Read>
 8002ff6:	0003      	movs	r3, r0
}
 8002ff8:	0018      	movs	r0, r3
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b002      	add	sp, #8
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000384 	.word	0x20000384

08003004 <_Z9i2cWriteLtPht>:

HAL_StatusTypeDef i2cReadH(uint16_t MemAddress, uint8_t *pData, uint16_t Size){
	return HAL_I2C_Mem_Read(SENSOR_BUS, LIS2DW12_I2C_ADD_H, MemAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, TIMEOUT);
}

HAL_StatusTypeDef i2cWriteL(uint16_t MemAddress, uint8_t *pData, uint16_t Size){
 8003004:	b580      	push	{r7, lr}
 8003006:	b086      	sub	sp, #24
 8003008:	af04      	add	r7, sp, #16
 800300a:	6039      	str	r1, [r7, #0]
 800300c:	0011      	movs	r1, r2
 800300e:	1dbb      	adds	r3, r7, #6
 8003010:	1c02      	adds	r2, r0, #0
 8003012:	801a      	strh	r2, [r3, #0]
 8003014:	1d3b      	adds	r3, r7, #4
 8003016:	1c0a      	adds	r2, r1, #0
 8003018:	801a      	strh	r2, [r3, #0]
	return HAL_I2C_Mem_Write(SENSOR_BUS, LIS2DW12_I2C_ADD_L, MemAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, TIMEOUT);
 800301a:	1dbb      	adds	r3, r7, #6
 800301c:	881a      	ldrh	r2, [r3, #0]
 800301e:	4808      	ldr	r0, [pc, #32]	; (8003040 <_Z9i2cWriteLtPht+0x3c>)
 8003020:	2364      	movs	r3, #100	; 0x64
 8003022:	9302      	str	r3, [sp, #8]
 8003024:	1d3b      	adds	r3, r7, #4
 8003026:	881b      	ldrh	r3, [r3, #0]
 8003028:	9301      	str	r3, [sp, #4]
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	9300      	str	r3, [sp, #0]
 800302e:	2301      	movs	r3, #1
 8003030:	2131      	movs	r1, #49	; 0x31
 8003032:	f001 ff7b 	bl	8004f2c <HAL_I2C_Mem_Write>
 8003036:	0003      	movs	r3, r0
}
 8003038:	0018      	movs	r0, r3
 800303a:	46bd      	mov	sp, r7
 800303c:	b002      	add	sp, #8
 800303e:	bd80      	pop	{r7, pc}
 8003040:	20000384 	.word	0x20000384

08003044 <_ZN5Accel4initEP19__I2C_HandleTypeDef>:
HAL_StatusTypeDef i2cWriteH(uint16_t MemAddress, uint8_t *pData, uint16_t Size){
	return HAL_I2C_Mem_Write(SENSOR_BUS, LIS2DW12_I2C_ADD_L, MemAddress, I2C_MEMADD_SIZE_8BIT, pData, Size, TIMEOUT);
}

uint8_t Accel::init(I2C_HandleTypeDef *I2Cx)
{
 8003044:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003046:	b089      	sub	sp, #36	; 0x24
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
	HAL_Delay(BOOT_TIME);
 800304e:	2032      	movs	r0, #50	; 0x32
 8003050:	f001 fc26 	bl	80048a0 <HAL_Delay>
	HAL_StatusTypeDef ret;

	uint8_t whoamI;
	i2cReadL(LIS2DW12_WHO_AM_I, &whoamI, 1);
 8003054:	241d      	movs	r4, #29
 8003056:	193b      	adds	r3, r7, r4
 8003058:	2201      	movs	r2, #1
 800305a:	0019      	movs	r1, r3
 800305c:	200f      	movs	r0, #15
 800305e:	f7ff ffb1 	bl	8002fc4 <_Z8i2cReadLtPht>
	if (whoamI != LIS2DW12_ID) {
 8003062:	193b      	adds	r3, r7, r4
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	2b44      	cmp	r3, #68	; 0x44
 8003068:	d000      	beq.n	800306c <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x28>
		while (1) { }
 800306a:	e7fe      	b.n	800306a <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x26>
	}
	/* Restore default configuration */
	lis2dw12_ctrl2_t reg2;
	if (i2cReadL(LIS2DW12_CTRL2, (uint8_t *) &reg2, 1) == HAL_OK)
 800306c:	241c      	movs	r4, #28
 800306e:	193b      	adds	r3, r7, r4
 8003070:	2201      	movs	r2, #1
 8003072:	0019      	movs	r1, r3
 8003074:	2021      	movs	r0, #33	; 0x21
 8003076:	f7ff ffa5 	bl	8002fc4 <_Z8i2cReadLtPht>
 800307a:	0003      	movs	r3, r0
 800307c:	425a      	negs	r2, r3
 800307e:	4153      	adcs	r3, r2
 8003080:	b2db      	uxtb	r3, r3
 8003082:	2b00      	cmp	r3, #0
 8003084:	d00a      	beq.n	800309c <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x58>
	{
		reg2.soft_reset = PROPERTY_ENABLE;
 8003086:	193b      	adds	r3, r7, r4
 8003088:	781a      	ldrb	r2, [r3, #0]
 800308a:	2140      	movs	r1, #64	; 0x40
 800308c:	430a      	orrs	r2, r1
 800308e:	701a      	strb	r2, [r3, #0]
		i2cWriteL(LIS2DW12_CTRL2, (uint8_t *) &reg2, 1);
 8003090:	193b      	adds	r3, r7, r4
 8003092:	2201      	movs	r2, #1
 8003094:	0019      	movs	r1, r3
 8003096:	2021      	movs	r0, #33	; 0x21
 8003098:	f7ff ffb4 	bl	8003004 <_Z9i2cWriteLtPht>
	}

	uint8_t rst;
	do {
		i2cReadL(LIS2DW12_CTRL2, (uint8_t *) &reg2, 1);
 800309c:	241c      	movs	r4, #28
 800309e:	193b      	adds	r3, r7, r4
 80030a0:	2201      	movs	r2, #1
 80030a2:	0019      	movs	r1, r3
 80030a4:	2021      	movs	r0, #33	; 0x21
 80030a6:	f7ff ff8d 	bl	8002fc4 <_Z8i2cReadLtPht>
		rst = reg2.soft_reset;
 80030aa:	0021      	movs	r1, r4
 80030ac:	187b      	adds	r3, r7, r1
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	065b      	lsls	r3, r3, #25
 80030b2:	0fdb      	lsrs	r3, r3, #31
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	201e      	movs	r0, #30
 80030b8:	183b      	adds	r3, r7, r0
 80030ba:	701a      	strb	r2, [r3, #0]
	} while (rst);
 80030bc:	183b      	adds	r3, r7, r0
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d1eb      	bne.n	800309c <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x58>

	/* Enable Block Data Update */
	if (i2cReadL(LIS2DW12_CTRL2, (uint8_t *) &reg2, 1) == HAL_OK)
 80030c4:	000c      	movs	r4, r1
 80030c6:	187b      	adds	r3, r7, r1
 80030c8:	2201      	movs	r2, #1
 80030ca:	0019      	movs	r1, r3
 80030cc:	2021      	movs	r0, #33	; 0x21
 80030ce:	f7ff ff79 	bl	8002fc4 <_Z8i2cReadLtPht>
 80030d2:	0003      	movs	r3, r0
 80030d4:	425a      	negs	r2, r3
 80030d6:	4153      	adcs	r3, r2
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d00a      	beq.n	80030f4 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0xb0>
	{
		reg2.bdu = PROPERTY_ENABLE;
 80030de:	193b      	adds	r3, r7, r4
 80030e0:	781a      	ldrb	r2, [r3, #0]
 80030e2:	2108      	movs	r1, #8
 80030e4:	430a      	orrs	r2, r1
 80030e6:	701a      	strb	r2, [r3, #0]
		i2cWriteL(LIS2DW12_CTRL2, (uint8_t *) &reg2, 1);
 80030e8:	193b      	adds	r3, r7, r4
 80030ea:	2201      	movs	r2, #1
 80030ec:	0019      	movs	r1, r3
 80030ee:	2021      	movs	r0, #33	; 0x21
 80030f0:	f7ff ff88 	bl	8003004 <_Z9i2cWriteLtPht>
	}

	/* Set full scale */
	lis2dw12_ctrl6_t reg6;
	if (i2cReadL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1) == HAL_OK)
 80030f4:	2418      	movs	r4, #24
 80030f6:	193b      	adds	r3, r7, r4
 80030f8:	2201      	movs	r2, #1
 80030fa:	0019      	movs	r1, r3
 80030fc:	2025      	movs	r0, #37	; 0x25
 80030fe:	f7ff ff61 	bl	8002fc4 <_Z8i2cReadLtPht>
 8003102:	0003      	movs	r3, r0
 8003104:	425a      	negs	r2, r3
 8003106:	4153      	adcs	r3, r2
 8003108:	b2db      	uxtb	r3, r3
 800310a:	2b00      	cmp	r3, #0
 800310c:	d00a      	beq.n	8003124 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0xe0>
	{
		reg6.fs = LIS2DW12_2g;
 800310e:	193b      	adds	r3, r7, r4
 8003110:	781a      	ldrb	r2, [r3, #0]
 8003112:	2130      	movs	r1, #48	; 0x30
 8003114:	438a      	bics	r2, r1
 8003116:	701a      	strb	r2, [r3, #0]
		i2cWriteL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1);
 8003118:	193b      	adds	r3, r7, r4
 800311a:	2201      	movs	r2, #1
 800311c:	0019      	movs	r1, r3
 800311e:	2025      	movs	r0, #37	; 0x25
 8003120:	f7ff ff70 	bl	8003004 <_Z9i2cWriteLtPht>

	/* Configure filtering chain
	* Accelerometer - filter path / bandwidth
	*/
	lis2dw12_ctrl_reg7_t reg7;
	ret = i2cReadL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1);
 8003124:	251f      	movs	r5, #31
 8003126:	197c      	adds	r4, r7, r5
 8003128:	2618      	movs	r6, #24
 800312a:	19bb      	adds	r3, r7, r6
 800312c:	2201      	movs	r2, #1
 800312e:	0019      	movs	r1, r3
 8003130:	2025      	movs	r0, #37	; 0x25
 8003132:	f7ff ff47 	bl	8002fc4 <_Z8i2cReadLtPht>
 8003136:	0003      	movs	r3, r0
 8003138:	7023      	strb	r3, [r4, #0]
	if (ret == HAL_OK)
 800313a:	0028      	movs	r0, r5
 800313c:	183b      	adds	r3, r7, r0
 800313e:	781b      	ldrb	r3, [r3, #0]
 8003140:	2b00      	cmp	r3, #0
 8003142:	d10d      	bne.n	8003160 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x11c>
	{
		reg6.fds = ((uint8_t) LIS2DW12_LPF_ON_OUT & 0x10U) >> 4;
 8003144:	19bb      	adds	r3, r7, r6
 8003146:	781a      	ldrb	r2, [r3, #0]
 8003148:	2108      	movs	r1, #8
 800314a:	438a      	bics	r2, r1
 800314c:	701a      	strb	r2, [r3, #0]
		ret = i2cReadL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1);
 800314e:	183c      	adds	r4, r7, r0
 8003150:	19bb      	adds	r3, r7, r6
 8003152:	2201      	movs	r2, #1
 8003154:	0019      	movs	r1, r3
 8003156:	2025      	movs	r0, #37	; 0x25
 8003158:	f7ff ff34 	bl	8002fc4 <_Z8i2cReadLtPht>
 800315c:	0003      	movs	r3, r0
 800315e:	7023      	strb	r3, [r4, #0]
	}

	if (ret == HAL_OK)
 8003160:	221f      	movs	r2, #31
 8003162:	18bb      	adds	r3, r7, r2
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d109      	bne.n	800317e <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x13a>
	{
		ret = i2cReadL(LIS2DW12_CTRL_REG7, (uint8_t *) &reg7, 1);
 800316a:	18bc      	adds	r4, r7, r2
 800316c:	2314      	movs	r3, #20
 800316e:	18fb      	adds	r3, r7, r3
 8003170:	2201      	movs	r2, #1
 8003172:	0019      	movs	r1, r3
 8003174:	203f      	movs	r0, #63	; 0x3f
 8003176:	f7ff ff25 	bl	8002fc4 <_Z8i2cReadLtPht>
 800317a:	0003      	movs	r3, r0
 800317c:	7023      	strb	r3, [r4, #0]
	}

	if (ret == HAL_OK)
 800317e:	201f      	movs	r0, #31
 8003180:	183b      	adds	r3, r7, r0
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	2b00      	cmp	r3, #0
 8003186:	d10e      	bne.n	80031a6 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x162>
	{
		reg7.usr_off_on_out = (uint8_t) LIS2DW12_LPF_ON_OUT & 0x01U;
 8003188:	2514      	movs	r5, #20
 800318a:	197b      	adds	r3, r7, r5
 800318c:	781a      	ldrb	r2, [r3, #0]
 800318e:	2110      	movs	r1, #16
 8003190:	438a      	bics	r2, r1
 8003192:	701a      	strb	r2, [r3, #0]
		ret = i2cReadL(LIS2DW12_CTRL_REG7, (uint8_t *) &reg7, 1);
 8003194:	183c      	adds	r4, r7, r0
 8003196:	197b      	adds	r3, r7, r5
 8003198:	2201      	movs	r2, #1
 800319a:	0019      	movs	r1, r3
 800319c:	203f      	movs	r0, #63	; 0x3f
 800319e:	f7ff ff11 	bl	8002fc4 <_Z8i2cReadLtPht>
 80031a2:	0003      	movs	r3, r0
 80031a4:	7023      	strb	r3, [r4, #0]
	}


  	ret = i2cReadL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1);
 80031a6:	251f      	movs	r5, #31
 80031a8:	197c      	adds	r4, r7, r5
 80031aa:	2618      	movs	r6, #24
 80031ac:	19bb      	adds	r3, r7, r6
 80031ae:	2201      	movs	r2, #1
 80031b0:	0019      	movs	r1, r3
 80031b2:	2025      	movs	r0, #37	; 0x25
 80031b4:	f7ff ff06 	bl	8002fc4 <_Z8i2cReadLtPht>
 80031b8:	0003      	movs	r3, r0
 80031ba:	7023      	strb	r3, [r4, #0]
	if (ret == HAL_OK)
 80031bc:	0028      	movs	r0, r5
 80031be:	183b      	adds	r3, r7, r0
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d111      	bne.n	80031ea <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x1a6>
	{
		reg6.bw_filt = (uint8_t) LIS2DW12_ODR_DIV_4;
 80031c6:	0035      	movs	r5, r6
 80031c8:	197b      	adds	r3, r7, r5
 80031ca:	781a      	ldrb	r2, [r3, #0]
 80031cc:	213f      	movs	r1, #63	; 0x3f
 80031ce:	400a      	ands	r2, r1
 80031d0:	1c11      	adds	r1, r2, #0
 80031d2:	2240      	movs	r2, #64	; 0x40
 80031d4:	430a      	orrs	r2, r1
 80031d6:	701a      	strb	r2, [r3, #0]
		ret = i2cWriteL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1);
 80031d8:	183c      	adds	r4, r7, r0
 80031da:	197b      	adds	r3, r7, r5
 80031dc:	2201      	movs	r2, #1
 80031de:	0019      	movs	r1, r3
 80031e0:	2025      	movs	r0, #37	; 0x25
 80031e2:	f7ff ff0f 	bl	8003004 <_Z9i2cWriteLtPht>
 80031e6:	0003      	movs	r3, r0
 80031e8:	7023      	strb	r3, [r4, #0]
	}

	/* Configure power mode */

	lis2dw12_ctrl1_t reg1;
	ret = i2cReadL(LIS2DW12_CTRL1, (uint8_t *) &reg1, 1);
 80031ea:	261f      	movs	r6, #31
 80031ec:	19bc      	adds	r4, r7, r6
 80031ee:	2510      	movs	r5, #16
 80031f0:	197b      	adds	r3, r7, r5
 80031f2:	2201      	movs	r2, #1
 80031f4:	0019      	movs	r1, r3
 80031f6:	2020      	movs	r0, #32
 80031f8:	f7ff fee4 	bl	8002fc4 <_Z8i2cReadLtPht>
 80031fc:	0003      	movs	r3, r0
 80031fe:	7023      	strb	r3, [r4, #0]
	if (ret == HAL_OK)
 8003200:	0030      	movs	r0, r6
 8003202:	183b      	adds	r3, r7, r0
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d115      	bne.n	8003236 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x1f2>
	{
		reg1.mode = ((uint8_t) LIS2DW12_HIGH_PERFORMANCE & 0x0CU) >> 2;
 800320a:	197b      	adds	r3, r7, r5
 800320c:	781a      	ldrb	r2, [r3, #0]
 800320e:	210c      	movs	r1, #12
 8003210:	438a      	bics	r2, r1
 8003212:	1c11      	adds	r1, r2, #0
 8003214:	2204      	movs	r2, #4
 8003216:	430a      	orrs	r2, r1
 8003218:	701a      	strb	r2, [r3, #0]
		reg1.lp_mode = (uint8_t) LIS2DW12_HIGH_PERFORMANCE & 0x03U ;
 800321a:	197b      	adds	r3, r7, r5
 800321c:	781a      	ldrb	r2, [r3, #0]
 800321e:	2103      	movs	r1, #3
 8003220:	438a      	bics	r2, r1
 8003222:	701a      	strb	r2, [r3, #0]
		ret = i2cWriteL(LIS2DW12_CTRL1, (uint8_t *) &reg1, 1);
 8003224:	183c      	adds	r4, r7, r0
 8003226:	197b      	adds	r3, r7, r5
 8003228:	2201      	movs	r2, #1
 800322a:	0019      	movs	r1, r3
 800322c:	2020      	movs	r0, #32
 800322e:	f7ff fee9 	bl	8003004 <_Z9i2cWriteLtPht>
 8003232:	0003      	movs	r3, r0
 8003234:	7023      	strb	r3, [r4, #0]
	}

	if (ret == HAL_OK)
 8003236:	221f      	movs	r2, #31
 8003238:	18bb      	adds	r3, r7, r2
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	2b00      	cmp	r3, #0
 800323e:	d109      	bne.n	8003254 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x210>
	{
		ret = i2cReadL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1);
 8003240:	18bc      	adds	r4, r7, r2
 8003242:	2318      	movs	r3, #24
 8003244:	18fb      	adds	r3, r7, r3
 8003246:	2201      	movs	r2, #1
 8003248:	0019      	movs	r1, r3
 800324a:	2025      	movs	r0, #37	; 0x25
 800324c:	f7ff feba 	bl	8002fc4 <_Z8i2cReadLtPht>
 8003250:	0003      	movs	r3, r0
 8003252:	7023      	strb	r3, [r4, #0]
	}

	if (ret == HAL_OK)
 8003254:	201f      	movs	r0, #31
 8003256:	183b      	adds	r3, r7, r0
 8003258:	781b      	ldrb	r3, [r3, #0]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10e      	bne.n	800327c <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x238>
	{
		reg6.low_noise = ((uint8_t) LIS2DW12_HIGH_PERFORMANCE & 0x10U) >> 4;
 800325e:	2518      	movs	r5, #24
 8003260:	197b      	adds	r3, r7, r5
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	2104      	movs	r1, #4
 8003266:	438a      	bics	r2, r1
 8003268:	701a      	strb	r2, [r3, #0]
		ret = i2cWriteL(LIS2DW12_CTRL6, (uint8_t *) &reg6, 1);
 800326a:	183c      	adds	r4, r7, r0
 800326c:	197b      	adds	r3, r7, r5
 800326e:	2201      	movs	r2, #1
 8003270:	0019      	movs	r1, r3
 8003272:	2025      	movs	r0, #37	; 0x25
 8003274:	f7ff fec6 	bl	8003004 <_Z9i2cWriteLtPht>
 8003278:	0003      	movs	r3, r0
 800327a:	7023      	strb	r3, [r4, #0]
	}

	/* Set Output Data Rate */
	lis2dw12_ctrl3_t reg3;
	ret = i2cReadL(LIS2DW12_CTRL1, (uint8_t *) &reg1, 1);
 800327c:	251f      	movs	r5, #31
 800327e:	197c      	adds	r4, r7, r5
 8003280:	2610      	movs	r6, #16
 8003282:	19bb      	adds	r3, r7, r6
 8003284:	2201      	movs	r2, #1
 8003286:	0019      	movs	r1, r3
 8003288:	2020      	movs	r0, #32
 800328a:	f7ff fe9b 	bl	8002fc4 <_Z8i2cReadLtPht>
 800328e:	0003      	movs	r3, r0
 8003290:	7023      	strb	r3, [r4, #0]
	if (ret == HAL_OK)
 8003292:	0028      	movs	r0, r5
 8003294:	183b      	adds	r3, r7, r0
 8003296:	781b      	ldrb	r3, [r3, #0]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d111      	bne.n	80032c0 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x27c>
	{
		reg1.odr = (uint8_t) LIS2DW12_XL_ODR_25Hz;
 800329c:	0035      	movs	r5, r6
 800329e:	197b      	adds	r3, r7, r5
 80032a0:	781a      	ldrb	r2, [r3, #0]
 80032a2:	210f      	movs	r1, #15
 80032a4:	400a      	ands	r2, r1
 80032a6:	1c11      	adds	r1, r2, #0
 80032a8:	2230      	movs	r2, #48	; 0x30
 80032aa:	430a      	orrs	r2, r1
 80032ac:	701a      	strb	r2, [r3, #0]
		ret = i2cWriteL(LIS2DW12_CTRL1, (uint8_t *) &reg1, 1);
 80032ae:	183c      	adds	r4, r7, r0
 80032b0:	197b      	adds	r3, r7, r5
 80032b2:	2201      	movs	r2, #1
 80032b4:	0019      	movs	r1, r3
 80032b6:	2020      	movs	r0, #32
 80032b8:	f7ff fea4 	bl	8003004 <_Z9i2cWriteLtPht>
 80032bc:	0003      	movs	r3, r0
 80032be:	7023      	strb	r3, [r4, #0]
	}

	if (ret == HAL_OK)
 80032c0:	221f      	movs	r2, #31
 80032c2:	18bb      	adds	r3, r7, r2
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d109      	bne.n	80032de <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x29a>
	{
		ret = i2cReadL(LIS2DW12_CTRL3, (uint8_t *) &reg3, 1);
 80032ca:	18bc      	adds	r4, r7, r2
 80032cc:	230c      	movs	r3, #12
 80032ce:	18fb      	adds	r3, r7, r3
 80032d0:	2201      	movs	r2, #1
 80032d2:	0019      	movs	r1, r3
 80032d4:	2022      	movs	r0, #34	; 0x22
 80032d6:	f7ff fe75 	bl	8002fc4 <_Z8i2cReadLtPht>
 80032da:	0003      	movs	r3, r0
 80032dc:	7023      	strb	r3, [r4, #0]
	}

	if (ret == HAL_OK)
 80032de:	201f      	movs	r0, #31
 80032e0:	183b      	adds	r3, r7, r0
 80032e2:	781b      	ldrb	r3, [r3, #0]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10e      	bne.n	8003306 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x2c2>
	{
		reg3.slp_mode = ((uint8_t) LIS2DW12_XL_ODR_25Hz & 0x30U) >> 4;
 80032e8:	250c      	movs	r5, #12
 80032ea:	197b      	adds	r3, r7, r5
 80032ec:	781a      	ldrb	r2, [r3, #0]
 80032ee:	2103      	movs	r1, #3
 80032f0:	438a      	bics	r2, r1
 80032f2:	701a      	strb	r2, [r3, #0]
		ret = i2cWriteL(LIS2DW12_CTRL3, (uint8_t *) &reg3, 1);
 80032f4:	183c      	adds	r4, r7, r0
 80032f6:	197b      	adds	r3, r7, r5
 80032f8:	2201      	movs	r2, #1
 80032fa:	0019      	movs	r1, r3
 80032fc:	2022      	movs	r0, #34	; 0x22
 80032fe:	f7ff fe81 	bl	8003004 <_Z9i2cWriteLtPht>
 8003302:	0003      	movs	r3, r0
 8003304:	7023      	strb	r3, [r4, #0]
	}

    Ndetection = 32;
 8003306:	687a      	ldr	r2, [r7, #4]
 8003308:	2392      	movs	r3, #146	; 0x92
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	2120      	movs	r1, #32
 800330e:	54d1      	strb	r1, [r2, r3]
	Ncalibration = 500;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	4a06      	ldr	r2, [pc, #24]	; (800332c <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x2e8>)
 8003314:	21fa      	movs	r1, #250	; 0xfa
 8003316:	0049      	lsls	r1, r1, #1
 8003318:	5299      	strh	r1, [r3, r2]
	refAngle = 3.5;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2290      	movs	r2, #144	; 0x90
 800331e:	4904      	ldr	r1, [pc, #16]	; (8003330 <_ZN5Accel4initEP19__I2C_HandleTypeDef+0x2ec>)
 8003320:	5099      	str	r1, [r3, r2]
	return 1;
 8003322:	2301      	movs	r3, #1
}
 8003324:	0018      	movs	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	b009      	add	sp, #36	; 0x24
 800332a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800332c:	0000024a 	.word	0x0000024a
 8003330:	40600000 	.word	0x40600000

08003334 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef>:

void Accel::readAccel(I2C_HandleTypeDef *I2Cx)
{
 8003334:	b590      	push	{r4, r7, lr}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
 800333a:	6078      	str	r0, [r7, #4]
 800333c:	6039      	str	r1, [r7, #0]
	uint8_t available;

	lis2dw12_status_t status;
	i2cReadL(LIS2DW12_STATUS, (uint8_t *) &status, 1);
 800333e:	2414      	movs	r4, #20
 8003340:	193b      	adds	r3, r7, r4
 8003342:	2201      	movs	r2, #1
 8003344:	0019      	movs	r1, r3
 8003346:	2027      	movs	r0, #39	; 0x27
 8003348:	f7ff fe3c 	bl	8002fc4 <_Z8i2cReadLtPht>
	available = status.drdy;
 800334c:	193b      	adds	r3, r7, r4
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	07db      	lsls	r3, r3, #31
 8003352:	0fdb      	lsrs	r3, r3, #31
 8003354:	b2da      	uxtb	r2, r3
 8003356:	2117      	movs	r1, #23
 8003358:	187b      	adds	r3, r7, r1
 800335a:	701a      	strb	r2, [r3, #0]

    if (available) {
 800335c:	187b      	adds	r3, r7, r1
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d100      	bne.n	8003366 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x32>
 8003364:	e082      	b.n	800346c <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x138>
		/* Read acceleration data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8003366:	4b43      	ldr	r3, [pc, #268]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 8003368:	2206      	movs	r2, #6
 800336a:	2100      	movs	r1, #0
 800336c:	0018      	movs	r0, r3
 800336e:	f005 fa0d 	bl	800878c <memset>
		uint8_t buff[6];
		i2cReadL(LIS2DW12_OUT_X_L, buff, 6);
 8003372:	240c      	movs	r4, #12
 8003374:	193b      	adds	r3, r7, r4
 8003376:	2206      	movs	r2, #6
 8003378:	0019      	movs	r1, r3
 800337a:	2028      	movs	r0, #40	; 0x28
 800337c:	f7ff fe22 	bl	8002fc4 <_Z8i2cReadLtPht>
		data_raw_acceleration[0] = (int16_t)buff[1];
 8003380:	0021      	movs	r1, r4
 8003382:	187b      	adds	r3, r7, r1
 8003384:	785b      	ldrb	r3, [r3, #1]
 8003386:	b21a      	sxth	r2, r3
 8003388:	4b3a      	ldr	r3, [pc, #232]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 800338a:	801a      	strh	r2, [r3, #0]
		data_raw_acceleration[0] = (data_raw_acceleration[0] * 256) + (int16_t)buff[0];
 800338c:	4b39      	ldr	r3, [pc, #228]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 800338e:	2200      	movs	r2, #0
 8003390:	5e9b      	ldrsh	r3, [r3, r2]
 8003392:	b29b      	uxth	r3, r3
 8003394:	021b      	lsls	r3, r3, #8
 8003396:	b29a      	uxth	r2, r3
 8003398:	187b      	adds	r3, r7, r1
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	b29b      	uxth	r3, r3
 800339e:	18d3      	adds	r3, r2, r3
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	b21a      	sxth	r2, r3
 80033a4:	4b33      	ldr	r3, [pc, #204]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033a6:	801a      	strh	r2, [r3, #0]
		data_raw_acceleration[1] = (int16_t)buff[3];
 80033a8:	187b      	adds	r3, r7, r1
 80033aa:	78db      	ldrb	r3, [r3, #3]
 80033ac:	b21a      	sxth	r2, r3
 80033ae:	4b31      	ldr	r3, [pc, #196]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033b0:	805a      	strh	r2, [r3, #2]
		data_raw_acceleration[1] = (data_raw_acceleration[1] * 256) + (int16_t)buff[2];
 80033b2:	4b30      	ldr	r3, [pc, #192]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033b4:	2202      	movs	r2, #2
 80033b6:	5e9b      	ldrsh	r3, [r3, r2]
 80033b8:	b29b      	uxth	r3, r3
 80033ba:	021b      	lsls	r3, r3, #8
 80033bc:	b29a      	uxth	r2, r3
 80033be:	187b      	adds	r3, r7, r1
 80033c0:	789b      	ldrb	r3, [r3, #2]
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	18d3      	adds	r3, r2, r3
 80033c6:	b29b      	uxth	r3, r3
 80033c8:	b21a      	sxth	r2, r3
 80033ca:	4b2a      	ldr	r3, [pc, #168]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033cc:	805a      	strh	r2, [r3, #2]
		data_raw_acceleration[2] = (int16_t)buff[5];
 80033ce:	187b      	adds	r3, r7, r1
 80033d0:	795b      	ldrb	r3, [r3, #5]
 80033d2:	b21a      	sxth	r2, r3
 80033d4:	4b27      	ldr	r3, [pc, #156]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033d6:	809a      	strh	r2, [r3, #4]
		data_raw_acceleration[2] = (data_raw_acceleration[2] * 256) + (int16_t)buff[4];
 80033d8:	4b26      	ldr	r3, [pc, #152]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033da:	2204      	movs	r2, #4
 80033dc:	5e9b      	ldrsh	r3, [r3, r2]
 80033de:	b29b      	uxth	r3, r3
 80033e0:	021b      	lsls	r3, r3, #8
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	187b      	adds	r3, r7, r1
 80033e6:	791b      	ldrb	r3, [r3, #4]
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	18d3      	adds	r3, r2, r3
 80033ec:	b29b      	uxth	r3, r3
 80033ee:	b21a      	sxth	r2, r3
 80033f0:	4b20      	ldr	r3, [pc, #128]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033f2:	809a      	strh	r2, [r3, #4]

		// LSB to mg
		Ax = ((float_t)data_raw_acceleration[0]) * 0.061f;
 80033f4:	4b1f      	ldr	r3, [pc, #124]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 80033f6:	2200      	movs	r2, #0
 80033f8:	5e9b      	ldrsh	r3, [r3, r2]
 80033fa:	0018      	movs	r0, r3
 80033fc:	f7fd fedc 	bl	80011b8 <__aeabi_i2f>
 8003400:	1c03      	adds	r3, r0, #0
 8003402:	491d      	ldr	r1, [pc, #116]	; (8003478 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x144>)
 8003404:	1c18      	adds	r0, r3, #0
 8003406:	f7fd fbd3 	bl	8000bb0 <__aeabi_fmul>
 800340a:	1c03      	adds	r3, r0, #0
 800340c:	1c18      	adds	r0, r3, #0
 800340e:	f7ff fce1 	bl	8002dd4 <__aeabi_f2d>
 8003412:	0002      	movs	r2, r0
 8003414:	000b      	movs	r3, r1
 8003416:	6879      	ldr	r1, [r7, #4]
 8003418:	630a      	str	r2, [r1, #48]	; 0x30
 800341a:	634b      	str	r3, [r1, #52]	; 0x34
		Ay = ((float_t)data_raw_acceleration[1]) * 0.061f;
 800341c:	4b15      	ldr	r3, [pc, #84]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 800341e:	2202      	movs	r2, #2
 8003420:	5e9b      	ldrsh	r3, [r3, r2]
 8003422:	0018      	movs	r0, r3
 8003424:	f7fd fec8 	bl	80011b8 <__aeabi_i2f>
 8003428:	1c03      	adds	r3, r0, #0
 800342a:	4913      	ldr	r1, [pc, #76]	; (8003478 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x144>)
 800342c:	1c18      	adds	r0, r3, #0
 800342e:	f7fd fbbf 	bl	8000bb0 <__aeabi_fmul>
 8003432:	1c03      	adds	r3, r0, #0
 8003434:	1c18      	adds	r0, r3, #0
 8003436:	f7ff fccd 	bl	8002dd4 <__aeabi_f2d>
 800343a:	0002      	movs	r2, r0
 800343c:	000b      	movs	r3, r1
 800343e:	6879      	ldr	r1, [r7, #4]
 8003440:	638a      	str	r2, [r1, #56]	; 0x38
 8003442:	63cb      	str	r3, [r1, #60]	; 0x3c
		Az = ((float_t)data_raw_acceleration[2]) * 0.061f;
 8003444:	4b0b      	ldr	r3, [pc, #44]	; (8003474 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x140>)
 8003446:	2204      	movs	r2, #4
 8003448:	5e9b      	ldrsh	r3, [r3, r2]
 800344a:	0018      	movs	r0, r3
 800344c:	f7fd feb4 	bl	80011b8 <__aeabi_i2f>
 8003450:	1c03      	adds	r3, r0, #0
 8003452:	4909      	ldr	r1, [pc, #36]	; (8003478 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef+0x144>)
 8003454:	1c18      	adds	r0, r3, #0
 8003456:	f7fd fbab 	bl	8000bb0 <__aeabi_fmul>
 800345a:	1c03      	adds	r3, r0, #0
 800345c:	1c18      	adds	r0, r3, #0
 800345e:	f7ff fcb9 	bl	8002dd4 <__aeabi_f2d>
 8003462:	0002      	movs	r2, r0
 8003464:	000b      	movs	r3, r1
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	640a      	str	r2, [r1, #64]	; 0x40
 800346a:	644b      	str	r3, [r1, #68]	; 0x44
	//float values[3];
	//get_acceleration(values);
//	    Ax = values[0];
//	    Ay = values[1];
//	    Az = values[2];
}
 800346c:	46c0      	nop			; (mov r8, r8)
 800346e:	46bd      	mov	sp, r7
 8003470:	b007      	add	sp, #28
 8003472:	bd90      	pop	{r4, r7, pc}
 8003474:	20000094 	.word	0x20000094
 8003478:	3d79db23 	.word	0x3d79db23

0800347c <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef>:
	//     Ax = values[0];
	//     Ay = values[1];
	//     Az = values[2];
}

void Accel::detectAbnormal(I2C_HandleTypeDef *I2Cx) {
 800347c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800347e:	b089      	sub	sp, #36	; 0x24
 8003480:	af04      	add	r7, sp, #16
 8003482:	6078      	str	r0, [r7, #4]
 8003484:	6039      	str	r1, [r7, #0]
	Axres = 0;
 8003486:	687a      	ldr	r2, [r7, #4]
 8003488:	238f      	movs	r3, #143	; 0x8f
 800348a:	009b      	lsls	r3, r3, #2
 800348c:	2100      	movs	r1, #0
 800348e:	50d1      	str	r1, [r2, r3]
	Ayres = 0;
 8003490:	687a      	ldr	r2, [r7, #4]
 8003492:	2390      	movs	r3, #144	; 0x90
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	2100      	movs	r1, #0
 8003498:	50d1      	str	r1, [r2, r3]
	Azres = 0;
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	2391      	movs	r3, #145	; 0x91
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	2100      	movs	r1, #0
 80034a2:	50d1      	str	r1, [r2, r3]
	for (int i=0; i<Ndetection;i++) {
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	e04d      	b.n	8003546 <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef+0xca>
		readAccel(I2Cx);
 80034aa:	683a      	ldr	r2, [r7, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	0011      	movs	r1, r2
 80034b0:	0018      	movs	r0, r3
 80034b2:	f7ff ff3f 	bl	8003334 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef>
		Axres += Ax;
 80034b6:	687a      	ldr	r2, [r7, #4]
 80034b8:	238f      	movs	r3, #143	; 0x8f
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	58d3      	ldr	r3, [r2, r3]
 80034be:	1c18      	adds	r0, r3, #0
 80034c0:	f7ff fc88 	bl	8002dd4 <__aeabi_f2d>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80034ca:	f7fd fec7 	bl	800125c <__aeabi_dadd>
 80034ce:	0002      	movs	r2, r0
 80034d0:	000b      	movs	r3, r1
 80034d2:	0010      	movs	r0, r2
 80034d4:	0019      	movs	r1, r3
 80034d6:	f7ff fcc5 	bl	8002e64 <__aeabi_d2f>
 80034da:	1c01      	adds	r1, r0, #0
 80034dc:	687a      	ldr	r2, [r7, #4]
 80034de:	238f      	movs	r3, #143	; 0x8f
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	50d1      	str	r1, [r2, r3]
		Ayres += Ay;
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	2390      	movs	r3, #144	; 0x90
 80034e8:	009b      	lsls	r3, r3, #2
 80034ea:	58d3      	ldr	r3, [r2, r3]
 80034ec:	1c18      	adds	r0, r3, #0
 80034ee:	f7ff fc71 	bl	8002dd4 <__aeabi_f2d>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80034f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034f8:	f7fd feb0 	bl	800125c <__aeabi_dadd>
 80034fc:	0002      	movs	r2, r0
 80034fe:	000b      	movs	r3, r1
 8003500:	0010      	movs	r0, r2
 8003502:	0019      	movs	r1, r3
 8003504:	f7ff fcae 	bl	8002e64 <__aeabi_d2f>
 8003508:	1c01      	adds	r1, r0, #0
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	2390      	movs	r3, #144	; 0x90
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	50d1      	str	r1, [r2, r3]
		Azres += Az;
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	2391      	movs	r3, #145	; 0x91
 8003516:	009b      	lsls	r3, r3, #2
 8003518:	58d3      	ldr	r3, [r2, r3]
 800351a:	1c18      	adds	r0, r3, #0
 800351c:	f7ff fc5a 	bl	8002dd4 <__aeabi_f2d>
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003526:	f7fd fe99 	bl	800125c <__aeabi_dadd>
 800352a:	0002      	movs	r2, r0
 800352c:	000b      	movs	r3, r1
 800352e:	0010      	movs	r0, r2
 8003530:	0019      	movs	r1, r3
 8003532:	f7ff fc97 	bl	8002e64 <__aeabi_d2f>
 8003536:	1c01      	adds	r1, r0, #0
 8003538:	687a      	ldr	r2, [r7, #4]
 800353a:	2391      	movs	r3, #145	; 0x91
 800353c:	009b      	lsls	r3, r3, #2
 800353e:	50d1      	str	r1, [r2, r3]
	for (int i=0; i<Ndetection;i++) {
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	3301      	adds	r3, #1
 8003544:	60fb      	str	r3, [r7, #12]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	2392      	movs	r3, #146	; 0x92
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	5cd3      	ldrb	r3, [r2, r3]
 800354e:	001a      	movs	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4293      	cmp	r3, r2
 8003554:	dba9      	blt.n	80034aa <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef+0x2e>
	}

	Axres /= Ndetection;
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	238f      	movs	r3, #143	; 0x8f
 800355a:	009b      	lsls	r3, r3, #2
 800355c:	58d4      	ldr	r4, [r2, r3]
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	2392      	movs	r3, #146	; 0x92
 8003562:	009b      	lsls	r3, r3, #2
 8003564:	5cd3      	ldrb	r3, [r2, r3]
 8003566:	0018      	movs	r0, r3
 8003568:	f7fd fe26 	bl	80011b8 <__aeabi_i2f>
 800356c:	1c03      	adds	r3, r0, #0
 800356e:	1c19      	adds	r1, r3, #0
 8003570:	1c20      	adds	r0, r4, #0
 8003572:	f7fd f953 	bl	800081c <__aeabi_fdiv>
 8003576:	1c03      	adds	r3, r0, #0
 8003578:	1c19      	adds	r1, r3, #0
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	238f      	movs	r3, #143	; 0x8f
 800357e:	009b      	lsls	r3, r3, #2
 8003580:	50d1      	str	r1, [r2, r3]
	Ayres /= Ndetection;
 8003582:	687a      	ldr	r2, [r7, #4]
 8003584:	2390      	movs	r3, #144	; 0x90
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	58d4      	ldr	r4, [r2, r3]
 800358a:	687a      	ldr	r2, [r7, #4]
 800358c:	2392      	movs	r3, #146	; 0x92
 800358e:	009b      	lsls	r3, r3, #2
 8003590:	5cd3      	ldrb	r3, [r2, r3]
 8003592:	0018      	movs	r0, r3
 8003594:	f7fd fe10 	bl	80011b8 <__aeabi_i2f>
 8003598:	1c03      	adds	r3, r0, #0
 800359a:	1c19      	adds	r1, r3, #0
 800359c:	1c20      	adds	r0, r4, #0
 800359e:	f7fd f93d 	bl	800081c <__aeabi_fdiv>
 80035a2:	1c03      	adds	r3, r0, #0
 80035a4:	1c19      	adds	r1, r3, #0
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	2390      	movs	r3, #144	; 0x90
 80035aa:	009b      	lsls	r3, r3, #2
 80035ac:	50d1      	str	r1, [r2, r3]
	Azres /= Ndetection;
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	2391      	movs	r3, #145	; 0x91
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	58d4      	ldr	r4, [r2, r3]
 80035b6:	687a      	ldr	r2, [r7, #4]
 80035b8:	2392      	movs	r3, #146	; 0x92
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	5cd3      	ldrb	r3, [r2, r3]
 80035be:	0018      	movs	r0, r3
 80035c0:	f7fd fdfa 	bl	80011b8 <__aeabi_i2f>
 80035c4:	1c03      	adds	r3, r0, #0
 80035c6:	1c19      	adds	r1, r3, #0
 80035c8:	1c20      	adds	r0, r4, #0
 80035ca:	f7fd f927 	bl	800081c <__aeabi_fdiv>
 80035ce:	1c03      	adds	r3, r0, #0
 80035d0:	1c19      	adds	r1, r3, #0
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	2391      	movs	r3, #145	; 0x91
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	50d1      	str	r1, [r2, r3]

	angle = angleBetweenVectors(Axres, Ayres, Azres, Axref, Ayref, Azref);
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	238f      	movs	r3, #143	; 0x8f
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	58d4      	ldr	r4, [r2, r3]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	2390      	movs	r3, #144	; 0x90
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	58d5      	ldr	r5, [r2, r3]
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	2391      	movs	r3, #145	; 0x91
 80035ee:	009b      	lsls	r3, r3, #2
 80035f0:	58d6      	ldr	r6, [r2, r3]
 80035f2:	687a      	ldr	r2, [r7, #4]
 80035f4:	238c      	movs	r3, #140	; 0x8c
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	58d3      	ldr	r3, [r2, r3]
 80035fa:	6879      	ldr	r1, [r7, #4]
 80035fc:	228d      	movs	r2, #141	; 0x8d
 80035fe:	0092      	lsls	r2, r2, #2
 8003600:	588a      	ldr	r2, [r1, r2]
 8003602:	6878      	ldr	r0, [r7, #4]
 8003604:	218e      	movs	r1, #142	; 0x8e
 8003606:	0089      	lsls	r1, r1, #2
 8003608:	5841      	ldr	r1, [r0, r1]
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	9102      	str	r1, [sp, #8]
 800360e:	9201      	str	r2, [sp, #4]
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	1c33      	adds	r3, r6, #0
 8003614:	1c2a      	adds	r2, r5, #0
 8003616:	1c21      	adds	r1, r4, #0
 8003618:	f000 f97e 	bl	8003918 <_ZN5Accel19angleBetweenVectorsEffffff>
 800361c:	1c02      	adds	r2, r0, #0
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	601a      	str	r2, [r3, #0]
	Acc = sqrt(Ax*Ax+Ay*Ay+Az*Az);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003626:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800362c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800362e:	f7fe fd6f 	bl	8002110 <__aeabi_dmul>
 8003632:	0002      	movs	r2, r0
 8003634:	000b      	movs	r3, r1
 8003636:	0014      	movs	r4, r2
 8003638:	001d      	movs	r5, r3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800363e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003646:	f7fe fd63 	bl	8002110 <__aeabi_dmul>
 800364a:	0002      	movs	r2, r0
 800364c:	000b      	movs	r3, r1
 800364e:	0020      	movs	r0, r4
 8003650:	0029      	movs	r1, r5
 8003652:	f7fd fe03 	bl	800125c <__aeabi_dadd>
 8003656:	0002      	movs	r2, r0
 8003658:	000b      	movs	r3, r1
 800365a:	0014      	movs	r4, r2
 800365c:	001d      	movs	r5, r3
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003662:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800366a:	f7fe fd51 	bl	8002110 <__aeabi_dmul>
 800366e:	0002      	movs	r2, r0
 8003670:	000b      	movs	r3, r1
 8003672:	0020      	movs	r0, r4
 8003674:	0029      	movs	r1, r5
 8003676:	f7fd fdf1 	bl	800125c <__aeabi_dadd>
 800367a:	0002      	movs	r2, r0
 800367c:	000b      	movs	r3, r1
 800367e:	0010      	movs	r0, r2
 8003680:	0019      	movs	r1, r3
 8003682:	f004 fd53 	bl	800812c <sqrt>
 8003686:	0002      	movs	r2, r0
 8003688:	000b      	movs	r3, r1
 800368a:	0010      	movs	r0, r2
 800368c:	0019      	movs	r1, r3
 800368e:	f7ff fbe9 	bl	8002e64 <__aeabi_d2f>
 8003692:	1c02      	adds	r2, r0, #0
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	649a      	str	r2, [r3, #72]	; 0x48

	//if (Acc > refAcc)
	if (angle > refAngle || abs(Acc-refAcc) > 4)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2190      	movs	r1, #144	; 0x90
 80036a0:	585b      	ldr	r3, [r3, r1]
 80036a2:	1c19      	adds	r1, r3, #0
 80036a4:	1c10      	adds	r0, r2, #0
 80036a6:	f7fc ff05 	bl	80004b4 <__aeabi_fcmpgt>
 80036aa:	1e03      	subs	r3, r0, #0
 80036ac:	d114      	bne.n	80036d8 <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef+0x25c>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2180      	movs	r1, #128	; 0x80
 80036b6:	585b      	ldr	r3, [r3, r1]
 80036b8:	1c19      	adds	r1, r3, #0
 80036ba:	1c10      	adds	r0, r2, #0
 80036bc:	f7fd fbc6 	bl	8000e4c <__aeabi_fsub>
 80036c0:	1c03      	adds	r3, r0, #0
 80036c2:	1c18      	adds	r0, r3, #0
 80036c4:	f7ff fc72 	bl	8002fac <_ZSt3absf>
 80036c8:	1c03      	adds	r3, r0, #0
 80036ca:	2181      	movs	r1, #129	; 0x81
 80036cc:	05c9      	lsls	r1, r1, #23
 80036ce:	1c18      	adds	r0, r3, #0
 80036d0:	f7fc fef0 	bl	80004b4 <__aeabi_fcmpgt>
 80036d4:	1e03      	subs	r3, r0, #0
 80036d6:	d001      	beq.n	80036dc <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef+0x260>
 80036d8:	2301      	movs	r3, #1
 80036da:	e000      	b.n	80036de <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef+0x262>
 80036dc:	2300      	movs	r3, #0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d002      	beq.n	80036e8 <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef+0x26c>
	{
		handleStartBuzzer();
 80036e2:	f000 fb0d 	bl	8003d00 <handleStartBuzzer>
	} else {
		handleStopBuzzer();
	}
}
 80036e6:	e001      	b.n	80036ec <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef+0x270>
		handleStopBuzzer();
 80036e8:	f000 fb54 	bl	8003d94 <handleStopBuzzer>
}
 80036ec:	46c0      	nop			; (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b005      	add	sp, #20
 80036f2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080036f4 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef>:

void Accel::calibrate(I2C_HandleTypeDef *I2Cx) {
 80036f4:	b5b0      	push	{r4, r5, r7, lr}
 80036f6:	b084      	sub	sp, #16
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
	// -TODO : Mettre un timer pour qu'il execute @freq pendant @T
	// Enregistrement des valeurs extrmes pour chaque axe
	Axref = 0;
 80036fe:	687a      	ldr	r2, [r7, #4]
 8003700:	238c      	movs	r3, #140	; 0x8c
 8003702:	009b      	lsls	r3, r3, #2
 8003704:	2100      	movs	r1, #0
 8003706:	50d1      	str	r1, [r2, r3]
	Ayref = 0;
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	238d      	movs	r3, #141	; 0x8d
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	2100      	movs	r1, #0
 8003710:	50d1      	str	r1, [r2, r3]
	Azref = 0;
 8003712:	687a      	ldr	r2, [r7, #4]
 8003714:	238e      	movs	r3, #142	; 0x8e
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	2100      	movs	r1, #0
 800371a:	50d1      	str	r1, [r2, r3]
	refAcc = 0;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2280      	movs	r2, #128	; 0x80
 8003720:	2100      	movs	r1, #0
 8003722:	5099      	str	r1, [r3, r2]

	for (int i=0; i < Ncalibration; i++) {
 8003724:	2300      	movs	r3, #0
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	e096      	b.n	8003858 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x164>
		readAccel(I2Cx);
 800372a:	683a      	ldr	r2, [r7, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	0011      	movs	r1, r2
 8003730:	0018      	movs	r0, r3
 8003732:	f7ff fdff 	bl	8003334 <_ZN5Accel9readAccelEP19__I2C_HandleTypeDef>
		Axref += Ax;
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	238c      	movs	r3, #140	; 0x8c
 800373a:	009b      	lsls	r3, r3, #2
 800373c:	58d3      	ldr	r3, [r2, r3]
 800373e:	1c18      	adds	r0, r3, #0
 8003740:	f7ff fb48 	bl	8002dd4 <__aeabi_f2d>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800374a:	f7fd fd87 	bl	800125c <__aeabi_dadd>
 800374e:	0002      	movs	r2, r0
 8003750:	000b      	movs	r3, r1
 8003752:	0010      	movs	r0, r2
 8003754:	0019      	movs	r1, r3
 8003756:	f7ff fb85 	bl	8002e64 <__aeabi_d2f>
 800375a:	1c01      	adds	r1, r0, #0
 800375c:	687a      	ldr	r2, [r7, #4]
 800375e:	238c      	movs	r3, #140	; 0x8c
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	50d1      	str	r1, [r2, r3]
		Ayref += Ay;
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	238d      	movs	r3, #141	; 0x8d
 8003768:	009b      	lsls	r3, r3, #2
 800376a:	58d3      	ldr	r3, [r2, r3]
 800376c:	1c18      	adds	r0, r3, #0
 800376e:	f7ff fb31 	bl	8002dd4 <__aeabi_f2d>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003778:	f7fd fd70 	bl	800125c <__aeabi_dadd>
 800377c:	0002      	movs	r2, r0
 800377e:	000b      	movs	r3, r1
 8003780:	0010      	movs	r0, r2
 8003782:	0019      	movs	r1, r3
 8003784:	f7ff fb6e 	bl	8002e64 <__aeabi_d2f>
 8003788:	1c01      	adds	r1, r0, #0
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	238d      	movs	r3, #141	; 0x8d
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	50d1      	str	r1, [r2, r3]
		Azref += Az;
 8003792:	687a      	ldr	r2, [r7, #4]
 8003794:	238e      	movs	r3, #142	; 0x8e
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	58d3      	ldr	r3, [r2, r3]
 800379a:	1c18      	adds	r0, r3, #0
 800379c:	f7ff fb1a 	bl	8002dd4 <__aeabi_f2d>
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80037a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037a6:	f7fd fd59 	bl	800125c <__aeabi_dadd>
 80037aa:	0002      	movs	r2, r0
 80037ac:	000b      	movs	r3, r1
 80037ae:	0010      	movs	r0, r2
 80037b0:	0019      	movs	r1, r3
 80037b2:	f7ff fb57 	bl	8002e64 <__aeabi_d2f>
 80037b6:	1c01      	adds	r1, r0, #0
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	238e      	movs	r3, #142	; 0x8e
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	50d1      	str	r1, [r2, r3]
		Acc = sqrt(Ax*Ax+Ay*Ay+Az*Az);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80037c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80037ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037cc:	f7fe fca0 	bl	8002110 <__aeabi_dmul>
 80037d0:	0002      	movs	r2, r0
 80037d2:	000b      	movs	r3, r1
 80037d4:	0014      	movs	r4, r2
 80037d6:	001d      	movs	r5, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80037dc:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e4:	f7fe fc94 	bl	8002110 <__aeabi_dmul>
 80037e8:	0002      	movs	r2, r0
 80037ea:	000b      	movs	r3, r1
 80037ec:	0020      	movs	r0, r4
 80037ee:	0029      	movs	r1, r5
 80037f0:	f7fd fd34 	bl	800125c <__aeabi_dadd>
 80037f4:	0002      	movs	r2, r0
 80037f6:	000b      	movs	r3, r1
 80037f8:	0014      	movs	r4, r2
 80037fa:	001d      	movs	r5, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8003800:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003806:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003808:	f7fe fc82 	bl	8002110 <__aeabi_dmul>
 800380c:	0002      	movs	r2, r0
 800380e:	000b      	movs	r3, r1
 8003810:	0020      	movs	r0, r4
 8003812:	0029      	movs	r1, r5
 8003814:	f7fd fd22 	bl	800125c <__aeabi_dadd>
 8003818:	0002      	movs	r2, r0
 800381a:	000b      	movs	r3, r1
 800381c:	0010      	movs	r0, r2
 800381e:	0019      	movs	r1, r3
 8003820:	f004 fc84 	bl	800812c <sqrt>
 8003824:	0002      	movs	r2, r0
 8003826:	000b      	movs	r3, r1
 8003828:	0010      	movs	r0, r2
 800382a:	0019      	movs	r1, r3
 800382c:	f7ff fb1a 	bl	8002e64 <__aeabi_d2f>
 8003830:	1c02      	adds	r2, r0, #0
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	649a      	str	r2, [r3, #72]	; 0x48
//		if (refAcc < Acc) {
//			refAcc = Acc;
//		}
		refAcc += Acc;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	2280      	movs	r2, #128	; 0x80
 800383a:	589a      	ldr	r2, [r3, r2]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003840:	1c19      	adds	r1, r3, #0
 8003842:	1c10      	adds	r0, r2, #0
 8003844:	f7fc fe4a 	bl	80004dc <__aeabi_fadd>
 8003848:	1c03      	adds	r3, r0, #0
 800384a:	1c19      	adds	r1, r3, #0
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2280      	movs	r2, #128	; 0x80
 8003850:	5099      	str	r1, [r3, r2]
	for (int i=0; i < Ncalibration; i++) {
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	3301      	adds	r3, #1
 8003856:	60fb      	str	r3, [r7, #12]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	4a2e      	ldr	r2, [pc, #184]	; (8003914 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x220>)
 800385c:	5a9b      	ldrh	r3, [r3, r2]
 800385e:	001a      	movs	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	4293      	cmp	r3, r2
 8003864:	da00      	bge.n	8003868 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x174>
 8003866:	e760      	b.n	800372a <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x36>
	}
	// SEUIL FIXE
	refAcc=refAcc/Ncalibration;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2280      	movs	r2, #128	; 0x80
 800386c:	589c      	ldr	r4, [r3, r2]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	4a28      	ldr	r2, [pc, #160]	; (8003914 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x220>)
 8003872:	5a9b      	ldrh	r3, [r3, r2]
 8003874:	0018      	movs	r0, r3
 8003876:	f7fd fc9f 	bl	80011b8 <__aeabi_i2f>
 800387a:	1c03      	adds	r3, r0, #0
 800387c:	1c19      	adds	r1, r3, #0
 800387e:	1c20      	adds	r0, r4, #0
 8003880:	f7fc ffcc 	bl	800081c <__aeabi_fdiv>
 8003884:	1c03      	adds	r3, r0, #0
 8003886:	1c19      	adds	r1, r3, #0
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2280      	movs	r2, #128	; 0x80
 800388c:	5099      	str	r1, [r3, r2]

	Axref /= Ncalibration;
 800388e:	687a      	ldr	r2, [r7, #4]
 8003890:	238c      	movs	r3, #140	; 0x8c
 8003892:	009b      	lsls	r3, r3, #2
 8003894:	58d4      	ldr	r4, [r2, r3]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a1e      	ldr	r2, [pc, #120]	; (8003914 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x220>)
 800389a:	5a9b      	ldrh	r3, [r3, r2]
 800389c:	0018      	movs	r0, r3
 800389e:	f7fd fc8b 	bl	80011b8 <__aeabi_i2f>
 80038a2:	1c03      	adds	r3, r0, #0
 80038a4:	1c19      	adds	r1, r3, #0
 80038a6:	1c20      	adds	r0, r4, #0
 80038a8:	f7fc ffb8 	bl	800081c <__aeabi_fdiv>
 80038ac:	1c03      	adds	r3, r0, #0
 80038ae:	1c19      	adds	r1, r3, #0
 80038b0:	687a      	ldr	r2, [r7, #4]
 80038b2:	238c      	movs	r3, #140	; 0x8c
 80038b4:	009b      	lsls	r3, r3, #2
 80038b6:	50d1      	str	r1, [r2, r3]
	Ayref /= Ncalibration;
 80038b8:	687a      	ldr	r2, [r7, #4]
 80038ba:	238d      	movs	r3, #141	; 0x8d
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	58d4      	ldr	r4, [r2, r3]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	4a14      	ldr	r2, [pc, #80]	; (8003914 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x220>)
 80038c4:	5a9b      	ldrh	r3, [r3, r2]
 80038c6:	0018      	movs	r0, r3
 80038c8:	f7fd fc76 	bl	80011b8 <__aeabi_i2f>
 80038cc:	1c03      	adds	r3, r0, #0
 80038ce:	1c19      	adds	r1, r3, #0
 80038d0:	1c20      	adds	r0, r4, #0
 80038d2:	f7fc ffa3 	bl	800081c <__aeabi_fdiv>
 80038d6:	1c03      	adds	r3, r0, #0
 80038d8:	1c19      	adds	r1, r3, #0
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	238d      	movs	r3, #141	; 0x8d
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	50d1      	str	r1, [r2, r3]
	Azref /= Ncalibration;
 80038e2:	687a      	ldr	r2, [r7, #4]
 80038e4:	238e      	movs	r3, #142	; 0x8e
 80038e6:	009b      	lsls	r3, r3, #2
 80038e8:	58d4      	ldr	r4, [r2, r3]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a09      	ldr	r2, [pc, #36]	; (8003914 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef+0x220>)
 80038ee:	5a9b      	ldrh	r3, [r3, r2]
 80038f0:	0018      	movs	r0, r3
 80038f2:	f7fd fc61 	bl	80011b8 <__aeabi_i2f>
 80038f6:	1c03      	adds	r3, r0, #0
 80038f8:	1c19      	adds	r1, r3, #0
 80038fa:	1c20      	adds	r0, r4, #0
 80038fc:	f7fc ff8e 	bl	800081c <__aeabi_fdiv>
 8003900:	1c03      	adds	r3, r0, #0
 8003902:	1c19      	adds	r1, r3, #0
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	238e      	movs	r3, #142	; 0x8e
 8003908:	009b      	lsls	r3, r3, #2
 800390a:	50d1      	str	r1, [r2, r3]
}
 800390c:	46c0      	nop			; (mov r8, r8)
 800390e:	46bd      	mov	sp, r7
 8003910:	b004      	add	sp, #16
 8003912:	bdb0      	pop	{r4, r5, r7, pc}
 8003914:	0000024a 	.word	0x0000024a

08003918 <_ZN5Accel19angleBetweenVectorsEffffff>:

float Accel::angleBetweenVectors(float x1, float y1, float z1, float x2, float y2, float z2)
{
 8003918:	b5b0      	push	{r4, r5, r7, lr}
 800391a:	b088      	sub	sp, #32
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
 8003924:	603b      	str	r3, [r7, #0]
    float dot_product = x1*x2 + y1*y2 + z1*z2;
 8003926:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003928:	68b8      	ldr	r0, [r7, #8]
 800392a:	f7fd f941 	bl	8000bb0 <__aeabi_fmul>
 800392e:	1c03      	adds	r3, r0, #0
 8003930:	1c1c      	adds	r4, r3, #0
 8003932:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f7fd f93b 	bl	8000bb0 <__aeabi_fmul>
 800393a:	1c03      	adds	r3, r0, #0
 800393c:	1c19      	adds	r1, r3, #0
 800393e:	1c20      	adds	r0, r4, #0
 8003940:	f7fc fdcc 	bl	80004dc <__aeabi_fadd>
 8003944:	1c03      	adds	r3, r0, #0
 8003946:	1c1c      	adds	r4, r3, #0
 8003948:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800394a:	6838      	ldr	r0, [r7, #0]
 800394c:	f7fd f930 	bl	8000bb0 <__aeabi_fmul>
 8003950:	1c03      	adds	r3, r0, #0
 8003952:	1c19      	adds	r1, r3, #0
 8003954:	1c20      	adds	r0, r4, #0
 8003956:	f7fc fdc1 	bl	80004dc <__aeabi_fadd>
 800395a:	1c03      	adds	r3, r0, #0
 800395c:	61fb      	str	r3, [r7, #28]
    float norm_product = sqrtf(x1*x1 + y1*y1 + z1*z1) * sqrtf(x2*x2 + y2*y2 + z2*z2);
 800395e:	68b9      	ldr	r1, [r7, #8]
 8003960:	68b8      	ldr	r0, [r7, #8]
 8003962:	f7fd f925 	bl	8000bb0 <__aeabi_fmul>
 8003966:	1c03      	adds	r3, r0, #0
 8003968:	1c1c      	adds	r4, r3, #0
 800396a:	6879      	ldr	r1, [r7, #4]
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f7fd f91f 	bl	8000bb0 <__aeabi_fmul>
 8003972:	1c03      	adds	r3, r0, #0
 8003974:	1c19      	adds	r1, r3, #0
 8003976:	1c20      	adds	r0, r4, #0
 8003978:	f7fc fdb0 	bl	80004dc <__aeabi_fadd>
 800397c:	1c03      	adds	r3, r0, #0
 800397e:	1c1c      	adds	r4, r3, #0
 8003980:	6839      	ldr	r1, [r7, #0]
 8003982:	6838      	ldr	r0, [r7, #0]
 8003984:	f7fd f914 	bl	8000bb0 <__aeabi_fmul>
 8003988:	1c03      	adds	r3, r0, #0
 800398a:	1c19      	adds	r1, r3, #0
 800398c:	1c20      	adds	r0, r4, #0
 800398e:	f7fc fda5 	bl	80004dc <__aeabi_fadd>
 8003992:	1c03      	adds	r3, r0, #0
 8003994:	1c18      	adds	r0, r3, #0
 8003996:	f004 fc0f 	bl	80081b8 <sqrtf>
 800399a:	1c04      	adds	r4, r0, #0
 800399c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800399e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80039a0:	f7fd f906 	bl	8000bb0 <__aeabi_fmul>
 80039a4:	1c03      	adds	r3, r0, #0
 80039a6:	1c1d      	adds	r5, r3, #0
 80039a8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80039aa:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80039ac:	f7fd f900 	bl	8000bb0 <__aeabi_fmul>
 80039b0:	1c03      	adds	r3, r0, #0
 80039b2:	1c19      	adds	r1, r3, #0
 80039b4:	1c28      	adds	r0, r5, #0
 80039b6:	f7fc fd91 	bl	80004dc <__aeabi_fadd>
 80039ba:	1c03      	adds	r3, r0, #0
 80039bc:	1c1d      	adds	r5, r3, #0
 80039be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80039c0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80039c2:	f7fd f8f5 	bl	8000bb0 <__aeabi_fmul>
 80039c6:	1c03      	adds	r3, r0, #0
 80039c8:	1c19      	adds	r1, r3, #0
 80039ca:	1c28      	adds	r0, r5, #0
 80039cc:	f7fc fd86 	bl	80004dc <__aeabi_fadd>
 80039d0:	1c03      	adds	r3, r0, #0
 80039d2:	1c18      	adds	r0, r3, #0
 80039d4:	f004 fbf0 	bl	80081b8 <sqrtf>
 80039d8:	1c03      	adds	r3, r0, #0
 80039da:	1c19      	adds	r1, r3, #0
 80039dc:	1c20      	adds	r0, r4, #0
 80039de:	f7fd f8e7 	bl	8000bb0 <__aeabi_fmul>
 80039e2:	1c03      	adds	r3, r0, #0
 80039e4:	61bb      	str	r3, [r7, #24]
    float angle = acosf(dot_product / norm_product);
 80039e6:	69b9      	ldr	r1, [r7, #24]
 80039e8:	69f8      	ldr	r0, [r7, #28]
 80039ea:	f7fc ff17 	bl	800081c <__aeabi_fdiv>
 80039ee:	1c03      	adds	r3, r0, #0
 80039f0:	1c18      	adds	r0, r3, #0
 80039f2:	f004 fbc1 	bl	8008178 <acosf>
 80039f6:	1c03      	adds	r3, r0, #0
 80039f8:	617b      	str	r3, [r7, #20]
    return angle * 180.0f / 3.14159265359f; // rad => deg
 80039fa:	4907      	ldr	r1, [pc, #28]	; (8003a18 <_ZN5Accel19angleBetweenVectorsEffffff+0x100>)
 80039fc:	6978      	ldr	r0, [r7, #20]
 80039fe:	f7fd f8d7 	bl	8000bb0 <__aeabi_fmul>
 8003a02:	1c03      	adds	r3, r0, #0
 8003a04:	4905      	ldr	r1, [pc, #20]	; (8003a1c <_ZN5Accel19angleBetweenVectorsEffffff+0x104>)
 8003a06:	1c18      	adds	r0, r3, #0
 8003a08:	f7fc ff08 	bl	800081c <__aeabi_fdiv>
 8003a0c:	1c03      	adds	r3, r0, #0
}
 8003a0e:	1c18      	adds	r0, r3, #0
 8003a10:	46bd      	mov	sp, r7
 8003a12:	b008      	add	sp, #32
 8003a14:	bdb0      	pop	{r4, r5, r7, pc}
 8003a16:	46c0      	nop			; (mov r8, r8)
 8003a18:	43340000 	.word	0x43340000
 8003a1c:	40490fdb 	.word	0x40490fdb

08003a20 <_Z8set_timev>:
uint8_t buzzerCount = 0;

#include "rtc.h"

void set_time (void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
  RTC_TimeTypeDef sTime;
  RTC_DateTypeDef sDate;
  // if not (GPS time) => 0
  sTime.Hours = 0x0; // set hours
 8003a26:	1d3b      	adds	r3, r7, #4
 8003a28:	2200      	movs	r2, #0
 8003a2a:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0; // set minutes
 8003a2c:	1d3b      	adds	r3, r7, #4
 8003a2e:	2200      	movs	r2, #0
 8003a30:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0; // set seconds
 8003a32:	1d3b      	adds	r3, r7, #4
 8003a34:	2200      	movs	r2, #0
 8003a36:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8003a38:	1d3b      	adds	r3, r7, #4
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8003a3e:	1d3b      	adds	r3, r7, #4
 8003a40:	2200      	movs	r2, #0
 8003a42:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003a44:	1d39      	adds	r1, r7, #4
 8003a46:	4b10      	ldr	r3, [pc, #64]	; (8003a88 <_Z8set_timev+0x68>)
 8003a48:	2201      	movs	r2, #1
 8003a4a:	0018      	movs	r0, r3
 8003a4c:	f002 ff3a 	bl	80068c4 <HAL_RTC_SetTime>
  {
    //err
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003a50:	003b      	movs	r3, r7
 8003a52:	2201      	movs	r2, #1
 8003a54:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003a56:	003b      	movs	r3, r7
 8003a58:	2201      	movs	r2, #1
 8003a5a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x0; // date
 8003a5c:	003b      	movs	r3, r7
 8003a5e:	2200      	movs	r2, #0
 8003a60:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0; // year
 8003a62:	003b      	movs	r3, r7
 8003a64:	2200      	movs	r2, #0
 8003a66:	70da      	strb	r2, [r3, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8003a68:	0039      	movs	r1, r7
 8003a6a:	4b07      	ldr	r3, [pc, #28]	; (8003a88 <_Z8set_timev+0x68>)
 8003a6c:	2201      	movs	r2, #1
 8003a6e:	0018      	movs	r0, r3
 8003a70:	f003 f82c 	bl	8006acc <HAL_RTC_SetDate>
  {
	//err
  }
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x32F2); // backup register
 8003a74:	4a05      	ldr	r2, [pc, #20]	; (8003a8c <_Z8set_timev+0x6c>)
 8003a76:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <_Z8set_timev+0x68>)
 8003a78:	2101      	movs	r1, #1
 8003a7a:	0018      	movs	r0, r3
 8003a7c:	f003 f9f7 	bl	8006e6e <HAL_RTCEx_BKUPWrite>
}
 8003a80:	46c0      	nop			; (mov r8, r8)
 8003a82:	46bd      	mov	sp, r7
 8003a84:	b006      	add	sp, #24
 8003a86:	bd80      	pop	{r7, pc}
 8003a88:	200003d8 	.word	0x200003d8
 8003a8c:	000032f2 	.word	0x000032f2

08003a90 <_Z8get_timev>:

RTC_DateTypeDef gDate;
RTC_TimeTypeDef gTime;

void get_time(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
/* Get the RTC current Time */
 HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8003a94:	4907      	ldr	r1, [pc, #28]	; (8003ab4 <_Z8get_timev+0x24>)
 8003a96:	4b08      	ldr	r3, [pc, #32]	; (8003ab8 <_Z8get_timev+0x28>)
 8003a98:	2200      	movs	r2, #0
 8003a9a:	0018      	movs	r0, r3
 8003a9c:	f002 ffba 	bl	8006a14 <HAL_RTC_GetTime>
/* Get the RTC current Date */
 HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 8003aa0:	4906      	ldr	r1, [pc, #24]	; (8003abc <_Z8get_timev+0x2c>)
 8003aa2:	4b05      	ldr	r3, [pc, #20]	; (8003ab8 <_Z8get_timev+0x28>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	0018      	movs	r0, r3
 8003aa8:	f003 f8a2 	bl	8006bf0 <HAL_RTC_GetDate>
///* Display time Format: hh:mm:ss */
// sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);
///* Display date Format: dd-mm-yy */
// sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);
}
 8003aac:	46c0      	nop			; (mov r8, r8)
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	bd80      	pop	{r7, pc}
 8003ab2:	46c0      	nop			; (mov r8, r8)
 8003ab4:	20000318 	.word	0x20000318
 8003ab8:	200003d8 	.word	0x200003d8
 8003abc:	20000314 	.word	0x20000314

08003ac0 <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_>:

int32_t differenceSeconds;

void diff_time(RTC_DateTypeDef g1Date, RTC_TimeTypeDef g1Time, RTC_DateTypeDef g2Date, RTC_TimeTypeDef g2Time)
{
 8003ac0:	b084      	sub	sp, #16
 8003ac2:	b590      	push	{r4, r7, lr}
 8003ac4:	b089      	sub	sp, #36	; 0x24
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	1d3c      	adds	r4, r7, #4
 8003aca:	6020      	str	r0, [r4, #0]
 8003acc:	2004      	movs	r0, #4
 8003ace:	2430      	movs	r4, #48	; 0x30
 8003ad0:	1900      	adds	r0, r0, r4
 8003ad2:	19c0      	adds	r0, r0, r7
 8003ad4:	6001      	str	r1, [r0, #0]
 8003ad6:	6042      	str	r2, [r0, #4]
 8003ad8:	6083      	str	r3, [r0, #8]
	// Convertir les deux moments en secondes
	uint32_t g1Seconds = g1Time.Hours * 3600 + g1Time.Minutes * 60 + g1Time.Seconds;
 8003ada:	2304      	movs	r3, #4
 8003adc:	0020      	movs	r0, r4
 8003ade:	181b      	adds	r3, r3, r0
 8003ae0:	19db      	adds	r3, r3, r7
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	001a      	movs	r2, r3
 8003ae6:	0013      	movs	r3, r2
 8003ae8:	011b      	lsls	r3, r3, #4
 8003aea:	1a9b      	subs	r3, r3, r2
 8003aec:	011a      	lsls	r2, r3, #4
 8003aee:	1ad2      	subs	r2, r2, r3
 8003af0:	0113      	lsls	r3, r2, #4
 8003af2:	001a      	movs	r2, r3
 8003af4:	0011      	movs	r1, r2
 8003af6:	2304      	movs	r3, #4
 8003af8:	181b      	adds	r3, r3, r0
 8003afa:	19db      	adds	r3, r3, r7
 8003afc:	785b      	ldrb	r3, [r3, #1]
 8003afe:	001a      	movs	r2, r3
 8003b00:	0013      	movs	r3, r2
 8003b02:	011b      	lsls	r3, r3, #4
 8003b04:	1a9b      	subs	r3, r3, r2
 8003b06:	009b      	lsls	r3, r3, #2
 8003b08:	18cb      	adds	r3, r1, r3
 8003b0a:	2204      	movs	r2, #4
 8003b0c:	0001      	movs	r1, r0
 8003b0e:	1852      	adds	r2, r2, r1
 8003b10:	19d2      	adds	r2, r2, r7
 8003b12:	7892      	ldrb	r2, [r2, #2]
 8003b14:	189b      	adds	r3, r3, r2
 8003b16:	61fb      	str	r3, [r7, #28]
	g1Seconds += (g1Date.Date - 1) * 86400; // Ajouter les secondes pour les jours couls
 8003b18:	1d3b      	adds	r3, r7, #4
 8003b1a:	789b      	ldrb	r3, [r3, #2]
 8003b1c:	1e5a      	subs	r2, r3, #1
 8003b1e:	0013      	movs	r3, r2
 8003b20:	005b      	lsls	r3, r3, #1
 8003b22:	189b      	adds	r3, r3, r2
 8003b24:	011a      	lsls	r2, r3, #4
 8003b26:	1ad2      	subs	r2, r2, r3
 8003b28:	0113      	lsls	r3, r2, #4
 8003b2a:	1a9b      	subs	r3, r3, r2
 8003b2c:	01db      	lsls	r3, r3, #7
 8003b2e:	001a      	movs	r2, r3
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	189b      	adds	r3, r3, r2
 8003b34:	61fb      	str	r3, [r7, #28]

	uint32_t g2Seconds = g2Time.Hours * 3600 + g2Time.Minutes * 60 + g2Time.Seconds;
 8003b36:	231c      	movs	r3, #28
 8003b38:	0008      	movs	r0, r1
 8003b3a:	181b      	adds	r3, r3, r0
 8003b3c:	19db      	adds	r3, r3, r7
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	001a      	movs	r2, r3
 8003b42:	0013      	movs	r3, r2
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	1a9b      	subs	r3, r3, r2
 8003b48:	011a      	lsls	r2, r3, #4
 8003b4a:	1ad2      	subs	r2, r2, r3
 8003b4c:	0113      	lsls	r3, r2, #4
 8003b4e:	001a      	movs	r2, r3
 8003b50:	0011      	movs	r1, r2
 8003b52:	231c      	movs	r3, #28
 8003b54:	181b      	adds	r3, r3, r0
 8003b56:	19db      	adds	r3, r3, r7
 8003b58:	785b      	ldrb	r3, [r3, #1]
 8003b5a:	001a      	movs	r2, r3
 8003b5c:	0013      	movs	r3, r2
 8003b5e:	011b      	lsls	r3, r3, #4
 8003b60:	1a9b      	subs	r3, r3, r2
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	18cb      	adds	r3, r1, r3
 8003b66:	221c      	movs	r2, #28
 8003b68:	1812      	adds	r2, r2, r0
 8003b6a:	19d2      	adds	r2, r2, r7
 8003b6c:	7892      	ldrb	r2, [r2, #2]
 8003b6e:	189b      	adds	r3, r3, r2
 8003b70:	61bb      	str	r3, [r7, #24]
	g2Seconds += (g2Date.Date - 1) * 86400; // Ajouter les secondes pour les jours couls
 8003b72:	2318      	movs	r3, #24
 8003b74:	181b      	adds	r3, r3, r0
 8003b76:	19db      	adds	r3, r3, r7
 8003b78:	789b      	ldrb	r3, [r3, #2]
 8003b7a:	1e5a      	subs	r2, r3, #1
 8003b7c:	0013      	movs	r3, r2
 8003b7e:	005b      	lsls	r3, r3, #1
 8003b80:	189b      	adds	r3, r3, r2
 8003b82:	011a      	lsls	r2, r3, #4
 8003b84:	1ad2      	subs	r2, r2, r3
 8003b86:	0113      	lsls	r3, r2, #4
 8003b88:	1a9b      	subs	r3, r3, r2
 8003b8a:	01db      	lsls	r3, r3, #7
 8003b8c:	001a      	movs	r2, r3
 8003b8e:	69bb      	ldr	r3, [r7, #24]
 8003b90:	189b      	adds	r3, r3, r2
 8003b92:	61bb      	str	r3, [r7, #24]

	// Calculer la diffrence en secondes
	differenceSeconds = g2Seconds - g1Seconds;
 8003b94:	69ba      	ldr	r2, [r7, #24]
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	001a      	movs	r2, r3
 8003b9c:	4b1a      	ldr	r3, [pc, #104]	; (8003c08 <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_+0x148>)
 8003b9e:	601a      	str	r2, [r3, #0]

	// Calculer le temps coul en jours, heures, minutes et secondes
	int32_t jours = differenceSeconds / 86400;
 8003ba0:	4b19      	ldr	r3, [pc, #100]	; (8003c08 <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_+0x148>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4919      	ldr	r1, [pc, #100]	; (8003c0c <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_+0x14c>)
 8003ba6:	0018      	movs	r0, r3
 8003ba8:	f7fc fb34 	bl	8000214 <__divsi3>
 8003bac:	0003      	movs	r3, r0
 8003bae:	617b      	str	r3, [r7, #20]
	int32_t heures = (differenceSeconds % 86400) / 3600;
 8003bb0:	4b15      	ldr	r3, [pc, #84]	; (8003c08 <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_+0x148>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4915      	ldr	r1, [pc, #84]	; (8003c0c <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_+0x14c>)
 8003bb6:	0018      	movs	r0, r3
 8003bb8:	f7fc fc12 	bl	80003e0 <__aeabi_idivmod>
 8003bbc:	000b      	movs	r3, r1
 8003bbe:	001a      	movs	r2, r3
 8003bc0:	23e1      	movs	r3, #225	; 0xe1
 8003bc2:	0119      	lsls	r1, r3, #4
 8003bc4:	0010      	movs	r0, r2
 8003bc6:	f7fc fb25 	bl	8000214 <__divsi3>
 8003bca:	0003      	movs	r3, r0
 8003bcc:	613b      	str	r3, [r7, #16]
	int32_t minutes = (differenceSeconds % 3600) / 60;
 8003bce:	4b0e      	ldr	r3, [pc, #56]	; (8003c08 <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_+0x148>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	22e1      	movs	r2, #225	; 0xe1
 8003bd4:	0111      	lsls	r1, r2, #4
 8003bd6:	0018      	movs	r0, r3
 8003bd8:	f7fc fc02 	bl	80003e0 <__aeabi_idivmod>
 8003bdc:	000b      	movs	r3, r1
 8003bde:	213c      	movs	r1, #60	; 0x3c
 8003be0:	0018      	movs	r0, r3
 8003be2:	f7fc fb17 	bl	8000214 <__divsi3>
 8003be6:	0003      	movs	r3, r0
 8003be8:	60fb      	str	r3, [r7, #12]
	int32_t secondes = differenceSeconds % 60;
 8003bea:	4b07      	ldr	r3, [pc, #28]	; (8003c08 <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_+0x148>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	213c      	movs	r1, #60	; 0x3c
 8003bf0:	0018      	movs	r0, r3
 8003bf2:	f7fc fbf5 	bl	80003e0 <__aeabi_idivmod>
 8003bf6:	000b      	movs	r3, r1
 8003bf8:	60bb      	str	r3, [r7, #8]
}
 8003bfa:	46c0      	nop			; (mov r8, r8)
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	b009      	add	sp, #36	; 0x24
 8003c00:	bc90      	pop	{r4, r7}
 8003c02:	bc08      	pop	{r3}
 8003c04:	b004      	add	sp, #16
 8003c06:	4718      	bx	r3
 8003c08:	2000032c 	.word	0x2000032c
 8003c0c:	00015180 	.word	0x00015180

08003c10 <HAL_TIM_PeriodElapsedCallback>:


// Buzzer timer 100Hz (10ms)
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b082      	sub	sp, #8
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8003c18:	687a      	ldr	r2, [r7, #4]
 8003c1a:	4b2d      	ldr	r3, [pc, #180]	; (8003cd0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d153      	bne.n	8003cc8 <HAL_TIM_PeriodElapsedCallback+0xb8>

		// MAIN LOOP
		countMain++;
 8003c20:	4b2c      	ldr	r3, [pc, #176]	; (8003cd4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003c22:	881b      	ldrh	r3, [r3, #0]
 8003c24:	3301      	adds	r3, #1
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	4b2a      	ldr	r3, [pc, #168]	; (8003cd4 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8003c2a:	801a      	strh	r2, [r3, #0]

		// Interrupt Blinker
		if (blinkerInterruptFlag && !hot) {
 8003c2c:	4b2a      	ldr	r3, [pc, #168]	; (8003cd8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	b2db      	uxtb	r3, r3
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d009      	beq.n	8003c4a <HAL_TIM_PeriodElapsedCallback+0x3a>
 8003c36:	4b29      	ldr	r3, [pc, #164]	; (8003cdc <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8003c38:	781b      	ldrb	r3, [r3, #0]
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	4053      	eors	r3, r2
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_TIM_PeriodElapsedCallback+0x3a>
 8003c46:	2301      	movs	r3, #1
 8003c48:	e000      	b.n	8003c4c <HAL_TIM_PeriodElapsedCallback+0x3c>
 8003c4a:	2300      	movs	r3, #0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d012      	beq.n	8003c76 <HAL_TIM_PeriodElapsedCallback+0x66>
			calibrating = true; //debug
 8003c50:	4b23      	ldr	r3, [pc, #140]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8003c52:	2201      	movs	r2, #1
 8003c54:	701a      	strb	r2, [r3, #0]
			//Accel.calibrate(&hi2c1);
			Accel.calibrate(&hi2c1);
 8003c56:	4a23      	ldr	r2, [pc, #140]	; (8003ce4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8003c58:	4b23      	ldr	r3, [pc, #140]	; (8003ce8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8003c5a:	0011      	movs	r1, r2
 8003c5c:	0018      	movs	r0, r3
 8003c5e:	f7ff fd49 	bl	80036f4 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef>
			calibrating = false; //debug
 8003c62:	4b1f      	ldr	r3, [pc, #124]	; (8003ce0 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8003c64:	2200      	movs	r2, #0
 8003c66:	701a      	strb	r2, [r3, #0]
			blinkerInterruptFlag = false;
 8003c68:	4b1b      	ldr	r3, [pc, #108]	; (8003cd8 <HAL_TIM_PeriodElapsedCallback+0xc8>)
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	701a      	strb	r2, [r3, #0]
			detectOn = true;
 8003c6e:	4b1f      	ldr	r3, [pc, #124]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8003c70:	2201      	movs	r2, #1
 8003c72:	701a      	strb	r2, [r3, #0]
 8003c74:	e009      	b.n	8003c8a <HAL_TIM_PeriodElapsedCallback+0x7a>
		}

		else if (detectOn) {
 8003c76:	4b1d      	ldr	r3, [pc, #116]	; (8003cec <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8003c78:	781b      	ldrb	r3, [r3, #0]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d005      	beq.n	8003c8a <HAL_TIM_PeriodElapsedCallback+0x7a>
			Accel.detectAbnormal(&hi2c1);
 8003c7e:	4a19      	ldr	r2, [pc, #100]	; (8003ce4 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 8003c80:	4b19      	ldr	r3, [pc, #100]	; (8003ce8 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8003c82:	0011      	movs	r1, r2
 8003c84:	0018      	movs	r0, r3
 8003c86:	f7ff fbf9 	bl	800347c <_ZN5Accel14detectAbnormalEP19__I2C_HandleTypeDef>
		}

		// Sonner 1 seconde
		if (buzzerOn) {
 8003c8a:	4b19      	ldr	r3, [pc, #100]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8003c8c:	781b      	ldrb	r3, [r3, #0]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d01a      	beq.n	8003cc8 <HAL_TIM_PeriodElapsedCallback+0xb8>
			// duree minimale buzzer = 100*10ms = 1s
			if (buzzerStopRequest == true && (buzzerCount > 100)) {
 8003c92:	4b18      	ldr	r3, [pc, #96]	; (8003cf4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8003c94:	781b      	ldrb	r3, [r3, #0]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d110      	bne.n	8003cbc <HAL_TIM_PeriodElapsedCallback+0xac>
 8003c9a:	4b17      	ldr	r3, [pc, #92]	; (8003cf8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	2b64      	cmp	r3, #100	; 0x64
 8003ca0:	d90c      	bls.n	8003cbc <HAL_TIM_PeriodElapsedCallback+0xac>
				//TIM1->CCR2 = 0; // PWM buzzer = 0
				HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8003ca2:	2380      	movs	r3, #128	; 0x80
 8003ca4:	005b      	lsls	r3, r3, #1
 8003ca6:	4815      	ldr	r0, [pc, #84]	; (8003cfc <HAL_TIM_PeriodElapsedCallback+0xec>)
 8003ca8:	2200      	movs	r2, #0
 8003caa:	0019      	movs	r1, r3
 8003cac:	f001 f87b 	bl	8004da6 <HAL_GPIO_WritePin>
				//HAL_GPIO_WritePin(UARTINFO_GPIO_Port, UARTINFO_Pin, GPIO_PIN_RESET);
				buzzerOn = false;
 8003cb0:	4b0f      	ldr	r3, [pc, #60]	; (8003cf0 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	701a      	strb	r2, [r3, #0]
				buzzerStopRequest = false;
 8003cb6:	4b0f      	ldr	r3, [pc, #60]	; (8003cf4 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	701a      	strb	r2, [r3, #0]
			}
			buzzerCount++;
 8003cbc:	4b0e      	ldr	r3, [pc, #56]	; (8003cf8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003cbe:	781b      	ldrb	r3, [r3, #0]
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	b2da      	uxtb	r2, r3
 8003cc4:	4b0c      	ldr	r3, [pc, #48]	; (8003cf8 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003cc6:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8003cc8:	46c0      	nop			; (mov r8, r8)
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	b002      	add	sp, #8
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	20000404 	.word	0x20000404
 8003cd4:	200002f2 	.word	0x200002f2
 8003cd8:	200002f4 	.word	0x200002f4
 8003cdc:	200002f5 	.word	0x200002f5
 8003ce0:	200002f0 	.word	0x200002f0
 8003ce4:	20000330 	.word	0x20000330
 8003ce8:	200000a0 	.word	0x200000a0
 8003cec:	200002f1 	.word	0x200002f1
 8003cf0:	200002f6 	.word	0x200002f6
 8003cf4:	200002f7 	.word	0x200002f7
 8003cf8:	200002f8 	.word	0x200002f8
 8003cfc:	50000400 	.word	0x50000400

08003d00 <handleStartBuzzer>:

void handleStartBuzzer() {
 8003d00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d02:	b089      	sub	sp, #36	; 0x24
 8003d04:	af08      	add	r7, sp, #32
	//TIM1->CCR2 = 700; // PWM buzzer = gentil
	//if (HAL_TIM_Base_Start_IT(&htim3) == HAL_OK) {
		//TIM1->CCR2 = 400; // PWM buzzer = gentil
	//HAL_GPIO_WritePin(UARTINFO_GPIO_Port, UARTINFO_Pin, GPIO_PIN_SET);
	if (!buzzerOn) {
 8003d06:	4b1b      	ldr	r3, [pc, #108]	; (8003d74 <handleStartBuzzer+0x74>)
 8003d08:	781b      	ldrb	r3, [r3, #0]
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	4053      	eors	r3, r2
 8003d0e:	b2db      	uxtb	r3, r3
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d025      	beq.n	8003d60 <handleStartBuzzer+0x60>
		HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 8003d14:	2380      	movs	r3, #128	; 0x80
 8003d16:	005b      	lsls	r3, r3, #1
 8003d18:	4817      	ldr	r0, [pc, #92]	; (8003d78 <handleStartBuzzer+0x78>)
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	0019      	movs	r1, r3
 8003d1e:	f001 f842 	bl	8004da6 <HAL_GPIO_WritePin>
		buzzerOn = true;
 8003d22:	4b14      	ldr	r3, [pc, #80]	; (8003d74 <handleStartBuzzer+0x74>)
 8003d24:	2201      	movs	r2, #1
 8003d26:	701a      	strb	r2, [r3, #0]
		get_time();
 8003d28:	f7ff feb2 	bl	8003a90 <_Z8get_timev>
		diff_time(initDate,initTime,gDate,gTime);
 8003d2c:	4b13      	ldr	r3, [pc, #76]	; (8003d7c <handleStartBuzzer+0x7c>)
 8003d2e:	4814      	ldr	r0, [pc, #80]	; (8003d80 <handleStartBuzzer+0x80>)
 8003d30:	4914      	ldr	r1, [pc, #80]	; (8003d84 <handleStartBuzzer+0x84>)
 8003d32:	220c      	movs	r2, #12
 8003d34:	446a      	add	r2, sp
 8003d36:	c970      	ldmia	r1!, {r4, r5, r6}
 8003d38:	c270      	stmia	r2!, {r4, r5, r6}
 8003d3a:	c930      	ldmia	r1!, {r4, r5}
 8003d3c:	c230      	stmia	r2!, {r4, r5}
 8003d3e:	4912      	ldr	r1, [pc, #72]	; (8003d88 <handleStartBuzzer+0x88>)
 8003d40:	2208      	movs	r2, #8
 8003d42:	446a      	add	r2, sp
 8003d44:	6809      	ldr	r1, [r1, #0]
 8003d46:	6011      	str	r1, [r2, #0]
 8003d48:	466a      	mov	r2, sp
 8003d4a:	0011      	movs	r1, r2
 8003d4c:	001a      	movs	r2, r3
 8003d4e:	320c      	adds	r2, #12
 8003d50:	ca30      	ldmia	r2!, {r4, r5}
 8003d52:	c130      	stmia	r1!, {r4, r5}
 8003d54:	6819      	ldr	r1, [r3, #0]
 8003d56:	685a      	ldr	r2, [r3, #4]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	6800      	ldr	r0, [r0, #0]
 8003d5c:	f7ff feb0 	bl	8003ac0 <_Z9diff_time15RTC_DateTypeDef15RTC_TimeTypeDefS_S0_>
	}
	buzzerCount = 0;
 8003d60:	4b0a      	ldr	r3, [pc, #40]	; (8003d8c <handleStartBuzzer+0x8c>)
 8003d62:	2200      	movs	r2, #0
 8003d64:	701a      	strb	r2, [r3, #0]
	buzzerStopRequest = false;
 8003d66:	4b0a      	ldr	r3, [pc, #40]	; (8003d90 <handleStartBuzzer+0x90>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	701a      	strb	r2, [r3, #0]
//	}
}
 8003d6c:	46c0      	nop			; (mov r8, r8)
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	b001      	add	sp, #4
 8003d72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003d74:	200002f6 	.word	0x200002f6
 8003d78:	50000400 	.word	0x50000400
 8003d7c:	200002fc 	.word	0x200002fc
 8003d80:	20000310 	.word	0x20000310
 8003d84:	20000318 	.word	0x20000318
 8003d88:	20000314 	.word	0x20000314
 8003d8c:	200002f8 	.word	0x200002f8
 8003d90:	200002f7 	.word	0x200002f7

08003d94 <handleStopBuzzer>:

void handleStopBuzzer() {
 8003d94:	b580      	push	{r7, lr}
 8003d96:	af00      	add	r7, sp, #0
	buzzerStopRequest = true;
 8003d98:	4b02      	ldr	r3, [pc, #8]	; (8003da4 <handleStopBuzzer+0x10>)
 8003d9a:	2201      	movs	r2, #1
 8003d9c:	701a      	strb	r2, [r3, #0]
}
 8003d9e:	46c0      	nop			; (mov r8, r8)
 8003da0:	46bd      	mov	sp, r7
 8003da2:	bd80      	pop	{r7, pc}
 8003da4:	200002f7 	.word	0x200002f7

08003da8 <alt_main>:
void enableHotBlinkerInterrupt() {
    HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
}

int alt_main()
{
 8003da8:	b5b0      	push	{r4, r5, r7, lr}
 8003daa:	af00      	add	r7, sp, #0
	// VAR Init
	if (HAL_GPIO_ReadPin(ACC_GPIO_Port, ACC_Pin) == GPIO_PIN_SET) {
 8003dac:	23a0      	movs	r3, #160	; 0xa0
 8003dae:	05db      	lsls	r3, r3, #23
 8003db0:	2101      	movs	r1, #1
 8003db2:	0018      	movs	r0, r3
 8003db4:	f000 ffda 	bl	8004d6c <HAL_GPIO_ReadPin>
 8003db8:	0003      	movs	r3, r0
 8003dba:	3b01      	subs	r3, #1
 8003dbc:	425a      	negs	r2, r3
 8003dbe:	4153      	adcs	r3, r2
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <alt_main+0x26>
		hot = false;
 8003dc6:	4b16      	ldr	r3, [pc, #88]	; (8003e20 <alt_main+0x78>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	701a      	strb	r2, [r3, #0]
 8003dcc:	e002      	b.n	8003dd4 <alt_main+0x2c>
	} else {
		hot = true;
 8003dce:	4b14      	ldr	r3, [pc, #80]	; (8003e20 <alt_main+0x78>)
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	701a      	strb	r2, [r3, #0]
	}

	// ***POUR LES TESTS***
	blinkerInterruptFlag = true;
 8003dd4:	4b13      	ldr	r3, [pc, #76]	; (8003e24 <alt_main+0x7c>)
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	701a      	strb	r2, [r3, #0]
	hot = false;
 8003dda:	4b11      	ldr	r3, [pc, #68]	; (8003e20 <alt_main+0x78>)
 8003ddc:	2200      	movs	r2, #0
 8003dde:	701a      	strb	r2, [r3, #0]

	// Accel init
	// HAL_Delay(100);
	Accel.init(&hi2c1);
 8003de0:	4a11      	ldr	r2, [pc, #68]	; (8003e28 <alt_main+0x80>)
 8003de2:	4b12      	ldr	r3, [pc, #72]	; (8003e2c <alt_main+0x84>)
 8003de4:	0011      	movs	r1, r2
 8003de6:	0018      	movs	r0, r3
 8003de8:	f7ff f92c 	bl	8003044 <_ZN5Accel4initEP19__I2C_HandleTypeDef>
	Accel.calibrate(&hi2c1);
 8003dec:	4a0e      	ldr	r2, [pc, #56]	; (8003e28 <alt_main+0x80>)
 8003dee:	4b0f      	ldr	r3, [pc, #60]	; (8003e2c <alt_main+0x84>)
 8003df0:	0011      	movs	r1, r2
 8003df2:	0018      	movs	r0, r3
 8003df4:	f7ff fc7e 	bl	80036f4 <_ZN5Accel9calibrateEP19__I2C_HandleTypeDef>
	set_time();
 8003df8:	f7ff fe12 	bl	8003a20 <_Z8set_timev>

	get_time();
 8003dfc:	f7ff fe48 	bl	8003a90 <_Z8get_timev>
	initTime = gTime;
 8003e00:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <alt_main+0x88>)
 8003e02:	4a0c      	ldr	r2, [pc, #48]	; (8003e34 <alt_main+0x8c>)
 8003e04:	ca13      	ldmia	r2!, {r0, r1, r4}
 8003e06:	c313      	stmia	r3!, {r0, r1, r4}
 8003e08:	ca03      	ldmia	r2!, {r0, r1}
 8003e0a:	c303      	stmia	r3!, {r0, r1}
	initDate = gDate;
 8003e0c:	4b0a      	ldr	r3, [pc, #40]	; (8003e38 <alt_main+0x90>)
 8003e0e:	4a0b      	ldr	r2, [pc, #44]	; (8003e3c <alt_main+0x94>)
 8003e10:	6812      	ldr	r2, [r2, #0]
 8003e12:	601a      	str	r2, [r3, #0]

	//// Start 'loop' timer
	////HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
	////TIM1->CCR2 = 0;
	HAL_TIM_Base_Start_IT(&htim3);
 8003e14:	4b0a      	ldr	r3, [pc, #40]	; (8003e40 <alt_main+0x98>)
 8003e16:	0018      	movs	r0, r3
 8003e18:	f003 f89e 	bl	8006f58 <HAL_TIM_Base_Start_IT>
	while(1) {}
 8003e1c:	e7fe      	b.n	8003e1c <alt_main+0x74>
 8003e1e:	46c0      	nop			; (mov r8, r8)
 8003e20:	200002f5 	.word	0x200002f5
 8003e24:	200002f4 	.word	0x200002f4
 8003e28:	20000330 	.word	0x20000330
 8003e2c:	200000a0 	.word	0x200000a0
 8003e30:	200002fc 	.word	0x200002fc
 8003e34:	20000318 	.word	0x20000318
 8003e38:	20000310 	.word	0x20000310
 8003e3c:	20000314 	.word	0x20000314
 8003e40:	20000404 	.word	0x20000404

08003e44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003e44:	b590      	push	{r4, r7, lr}
 8003e46:	b089      	sub	sp, #36	; 0x24
 8003e48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e4a:	240c      	movs	r4, #12
 8003e4c:	193b      	adds	r3, r7, r4
 8003e4e:	0018      	movs	r0, r3
 8003e50:	2314      	movs	r3, #20
 8003e52:	001a      	movs	r2, r3
 8003e54:	2100      	movs	r1, #0
 8003e56:	f004 fc99 	bl	800878c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5a:	4b2d      	ldr	r3, [pc, #180]	; (8003f10 <MX_GPIO_Init+0xcc>)
 8003e5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e5e:	4b2c      	ldr	r3, [pc, #176]	; (8003f10 <MX_GPIO_Init+0xcc>)
 8003e60:	2101      	movs	r1, #1
 8003e62:	430a      	orrs	r2, r1
 8003e64:	635a      	str	r2, [r3, #52]	; 0x34
 8003e66:	4b2a      	ldr	r3, [pc, #168]	; (8003f10 <MX_GPIO_Init+0xcc>)
 8003e68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e6a:	2201      	movs	r2, #1
 8003e6c:	4013      	ands	r3, r2
 8003e6e:	60bb      	str	r3, [r7, #8]
 8003e70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e72:	4b27      	ldr	r3, [pc, #156]	; (8003f10 <MX_GPIO_Init+0xcc>)
 8003e74:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003e76:	4b26      	ldr	r3, [pc, #152]	; (8003f10 <MX_GPIO_Init+0xcc>)
 8003e78:	2102      	movs	r1, #2
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e7e:	4b24      	ldr	r3, [pc, #144]	; (8003f10 <MX_GPIO_Init+0xcc>)
 8003e80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e82:	2202      	movs	r2, #2
 8003e84:	4013      	ands	r3, r2
 8003e86:	607b      	str	r3, [r7, #4]
 8003e88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_RESET);
 8003e8a:	2380      	movs	r3, #128	; 0x80
 8003e8c:	005b      	lsls	r3, r3, #1
 8003e8e:	4821      	ldr	r0, [pc, #132]	; (8003f14 <MX_GPIO_Init+0xd0>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	0019      	movs	r1, r3
 8003e94:	f000 ff87 	bl	8004da6 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ACC_Pin|BLK_Pin|AIN_INT2_Pin;
 8003e98:	193b      	adds	r3, r7, r4
 8003e9a:	2204      	movs	r2, #4
 8003e9c:	32ff      	adds	r2, #255	; 0xff
 8003e9e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ea0:	193b      	adds	r3, r7, r4
 8003ea2:	2288      	movs	r2, #136	; 0x88
 8003ea4:	0352      	lsls	r2, r2, #13
 8003ea6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ea8:	193b      	adds	r3, r7, r4
 8003eaa:	2200      	movs	r2, #0
 8003eac:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003eae:	193a      	adds	r2, r7, r4
 8003eb0:	23a0      	movs	r3, #160	; 0xa0
 8003eb2:	05db      	lsls	r3, r3, #23
 8003eb4:	0011      	movs	r1, r2
 8003eb6:	0018      	movs	r0, r3
 8003eb8:	f000 fdf4 	bl	8004aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AIN_INT1_Pin;
 8003ebc:	0021      	movs	r1, r4
 8003ebe:	187b      	adds	r3, r7, r1
 8003ec0:	2204      	movs	r2, #4
 8003ec2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003ec4:	187b      	adds	r3, r7, r1
 8003ec6:	2288      	movs	r2, #136	; 0x88
 8003ec8:	0352      	lsls	r2, r2, #13
 8003eca:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ecc:	187b      	adds	r3, r7, r1
 8003ece:	2200      	movs	r2, #0
 8003ed0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(AIN_INT1_GPIO_Port, &GPIO_InitStruct);
 8003ed2:	000c      	movs	r4, r1
 8003ed4:	187b      	adds	r3, r7, r1
 8003ed6:	4a0f      	ldr	r2, [pc, #60]	; (8003f14 <MX_GPIO_Init+0xd0>)
 8003ed8:	0019      	movs	r1, r3
 8003eda:	0010      	movs	r0, r2
 8003edc:	f000 fde2 	bl	8004aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8003ee0:	0021      	movs	r1, r4
 8003ee2:	187b      	adds	r3, r7, r1
 8003ee4:	2280      	movs	r2, #128	; 0x80
 8003ee6:	0052      	lsls	r2, r2, #1
 8003ee8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003eea:	187b      	adds	r3, r7, r1
 8003eec:	2201      	movs	r2, #1
 8003eee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef0:	187b      	adds	r3, r7, r1
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef6:	187b      	adds	r3, r7, r1
 8003ef8:	2200      	movs	r2, #0
 8003efa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8003efc:	187b      	adds	r3, r7, r1
 8003efe:	4a05      	ldr	r2, [pc, #20]	; (8003f14 <MX_GPIO_Init+0xd0>)
 8003f00:	0019      	movs	r1, r3
 8003f02:	0010      	movs	r0, r2
 8003f04:	f000 fdce 	bl	8004aa4 <HAL_GPIO_Init>

}
 8003f08:	46c0      	nop			; (mov r8, r8)
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b009      	add	sp, #36	; 0x24
 8003f0e:	bd90      	pop	{r4, r7, pc}
 8003f10:	40021000 	.word	0x40021000
 8003f14:	50000400 	.word	0x50000400

08003f18 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003f1c:	4b1b      	ldr	r3, [pc, #108]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f1e:	4a1c      	ldr	r2, [pc, #112]	; (8003f90 <MX_I2C1_Init+0x78>)
 8003f20:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8003f22:	4b1a      	ldr	r3, [pc, #104]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f24:	4a1b      	ldr	r2, [pc, #108]	; (8003f94 <MX_I2C1_Init+0x7c>)
 8003f26:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003f28:	4b18      	ldr	r3, [pc, #96]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003f2e:	4b17      	ldr	r3, [pc, #92]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f30:	2201      	movs	r2, #1
 8003f32:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003f34:	4b15      	ldr	r3, [pc, #84]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003f3a:	4b14      	ldr	r3, [pc, #80]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003f40:	4b12      	ldr	r3, [pc, #72]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f42:	2200      	movs	r2, #0
 8003f44:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003f46:	4b11      	ldr	r3, [pc, #68]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f48:	2200      	movs	r2, #0
 8003f4a:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003f4c:	4b0f      	ldr	r3, [pc, #60]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f4e:	2200      	movs	r2, #0
 8003f50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003f52:	4b0e      	ldr	r3, [pc, #56]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f54:	0018      	movs	r0, r3
 8003f56:	f000 ff43 	bl	8004de0 <HAL_I2C_Init>
 8003f5a:	1e03      	subs	r3, r0, #0
 8003f5c:	d001      	beq.n	8003f62 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003f5e:	f000 f95a 	bl	8004216 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003f62:	4b0a      	ldr	r3, [pc, #40]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f64:	2100      	movs	r1, #0
 8003f66:	0018      	movs	r0, r3
 8003f68:	f001 fd46 	bl	80059f8 <HAL_I2CEx_ConfigAnalogFilter>
 8003f6c:	1e03      	subs	r3, r0, #0
 8003f6e:	d001      	beq.n	8003f74 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003f70:	f000 f951 	bl	8004216 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8003f74:	4b05      	ldr	r3, [pc, #20]	; (8003f8c <MX_I2C1_Init+0x74>)
 8003f76:	2100      	movs	r1, #0
 8003f78:	0018      	movs	r0, r3
 8003f7a:	f001 fd89 	bl	8005a90 <HAL_I2CEx_ConfigDigitalFilter>
 8003f7e:	1e03      	subs	r3, r0, #0
 8003f80:	d001      	beq.n	8003f86 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8003f82:	f000 f948 	bl	8004216 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003f86:	46c0      	nop			; (mov r8, r8)
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}
 8003f8c:	20000330 	.word	0x20000330
 8003f90:	40005400 	.word	0x40005400
 8003f94:	00303d5b 	.word	0x00303d5b

08003f98 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8003f9c:	4b1b      	ldr	r3, [pc, #108]	; (800400c <MX_I2C2_Init+0x74>)
 8003f9e:	4a1c      	ldr	r2, [pc, #112]	; (8004010 <MX_I2C2_Init+0x78>)
 8003fa0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00303D5B;
 8003fa2:	4b1a      	ldr	r3, [pc, #104]	; (800400c <MX_I2C2_Init+0x74>)
 8003fa4:	4a1b      	ldr	r2, [pc, #108]	; (8004014 <MX_I2C2_Init+0x7c>)
 8003fa6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8003fa8:	4b18      	ldr	r3, [pc, #96]	; (800400c <MX_I2C2_Init+0x74>)
 8003faa:	2200      	movs	r2, #0
 8003fac:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003fae:	4b17      	ldr	r3, [pc, #92]	; (800400c <MX_I2C2_Init+0x74>)
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003fb4:	4b15      	ldr	r3, [pc, #84]	; (800400c <MX_I2C2_Init+0x74>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8003fba:	4b14      	ldr	r3, [pc, #80]	; (800400c <MX_I2C2_Init+0x74>)
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003fc0:	4b12      	ldr	r3, [pc, #72]	; (800400c <MX_I2C2_Init+0x74>)
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003fc6:	4b11      	ldr	r3, [pc, #68]	; (800400c <MX_I2C2_Init+0x74>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003fcc:	4b0f      	ldr	r3, [pc, #60]	; (800400c <MX_I2C2_Init+0x74>)
 8003fce:	2200      	movs	r2, #0
 8003fd0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8003fd2:	4b0e      	ldr	r3, [pc, #56]	; (800400c <MX_I2C2_Init+0x74>)
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f000 ff03 	bl	8004de0 <HAL_I2C_Init>
 8003fda:	1e03      	subs	r3, r0, #0
 8003fdc:	d001      	beq.n	8003fe2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8003fde:	f000 f91a 	bl	8004216 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8003fe2:	4b0a      	ldr	r3, [pc, #40]	; (800400c <MX_I2C2_Init+0x74>)
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	0018      	movs	r0, r3
 8003fe8:	f001 fd06 	bl	80059f8 <HAL_I2CEx_ConfigAnalogFilter>
 8003fec:	1e03      	subs	r3, r0, #0
 8003fee:	d001      	beq.n	8003ff4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8003ff0:	f000 f911 	bl	8004216 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8003ff4:	4b05      	ldr	r3, [pc, #20]	; (800400c <MX_I2C2_Init+0x74>)
 8003ff6:	2100      	movs	r1, #0
 8003ff8:	0018      	movs	r0, r3
 8003ffa:	f001 fd49 	bl	8005a90 <HAL_I2CEx_ConfigDigitalFilter>
 8003ffe:	1e03      	subs	r3, r0, #0
 8004000:	d001      	beq.n	8004006 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8004002:	f000 f908 	bl	8004216 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8004006:	46c0      	nop			; (mov r8, r8)
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	20000384 	.word	0x20000384
 8004010:	40005800 	.word	0x40005800
 8004014:	00303d5b 	.word	0x00303d5b

08004018 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004018:	b590      	push	{r4, r7, lr}
 800401a:	b093      	sub	sp, #76	; 0x4c
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004020:	2334      	movs	r3, #52	; 0x34
 8004022:	18fb      	adds	r3, r7, r3
 8004024:	0018      	movs	r0, r3
 8004026:	2314      	movs	r3, #20
 8004028:	001a      	movs	r2, r3
 800402a:	2100      	movs	r1, #0
 800402c:	f004 fbae 	bl	800878c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004030:	241c      	movs	r4, #28
 8004032:	193b      	adds	r3, r7, r4
 8004034:	0018      	movs	r0, r3
 8004036:	2318      	movs	r3, #24
 8004038:	001a      	movs	r2, r3
 800403a:	2100      	movs	r1, #0
 800403c:	f004 fba6 	bl	800878c <memset>
  if(i2cHandle->Instance==I2C1)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a3f      	ldr	r2, [pc, #252]	; (8004144 <HAL_I2C_MspInit+0x12c>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d140      	bne.n	80040cc <HAL_I2C_MspInit+0xb4>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800404a:	193b      	adds	r3, r7, r4
 800404c:	2220      	movs	r2, #32
 800404e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004050:	193b      	adds	r3, r7, r4
 8004052:	2200      	movs	r2, #0
 8004054:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004056:	193b      	adds	r3, r7, r4
 8004058:	0018      	movs	r0, r3
 800405a:	f002 fa6b 	bl	8006534 <HAL_RCCEx_PeriphCLKConfig>
 800405e:	1e03      	subs	r3, r0, #0
 8004060:	d001      	beq.n	8004066 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8004062:	f000 f8d8 	bl	8004216 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004066:	4b38      	ldr	r3, [pc, #224]	; (8004148 <HAL_I2C_MspInit+0x130>)
 8004068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800406a:	4b37      	ldr	r3, [pc, #220]	; (8004148 <HAL_I2C_MspInit+0x130>)
 800406c:	2101      	movs	r1, #1
 800406e:	430a      	orrs	r2, r1
 8004070:	635a      	str	r2, [r3, #52]	; 0x34
 8004072:	4b35      	ldr	r3, [pc, #212]	; (8004148 <HAL_I2C_MspInit+0x130>)
 8004074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004076:	2201      	movs	r2, #1
 8004078:	4013      	ands	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]
 800407c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = AIN_SCL_Pin|AIN_SDA_Pin;
 800407e:	2134      	movs	r1, #52	; 0x34
 8004080:	187b      	adds	r3, r7, r1
 8004082:	22c0      	movs	r2, #192	; 0xc0
 8004084:	00d2      	lsls	r2, r2, #3
 8004086:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004088:	187b      	adds	r3, r7, r1
 800408a:	2212      	movs	r2, #18
 800408c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800408e:	187b      	adds	r3, r7, r1
 8004090:	2200      	movs	r2, #0
 8004092:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004094:	187b      	adds	r3, r7, r1
 8004096:	2200      	movs	r2, #0
 8004098:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 800409a:	187b      	adds	r3, r7, r1
 800409c:	2206      	movs	r2, #6
 800409e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040a0:	187a      	adds	r2, r7, r1
 80040a2:	23a0      	movs	r3, #160	; 0xa0
 80040a4:	05db      	lsls	r3, r3, #23
 80040a6:	0011      	movs	r1, r2
 80040a8:	0018      	movs	r0, r3
 80040aa:	f000 fcfb 	bl	8004aa4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040ae:	4b26      	ldr	r3, [pc, #152]	; (8004148 <HAL_I2C_MspInit+0x130>)
 80040b0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040b2:	4b25      	ldr	r3, [pc, #148]	; (8004148 <HAL_I2C_MspInit+0x130>)
 80040b4:	2180      	movs	r1, #128	; 0x80
 80040b6:	0389      	lsls	r1, r1, #14
 80040b8:	430a      	orrs	r2, r1
 80040ba:	63da      	str	r2, [r3, #60]	; 0x3c
 80040bc:	4b22      	ldr	r3, [pc, #136]	; (8004148 <HAL_I2C_MspInit+0x130>)
 80040be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040c0:	2380      	movs	r3, #128	; 0x80
 80040c2:	039b      	lsls	r3, r3, #14
 80040c4:	4013      	ands	r3, r2
 80040c6:	617b      	str	r3, [r7, #20]
 80040c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80040ca:	e036      	b.n	800413a <HAL_I2C_MspInit+0x122>
  else if(i2cHandle->Instance==I2C2)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4a1e      	ldr	r2, [pc, #120]	; (800414c <HAL_I2C_MspInit+0x134>)
 80040d2:	4293      	cmp	r3, r2
 80040d4:	d131      	bne.n	800413a <HAL_I2C_MspInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040d6:	4b1c      	ldr	r3, [pc, #112]	; (8004148 <HAL_I2C_MspInit+0x130>)
 80040d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040da:	4b1b      	ldr	r3, [pc, #108]	; (8004148 <HAL_I2C_MspInit+0x130>)
 80040dc:	2101      	movs	r1, #1
 80040de:	430a      	orrs	r2, r1
 80040e0:	635a      	str	r2, [r3, #52]	; 0x34
 80040e2:	4b19      	ldr	r3, [pc, #100]	; (8004148 <HAL_I2C_MspInit+0x130>)
 80040e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80040e6:	2201      	movs	r2, #1
 80040e8:	4013      	ands	r3, r2
 80040ea:	613b      	str	r3, [r7, #16]
 80040ec:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = AOUT_SCL_Pin|AOUT_SDA_Pin;
 80040ee:	2134      	movs	r1, #52	; 0x34
 80040f0:	187b      	adds	r3, r7, r1
 80040f2:	22c0      	movs	r2, #192	; 0xc0
 80040f4:	0152      	lsls	r2, r2, #5
 80040f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040f8:	187b      	adds	r3, r7, r1
 80040fa:	2212      	movs	r2, #18
 80040fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040fe:	187b      	adds	r3, r7, r1
 8004100:	2200      	movs	r2, #0
 8004102:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004104:	187b      	adds	r3, r7, r1
 8004106:	2200      	movs	r2, #0
 8004108:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 800410a:	187b      	adds	r3, r7, r1
 800410c:	2206      	movs	r2, #6
 800410e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004110:	187a      	adds	r2, r7, r1
 8004112:	23a0      	movs	r3, #160	; 0xa0
 8004114:	05db      	lsls	r3, r3, #23
 8004116:	0011      	movs	r1, r2
 8004118:	0018      	movs	r0, r3
 800411a:	f000 fcc3 	bl	8004aa4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800411e:	4b0a      	ldr	r3, [pc, #40]	; (8004148 <HAL_I2C_MspInit+0x130>)
 8004120:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004122:	4b09      	ldr	r3, [pc, #36]	; (8004148 <HAL_I2C_MspInit+0x130>)
 8004124:	2180      	movs	r1, #128	; 0x80
 8004126:	03c9      	lsls	r1, r1, #15
 8004128:	430a      	orrs	r2, r1
 800412a:	63da      	str	r2, [r3, #60]	; 0x3c
 800412c:	4b06      	ldr	r3, [pc, #24]	; (8004148 <HAL_I2C_MspInit+0x130>)
 800412e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004130:	2380      	movs	r3, #128	; 0x80
 8004132:	03db      	lsls	r3, r3, #15
 8004134:	4013      	ands	r3, r2
 8004136:	60fb      	str	r3, [r7, #12]
 8004138:	68fb      	ldr	r3, [r7, #12]
}
 800413a:	46c0      	nop			; (mov r8, r8)
 800413c:	46bd      	mov	sp, r7
 800413e:	b013      	add	sp, #76	; 0x4c
 8004140:	bd90      	pop	{r4, r7, pc}
 8004142:	46c0      	nop			; (mov r8, r8)
 8004144:	40005400 	.word	0x40005400
 8004148:	40021000 	.word	0x40021000
 800414c:	40005800 	.word	0x40005800

08004150 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004154:	f000 fb1e 	bl	8004794 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004158:	f000 f811 	bl	800417e <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800415c:	f7ff fe72 	bl	8003e44 <MX_GPIO_Init>
  MX_I2C1_Init();
 8004160:	f7ff feda 	bl	8003f18 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8004164:	f000 f9d0 	bl	8004508 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004168:	f000 fa1c 	bl	80045a4 <MX_USART2_UART_Init>
  MX_I2C2_Init();
 800416c:	f7ff ff14 	bl	8003f98 <MX_I2C2_Init>
  MX_TIM3_Init();
 8004170:	f000 f94e 	bl	8004410 <MX_TIM3_Init>
  MX_RTC_Init();
 8004174:	f000 f854 	bl	8004220 <MX_RTC_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //lis2dw12_init2();
  //lis2dw12_wake_up();

  alt_main();
 8004178:	f7ff fe16 	bl	8003da8 <alt_main>

  //testwho_status = HAL_I2C_Mem_Read(&hi2c2, LIS2DW12_I2C_ADD_L, LIS2DW12_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &testwho, 1, 100);
  while (1)
 800417c:	e7fe      	b.n	800417c <main+0x2c>

0800417e <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800417e:	b590      	push	{r4, r7, lr}
 8004180:	b093      	sub	sp, #76	; 0x4c
 8004182:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004184:	2414      	movs	r4, #20
 8004186:	193b      	adds	r3, r7, r4
 8004188:	0018      	movs	r0, r3
 800418a:	2334      	movs	r3, #52	; 0x34
 800418c:	001a      	movs	r2, r3
 800418e:	2100      	movs	r1, #0
 8004190:	f004 fafc 	bl	800878c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004194:	1d3b      	adds	r3, r7, #4
 8004196:	0018      	movs	r0, r3
 8004198:	2310      	movs	r3, #16
 800419a:	001a      	movs	r2, r3
 800419c:	2100      	movs	r1, #0
 800419e:	f004 faf5 	bl	800878c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80041a2:	2380      	movs	r3, #128	; 0x80
 80041a4:	009b      	lsls	r3, r3, #2
 80041a6:	0018      	movs	r0, r3
 80041a8:	f001 fcbe 	bl	8005b28 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80041ac:	193b      	adds	r3, r7, r4
 80041ae:	220a      	movs	r2, #10
 80041b0:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80041b2:	193b      	adds	r3, r7, r4
 80041b4:	2280      	movs	r2, #128	; 0x80
 80041b6:	0052      	lsls	r2, r2, #1
 80041b8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80041ba:	0021      	movs	r1, r4
 80041bc:	187b      	adds	r3, r7, r1
 80041be:	2200      	movs	r2, #0
 80041c0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80041c2:	187b      	adds	r3, r7, r1
 80041c4:	2240      	movs	r2, #64	; 0x40
 80041c6:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80041c8:	187b      	adds	r3, r7, r1
 80041ca:	2201      	movs	r2, #1
 80041cc:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80041ce:	187b      	adds	r3, r7, r1
 80041d0:	2200      	movs	r2, #0
 80041d2:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80041d4:	187b      	adds	r3, r7, r1
 80041d6:	0018      	movs	r0, r3
 80041d8:	f001 fcf2 	bl	8005bc0 <HAL_RCC_OscConfig>
 80041dc:	1e03      	subs	r3, r0, #0
 80041de:	d001      	beq.n	80041e4 <SystemClock_Config+0x66>
  {
    Error_Handler();
 80041e0:	f000 f819 	bl	8004216 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80041e4:	1d3b      	adds	r3, r7, #4
 80041e6:	2207      	movs	r2, #7
 80041e8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80041ea:	1d3b      	adds	r3, r7, #4
 80041ec:	2200      	movs	r2, #0
 80041ee:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80041f0:	1d3b      	adds	r3, r7, #4
 80041f2:	2200      	movs	r2, #0
 80041f4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80041f6:	1d3b      	adds	r3, r7, #4
 80041f8:	2200      	movs	r2, #0
 80041fa:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80041fc:	1d3b      	adds	r3, r7, #4
 80041fe:	2100      	movs	r1, #0
 8004200:	0018      	movs	r0, r3
 8004202:	f001 ffed 	bl	80061e0 <HAL_RCC_ClockConfig>
 8004206:	1e03      	subs	r3, r0, #0
 8004208:	d001      	beq.n	800420e <SystemClock_Config+0x90>
  {
    Error_Handler();
 800420a:	f000 f804 	bl	8004216 <Error_Handler>
  }
}
 800420e:	46c0      	nop			; (mov r8, r8)
 8004210:	46bd      	mov	sp, r7
 8004212:	b013      	add	sp, #76	; 0x4c
 8004214:	bd90      	pop	{r4, r7, pc}

08004216 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004216:	b580      	push	{r7, lr}
 8004218:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800421a:	b672      	cpsid	i
}
 800421c:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800421e:	e7fe      	b.n	800421e <Error_Handler+0x8>

08004220 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004226:	1d3b      	adds	r3, r7, #4
 8004228:	0018      	movs	r0, r3
 800422a:	2314      	movs	r3, #20
 800422c:	001a      	movs	r2, r3
 800422e:	2100      	movs	r1, #0
 8004230:	f004 faac 	bl	800878c <memset>
  RTC_DateTypeDef sDate = {0};
 8004234:	003b      	movs	r3, r7
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800423a:	4b2d      	ldr	r3, [pc, #180]	; (80042f0 <MX_RTC_Init+0xd0>)
 800423c:	4a2d      	ldr	r2, [pc, #180]	; (80042f4 <MX_RTC_Init+0xd4>)
 800423e:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8004240:	4b2b      	ldr	r3, [pc, #172]	; (80042f0 <MX_RTC_Init+0xd0>)
 8004242:	2200      	movs	r2, #0
 8004244:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8004246:	4b2a      	ldr	r3, [pc, #168]	; (80042f0 <MX_RTC_Init+0xd0>)
 8004248:	227f      	movs	r2, #127	; 0x7f
 800424a:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800424c:	4b28      	ldr	r3, [pc, #160]	; (80042f0 <MX_RTC_Init+0xd0>)
 800424e:	22ff      	movs	r2, #255	; 0xff
 8004250:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8004252:	4b27      	ldr	r3, [pc, #156]	; (80042f0 <MX_RTC_Init+0xd0>)
 8004254:	2200      	movs	r2, #0
 8004256:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8004258:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <MX_RTC_Init+0xd0>)
 800425a:	2200      	movs	r2, #0
 800425c:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800425e:	4b24      	ldr	r3, [pc, #144]	; (80042f0 <MX_RTC_Init+0xd0>)
 8004260:	2200      	movs	r2, #0
 8004262:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8004264:	4b22      	ldr	r3, [pc, #136]	; (80042f0 <MX_RTC_Init+0xd0>)
 8004266:	2280      	movs	r2, #128	; 0x80
 8004268:	05d2      	lsls	r2, r2, #23
 800426a:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800426c:	4b20      	ldr	r3, [pc, #128]	; (80042f0 <MX_RTC_Init+0xd0>)
 800426e:	2200      	movs	r2, #0
 8004270:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8004272:	4b1f      	ldr	r3, [pc, #124]	; (80042f0 <MX_RTC_Init+0xd0>)
 8004274:	0018      	movs	r0, r3
 8004276:	f002 fa83 	bl	8006780 <HAL_RTC_Init>
 800427a:	1e03      	subs	r3, r0, #0
 800427c:	d001      	beq.n	8004282 <MX_RTC_Init+0x62>
  {
    Error_Handler();
 800427e:	f7ff ffca 	bl	8004216 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8004282:	1d3b      	adds	r3, r7, #4
 8004284:	2200      	movs	r2, #0
 8004286:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 8004288:	1d3b      	adds	r3, r7, #4
 800428a:	2200      	movs	r2, #0
 800428c:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 800428e:	1d3b      	adds	r3, r7, #4
 8004290:	2200      	movs	r2, #0
 8004292:	709a      	strb	r2, [r3, #2]
  sTime.SubSeconds = 0x0;
 8004294:	1d3b      	adds	r3, r7, #4
 8004296:	2200      	movs	r2, #0
 8004298:	605a      	str	r2, [r3, #4]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800429a:	1d3b      	adds	r3, r7, #4
 800429c:	2200      	movs	r2, #0
 800429e:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80042a0:	1d3b      	adds	r3, r7, #4
 80042a2:	2200      	movs	r2, #0
 80042a4:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80042a6:	1d39      	adds	r1, r7, #4
 80042a8:	4b11      	ldr	r3, [pc, #68]	; (80042f0 <MX_RTC_Init+0xd0>)
 80042aa:	2201      	movs	r2, #1
 80042ac:	0018      	movs	r0, r3
 80042ae:	f002 fb09 	bl	80068c4 <HAL_RTC_SetTime>
 80042b2:	1e03      	subs	r3, r0, #0
 80042b4:	d001      	beq.n	80042ba <MX_RTC_Init+0x9a>
  {
    Error_Handler();
 80042b6:	f7ff ffae 	bl	8004216 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80042ba:	003b      	movs	r3, r7
 80042bc:	2201      	movs	r2, #1
 80042be:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80042c0:	003b      	movs	r3, r7
 80042c2:	2201      	movs	r2, #1
 80042c4:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 80042c6:	003b      	movs	r3, r7
 80042c8:	2201      	movs	r2, #1
 80042ca:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 80042cc:	003b      	movs	r3, r7
 80042ce:	2200      	movs	r2, #0
 80042d0:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80042d2:	0039      	movs	r1, r7
 80042d4:	4b06      	ldr	r3, [pc, #24]	; (80042f0 <MX_RTC_Init+0xd0>)
 80042d6:	2201      	movs	r2, #1
 80042d8:	0018      	movs	r0, r3
 80042da:	f002 fbf7 	bl	8006acc <HAL_RTC_SetDate>
 80042de:	1e03      	subs	r3, r0, #0
 80042e0:	d001      	beq.n	80042e6 <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 80042e2:	f7ff ff98 	bl	8004216 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	46bd      	mov	sp, r7
 80042ea:	b006      	add	sp, #24
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	46c0      	nop			; (mov r8, r8)
 80042f0:	200003d8 	.word	0x200003d8
 80042f4:	40002800 	.word	0x40002800

080042f8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 80042f8:	b590      	push	{r4, r7, lr}
 80042fa:	b08b      	sub	sp, #44	; 0x2c
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004300:	2410      	movs	r4, #16
 8004302:	193b      	adds	r3, r7, r4
 8004304:	0018      	movs	r0, r3
 8004306:	2318      	movs	r3, #24
 8004308:	001a      	movs	r2, r3
 800430a:	2100      	movs	r1, #0
 800430c:	f004 fa3e 	bl	800878c <memset>
  if(rtcHandle->Instance==RTC)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	4a15      	ldr	r2, [pc, #84]	; (800436c <HAL_RTC_MspInit+0x74>)
 8004316:	4293      	cmp	r3, r2
 8004318:	d124      	bne.n	8004364 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800431a:	193b      	adds	r3, r7, r4
 800431c:	2280      	movs	r2, #128	; 0x80
 800431e:	0292      	lsls	r2, r2, #10
 8004320:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004322:	193b      	adds	r3, r7, r4
 8004324:	2280      	movs	r2, #128	; 0x80
 8004326:	0092      	lsls	r2, r2, #2
 8004328:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800432a:	193b      	adds	r3, r7, r4
 800432c:	0018      	movs	r0, r3
 800432e:	f002 f901 	bl	8006534 <HAL_RCCEx_PeriphCLKConfig>
 8004332:	1e03      	subs	r3, r0, #0
 8004334:	d001      	beq.n	800433a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004336:	f7ff ff6e 	bl	8004216 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 800433a:	4b0d      	ldr	r3, [pc, #52]	; (8004370 <HAL_RTC_MspInit+0x78>)
 800433c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800433e:	4b0c      	ldr	r3, [pc, #48]	; (8004370 <HAL_RTC_MspInit+0x78>)
 8004340:	2180      	movs	r1, #128	; 0x80
 8004342:	0209      	lsls	r1, r1, #8
 8004344:	430a      	orrs	r2, r1
 8004346:	65da      	str	r2, [r3, #92]	; 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004348:	4b09      	ldr	r3, [pc, #36]	; (8004370 <HAL_RTC_MspInit+0x78>)
 800434a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800434c:	4b08      	ldr	r3, [pc, #32]	; (8004370 <HAL_RTC_MspInit+0x78>)
 800434e:	2180      	movs	r1, #128	; 0x80
 8004350:	00c9      	lsls	r1, r1, #3
 8004352:	430a      	orrs	r2, r1
 8004354:	63da      	str	r2, [r3, #60]	; 0x3c
 8004356:	4b06      	ldr	r3, [pc, #24]	; (8004370 <HAL_RTC_MspInit+0x78>)
 8004358:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800435a:	2380      	movs	r3, #128	; 0x80
 800435c:	00db      	lsls	r3, r3, #3
 800435e:	4013      	ands	r3, r2
 8004360:	60fb      	str	r3, [r7, #12]
 8004362:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8004364:	46c0      	nop			; (mov r8, r8)
 8004366:	46bd      	mov	sp, r7
 8004368:	b00b      	add	sp, #44	; 0x2c
 800436a:	bd90      	pop	{r4, r7, pc}
 800436c:	40002800 	.word	0x40002800
 8004370:	40021000 	.word	0x40021000

08004374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800437a:	4b0f      	ldr	r3, [pc, #60]	; (80043b8 <HAL_MspInit+0x44>)
 800437c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800437e:	4b0e      	ldr	r3, [pc, #56]	; (80043b8 <HAL_MspInit+0x44>)
 8004380:	2101      	movs	r1, #1
 8004382:	430a      	orrs	r2, r1
 8004384:	641a      	str	r2, [r3, #64]	; 0x40
 8004386:	4b0c      	ldr	r3, [pc, #48]	; (80043b8 <HAL_MspInit+0x44>)
 8004388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438a:	2201      	movs	r2, #1
 800438c:	4013      	ands	r3, r2
 800438e:	607b      	str	r3, [r7, #4]
 8004390:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004392:	4b09      	ldr	r3, [pc, #36]	; (80043b8 <HAL_MspInit+0x44>)
 8004394:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004396:	4b08      	ldr	r3, [pc, #32]	; (80043b8 <HAL_MspInit+0x44>)
 8004398:	2180      	movs	r1, #128	; 0x80
 800439a:	0549      	lsls	r1, r1, #21
 800439c:	430a      	orrs	r2, r1
 800439e:	63da      	str	r2, [r3, #60]	; 0x3c
 80043a0:	4b05      	ldr	r3, [pc, #20]	; (80043b8 <HAL_MspInit+0x44>)
 80043a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043a4:	2380      	movs	r3, #128	; 0x80
 80043a6:	055b      	lsls	r3, r3, #21
 80043a8:	4013      	ands	r3, r2
 80043aa:	603b      	str	r3, [r7, #0]
 80043ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043ae:	46c0      	nop			; (mov r8, r8)
 80043b0:	46bd      	mov	sp, r7
 80043b2:	b002      	add	sp, #8
 80043b4:	bd80      	pop	{r7, pc}
 80043b6:	46c0      	nop			; (mov r8, r8)
 80043b8:	40021000 	.word	0x40021000

080043bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80043c0:	e7fe      	b.n	80043c0 <NMI_Handler+0x4>

080043c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80043c6:	e7fe      	b.n	80043c6 <HardFault_Handler+0x4>

080043c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80043c8:	b580      	push	{r7, lr}
 80043ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80043cc:	46c0      	nop			; (mov r8, r8)
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}

080043d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80043d6:	46c0      	nop			; (mov r8, r8)
 80043d8:	46bd      	mov	sp, r7
 80043da:	bd80      	pop	{r7, pc}

080043dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80043e0:	f000 fa42 	bl	8004868 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80043e4:	46c0      	nop			; (mov r8, r8)
 80043e6:	46bd      	mov	sp, r7
 80043e8:	bd80      	pop	{r7, pc}
	...

080043ec <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80043f0:	4b03      	ldr	r3, [pc, #12]	; (8004400 <TIM3_IRQHandler+0x14>)
 80043f2:	0018      	movs	r0, r3
 80043f4:	f002 fdfe 	bl	8006ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80043f8:	46c0      	nop			; (mov r8, r8)
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	46c0      	nop			; (mov r8, r8)
 8004400:	20000404 	.word	0x20000404

08004404 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004408:	46c0      	nop			; (mov r8, r8)
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
	...

08004410 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b088      	sub	sp, #32
 8004414:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004416:	2310      	movs	r3, #16
 8004418:	18fb      	adds	r3, r7, r3
 800441a:	0018      	movs	r0, r3
 800441c:	2310      	movs	r3, #16
 800441e:	001a      	movs	r2, r3
 8004420:	2100      	movs	r1, #0
 8004422:	f004 f9b3 	bl	800878c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004426:	1d3b      	adds	r3, r7, #4
 8004428:	0018      	movs	r0, r3
 800442a:	230c      	movs	r3, #12
 800442c:	001a      	movs	r2, r3
 800442e:	2100      	movs	r1, #0
 8004430:	f004 f9ac 	bl	800878c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004434:	4b1e      	ldr	r3, [pc, #120]	; (80044b0 <MX_TIM3_Init+0xa0>)
 8004436:	4a1f      	ldr	r2, [pc, #124]	; (80044b4 <MX_TIM3_Init+0xa4>)
 8004438:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 3;
 800443a:	4b1d      	ldr	r3, [pc, #116]	; (80044b0 <MX_TIM3_Init+0xa0>)
 800443c:	2203      	movs	r2, #3
 800443e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004440:	4b1b      	ldr	r3, [pc, #108]	; (80044b0 <MX_TIM3_Init+0xa0>)
 8004442:	2200      	movs	r2, #0
 8004444:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 39999;
 8004446:	4b1a      	ldr	r3, [pc, #104]	; (80044b0 <MX_TIM3_Init+0xa0>)
 8004448:	4a1b      	ldr	r2, [pc, #108]	; (80044b8 <MX_TIM3_Init+0xa8>)
 800444a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800444c:	4b18      	ldr	r3, [pc, #96]	; (80044b0 <MX_TIM3_Init+0xa0>)
 800444e:	2200      	movs	r2, #0
 8004450:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004452:	4b17      	ldr	r3, [pc, #92]	; (80044b0 <MX_TIM3_Init+0xa0>)
 8004454:	2200      	movs	r2, #0
 8004456:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004458:	4b15      	ldr	r3, [pc, #84]	; (80044b0 <MX_TIM3_Init+0xa0>)
 800445a:	0018      	movs	r0, r3
 800445c:	f002 fd24 	bl	8006ea8 <HAL_TIM_Base_Init>
 8004460:	1e03      	subs	r3, r0, #0
 8004462:	d001      	beq.n	8004468 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8004464:	f7ff fed7 	bl	8004216 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004468:	2110      	movs	r1, #16
 800446a:	187b      	adds	r3, r7, r1
 800446c:	2280      	movs	r2, #128	; 0x80
 800446e:	0152      	lsls	r2, r2, #5
 8004470:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004472:	187a      	adds	r2, r7, r1
 8004474:	4b0e      	ldr	r3, [pc, #56]	; (80044b0 <MX_TIM3_Init+0xa0>)
 8004476:	0011      	movs	r1, r2
 8004478:	0018      	movs	r0, r3
 800447a:	f002 fec3 	bl	8007204 <HAL_TIM_ConfigClockSource>
 800447e:	1e03      	subs	r3, r0, #0
 8004480:	d001      	beq.n	8004486 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8004482:	f7ff fec8 	bl	8004216 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004486:	1d3b      	adds	r3, r7, #4
 8004488:	2200      	movs	r2, #0
 800448a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800448c:	1d3b      	adds	r3, r7, #4
 800448e:	2200      	movs	r2, #0
 8004490:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004492:	1d3a      	adds	r2, r7, #4
 8004494:	4b06      	ldr	r3, [pc, #24]	; (80044b0 <MX_TIM3_Init+0xa0>)
 8004496:	0011      	movs	r1, r2
 8004498:	0018      	movs	r0, r3
 800449a:	f003 f8bf 	bl	800761c <HAL_TIMEx_MasterConfigSynchronization>
 800449e:	1e03      	subs	r3, r0, #0
 80044a0:	d001      	beq.n	80044a6 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 80044a2:	f7ff feb8 	bl	8004216 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80044a6:	46c0      	nop			; (mov r8, r8)
 80044a8:	46bd      	mov	sp, r7
 80044aa:	b008      	add	sp, #32
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	46c0      	nop			; (mov r8, r8)
 80044b0:	20000404 	.word	0x20000404
 80044b4:	40000400 	.word	0x40000400
 80044b8:	00009c3f 	.word	0x00009c3f

080044bc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b084      	sub	sp, #16
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	4a0d      	ldr	r2, [pc, #52]	; (8004500 <HAL_TIM_Base_MspInit+0x44>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d113      	bne.n	80044f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80044ce:	4b0d      	ldr	r3, [pc, #52]	; (8004504 <HAL_TIM_Base_MspInit+0x48>)
 80044d0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80044d2:	4b0c      	ldr	r3, [pc, #48]	; (8004504 <HAL_TIM_Base_MspInit+0x48>)
 80044d4:	2102      	movs	r1, #2
 80044d6:	430a      	orrs	r2, r1
 80044d8:	63da      	str	r2, [r3, #60]	; 0x3c
 80044da:	4b0a      	ldr	r3, [pc, #40]	; (8004504 <HAL_TIM_Base_MspInit+0x48>)
 80044dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044de:	2202      	movs	r2, #2
 80044e0:	4013      	ands	r3, r2
 80044e2:	60fb      	str	r3, [r7, #12]
 80044e4:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80044e6:	2200      	movs	r2, #0
 80044e8:	2100      	movs	r1, #0
 80044ea:	2010      	movs	r0, #16
 80044ec:	f000 faa8 	bl	8004a40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80044f0:	2010      	movs	r0, #16
 80044f2:	f000 faba 	bl	8004a6a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80044f6:	46c0      	nop			; (mov r8, r8)
 80044f8:	46bd      	mov	sp, r7
 80044fa:	b004      	add	sp, #16
 80044fc:	bd80      	pop	{r7, pc}
 80044fe:	46c0      	nop			; (mov r8, r8)
 8004500:	40000400 	.word	0x40000400
 8004504:	40021000 	.word	0x40021000

08004508 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800450c:	4b23      	ldr	r3, [pc, #140]	; (800459c <MX_USART1_UART_Init+0x94>)
 800450e:	4a24      	ldr	r2, [pc, #144]	; (80045a0 <MX_USART1_UART_Init+0x98>)
 8004510:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8004512:	4b22      	ldr	r3, [pc, #136]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004514:	2296      	movs	r2, #150	; 0x96
 8004516:	0192      	lsls	r2, r2, #6
 8004518:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800451a:	4b20      	ldr	r3, [pc, #128]	; (800459c <MX_USART1_UART_Init+0x94>)
 800451c:	2200      	movs	r2, #0
 800451e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004520:	4b1e      	ldr	r3, [pc, #120]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004522:	2200      	movs	r2, #0
 8004524:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004526:	4b1d      	ldr	r3, [pc, #116]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004528:	2200      	movs	r2, #0
 800452a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800452c:	4b1b      	ldr	r3, [pc, #108]	; (800459c <MX_USART1_UART_Init+0x94>)
 800452e:	220c      	movs	r2, #12
 8004530:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004532:	4b1a      	ldr	r3, [pc, #104]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004534:	2200      	movs	r2, #0
 8004536:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004538:	4b18      	ldr	r3, [pc, #96]	; (800459c <MX_USART1_UART_Init+0x94>)
 800453a:	2200      	movs	r2, #0
 800453c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800453e:	4b17      	ldr	r3, [pc, #92]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004540:	2200      	movs	r2, #0
 8004542:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004544:	4b15      	ldr	r3, [pc, #84]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004546:	2200      	movs	r2, #0
 8004548:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800454a:	4b14      	ldr	r3, [pc, #80]	; (800459c <MX_USART1_UART_Init+0x94>)
 800454c:	2200      	movs	r2, #0
 800454e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004550:	4b12      	ldr	r3, [pc, #72]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004552:	0018      	movs	r0, r3
 8004554:	f003 f8dc 	bl	8007710 <HAL_UART_Init>
 8004558:	1e03      	subs	r3, r0, #0
 800455a:	d001      	beq.n	8004560 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800455c:	f7ff fe5b 	bl	8004216 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004560:	4b0e      	ldr	r3, [pc, #56]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004562:	2100      	movs	r1, #0
 8004564:	0018      	movs	r0, r3
 8004566:	f003 fd01 	bl	8007f6c <HAL_UARTEx_SetTxFifoThreshold>
 800456a:	1e03      	subs	r3, r0, #0
 800456c:	d001      	beq.n	8004572 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800456e:	f7ff fe52 	bl	8004216 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004572:	4b0a      	ldr	r3, [pc, #40]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004574:	2100      	movs	r1, #0
 8004576:	0018      	movs	r0, r3
 8004578:	f003 fd38 	bl	8007fec <HAL_UARTEx_SetRxFifoThreshold>
 800457c:	1e03      	subs	r3, r0, #0
 800457e:	d001      	beq.n	8004584 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004580:	f7ff fe49 	bl	8004216 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8004584:	4b05      	ldr	r3, [pc, #20]	; (800459c <MX_USART1_UART_Init+0x94>)
 8004586:	0018      	movs	r0, r3
 8004588:	f003 fcb6 	bl	8007ef8 <HAL_UARTEx_DisableFifoMode>
 800458c:	1e03      	subs	r3, r0, #0
 800458e:	d001      	beq.n	8004594 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004590:	f7ff fe41 	bl	8004216 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8004594:	46c0      	nop			; (mov r8, r8)
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
 800459a:	46c0      	nop			; (mov r8, r8)
 800459c:	20000450 	.word	0x20000450
 80045a0:	40013800 	.word	0x40013800

080045a4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80045a8:	4b16      	ldr	r3, [pc, #88]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045aa:	4a17      	ldr	r2, [pc, #92]	; (8004608 <MX_USART2_UART_Init+0x64>)
 80045ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80045ae:	4b15      	ldr	r3, [pc, #84]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045b0:	2296      	movs	r2, #150	; 0x96
 80045b2:	0192      	lsls	r2, r2, #6
 80045b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80045b6:	4b13      	ldr	r3, [pc, #76]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045b8:	2200      	movs	r2, #0
 80045ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80045bc:	4b11      	ldr	r3, [pc, #68]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045be:	2200      	movs	r2, #0
 80045c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80045c2:	4b10      	ldr	r3, [pc, #64]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045c4:	2200      	movs	r2, #0
 80045c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80045c8:	4b0e      	ldr	r3, [pc, #56]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045ca:	220c      	movs	r2, #12
 80045cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80045ce:	4b0d      	ldr	r3, [pc, #52]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80045d4:	4b0b      	ldr	r3, [pc, #44]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045d6:	2200      	movs	r2, #0
 80045d8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80045da:	4b0a      	ldr	r3, [pc, #40]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045dc:	2200      	movs	r2, #0
 80045de:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80045e0:	4b08      	ldr	r3, [pc, #32]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045e2:	2200      	movs	r2, #0
 80045e4:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80045e6:	4b07      	ldr	r3, [pc, #28]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045e8:	2200      	movs	r2, #0
 80045ea:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80045ec:	4b05      	ldr	r3, [pc, #20]	; (8004604 <MX_USART2_UART_Init+0x60>)
 80045ee:	0018      	movs	r0, r3
 80045f0:	f003 f88e 	bl	8007710 <HAL_UART_Init>
 80045f4:	1e03      	subs	r3, r0, #0
 80045f6:	d001      	beq.n	80045fc <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80045f8:	f7ff fe0d 	bl	8004216 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80045fc:	46c0      	nop			; (mov r8, r8)
 80045fe:	46bd      	mov	sp, r7
 8004600:	bd80      	pop	{r7, pc}
 8004602:	46c0      	nop			; (mov r8, r8)
 8004604:	200004e4 	.word	0x200004e4
 8004608:	40004400 	.word	0x40004400

0800460c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800460c:	b590      	push	{r4, r7, lr}
 800460e:	b093      	sub	sp, #76	; 0x4c
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004614:	2334      	movs	r3, #52	; 0x34
 8004616:	18fb      	adds	r3, r7, r3
 8004618:	0018      	movs	r0, r3
 800461a:	2314      	movs	r3, #20
 800461c:	001a      	movs	r2, r3
 800461e:	2100      	movs	r1, #0
 8004620:	f004 f8b4 	bl	800878c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004624:	241c      	movs	r4, #28
 8004626:	193b      	adds	r3, r7, r4
 8004628:	0018      	movs	r0, r3
 800462a:	2318      	movs	r3, #24
 800462c:	001a      	movs	r2, r3
 800462e:	2100      	movs	r1, #0
 8004630:	f004 f8ac 	bl	800878c <memset>
  if(uartHandle->Instance==USART1)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a3d      	ldr	r2, [pc, #244]	; (8004730 <HAL_UART_MspInit+0x124>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d13e      	bne.n	80046bc <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800463e:	193b      	adds	r3, r7, r4
 8004640:	2201      	movs	r2, #1
 8004642:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8004644:	193b      	adds	r3, r7, r4
 8004646:	2200      	movs	r2, #0
 8004648:	605a      	str	r2, [r3, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800464a:	193b      	adds	r3, r7, r4
 800464c:	0018      	movs	r0, r3
 800464e:	f001 ff71 	bl	8006534 <HAL_RCCEx_PeriphCLKConfig>
 8004652:	1e03      	subs	r3, r0, #0
 8004654:	d001      	beq.n	800465a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004656:	f7ff fdde 	bl	8004216 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800465a:	4b36      	ldr	r3, [pc, #216]	; (8004734 <HAL_UART_MspInit+0x128>)
 800465c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800465e:	4b35      	ldr	r3, [pc, #212]	; (8004734 <HAL_UART_MspInit+0x128>)
 8004660:	2180      	movs	r1, #128	; 0x80
 8004662:	01c9      	lsls	r1, r1, #7
 8004664:	430a      	orrs	r2, r1
 8004666:	641a      	str	r2, [r3, #64]	; 0x40
 8004668:	4b32      	ldr	r3, [pc, #200]	; (8004734 <HAL_UART_MspInit+0x128>)
 800466a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800466c:	2380      	movs	r3, #128	; 0x80
 800466e:	01db      	lsls	r3, r3, #7
 8004670:	4013      	ands	r3, r2
 8004672:	61bb      	str	r3, [r7, #24]
 8004674:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004676:	4b2f      	ldr	r3, [pc, #188]	; (8004734 <HAL_UART_MspInit+0x128>)
 8004678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800467a:	4b2e      	ldr	r3, [pc, #184]	; (8004734 <HAL_UART_MspInit+0x128>)
 800467c:	2102      	movs	r1, #2
 800467e:	430a      	orrs	r2, r1
 8004680:	635a      	str	r2, [r3, #52]	; 0x34
 8004682:	4b2c      	ldr	r3, [pc, #176]	; (8004734 <HAL_UART_MspInit+0x128>)
 8004684:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004686:	2202      	movs	r2, #2
 8004688:	4013      	ands	r3, r2
 800468a:	617b      	str	r3, [r7, #20]
 800468c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800468e:	2134      	movs	r1, #52	; 0x34
 8004690:	187b      	adds	r3, r7, r1
 8004692:	22c0      	movs	r2, #192	; 0xc0
 8004694:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004696:	187b      	adds	r3, r7, r1
 8004698:	2202      	movs	r2, #2
 800469a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800469c:	187b      	adds	r3, r7, r1
 800469e:	2200      	movs	r2, #0
 80046a0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a2:	187b      	adds	r3, r7, r1
 80046a4:	2200      	movs	r2, #0
 80046a6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 80046a8:	187b      	adds	r3, r7, r1
 80046aa:	2200      	movs	r2, #0
 80046ac:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046ae:	187b      	adds	r3, r7, r1
 80046b0:	4a21      	ldr	r2, [pc, #132]	; (8004738 <HAL_UART_MspInit+0x12c>)
 80046b2:	0019      	movs	r1, r3
 80046b4:	0010      	movs	r0, r2
 80046b6:	f000 f9f5 	bl	8004aa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80046ba:	e035      	b.n	8004728 <HAL_UART_MspInit+0x11c>
  else if(uartHandle->Instance==USART2)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a1e      	ldr	r2, [pc, #120]	; (800473c <HAL_UART_MspInit+0x130>)
 80046c2:	4293      	cmp	r3, r2
 80046c4:	d130      	bne.n	8004728 <HAL_UART_MspInit+0x11c>
    __HAL_RCC_USART2_CLK_ENABLE();
 80046c6:	4b1b      	ldr	r3, [pc, #108]	; (8004734 <HAL_UART_MspInit+0x128>)
 80046c8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046ca:	4b1a      	ldr	r3, [pc, #104]	; (8004734 <HAL_UART_MspInit+0x128>)
 80046cc:	2180      	movs	r1, #128	; 0x80
 80046ce:	0289      	lsls	r1, r1, #10
 80046d0:	430a      	orrs	r2, r1
 80046d2:	63da      	str	r2, [r3, #60]	; 0x3c
 80046d4:	4b17      	ldr	r3, [pc, #92]	; (8004734 <HAL_UART_MspInit+0x128>)
 80046d6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80046d8:	2380      	movs	r3, #128	; 0x80
 80046da:	029b      	lsls	r3, r3, #10
 80046dc:	4013      	ands	r3, r2
 80046de:	613b      	str	r3, [r7, #16]
 80046e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046e2:	4b14      	ldr	r3, [pc, #80]	; (8004734 <HAL_UART_MspInit+0x128>)
 80046e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80046e6:	4b13      	ldr	r3, [pc, #76]	; (8004734 <HAL_UART_MspInit+0x128>)
 80046e8:	2101      	movs	r1, #1
 80046ea:	430a      	orrs	r2, r1
 80046ec:	635a      	str	r2, [r3, #52]	; 0x34
 80046ee:	4b11      	ldr	r3, [pc, #68]	; (8004734 <HAL_UART_MspInit+0x128>)
 80046f0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046f2:	2201      	movs	r2, #1
 80046f4:	4013      	ands	r3, r2
 80046f6:	60fb      	str	r3, [r7, #12]
 80046f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80046fa:	2134      	movs	r1, #52	; 0x34
 80046fc:	187b      	adds	r3, r7, r1
 80046fe:	220c      	movs	r2, #12
 8004700:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004702:	187b      	adds	r3, r7, r1
 8004704:	2202      	movs	r2, #2
 8004706:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004708:	187b      	adds	r3, r7, r1
 800470a:	2200      	movs	r2, #0
 800470c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800470e:	187b      	adds	r3, r7, r1
 8004710:	2200      	movs	r2, #0
 8004712:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8004714:	187b      	adds	r3, r7, r1
 8004716:	2201      	movs	r2, #1
 8004718:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800471a:	187a      	adds	r2, r7, r1
 800471c:	23a0      	movs	r3, #160	; 0xa0
 800471e:	05db      	lsls	r3, r3, #23
 8004720:	0011      	movs	r1, r2
 8004722:	0018      	movs	r0, r3
 8004724:	f000 f9be 	bl	8004aa4 <HAL_GPIO_Init>
}
 8004728:	46c0      	nop			; (mov r8, r8)
 800472a:	46bd      	mov	sp, r7
 800472c:	b013      	add	sp, #76	; 0x4c
 800472e:	bd90      	pop	{r4, r7, pc}
 8004730:	40013800 	.word	0x40013800
 8004734:	40021000 	.word	0x40021000
 8004738:	50000400 	.word	0x50000400
 800473c:	40004400 	.word	0x40004400

08004740 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8004740:	480d      	ldr	r0, [pc, #52]	; (8004778 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8004742:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004744:	f7ff fe5e 	bl	8004404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004748:	480c      	ldr	r0, [pc, #48]	; (800477c <LoopForever+0x6>)
  ldr r1, =_edata
 800474a:	490d      	ldr	r1, [pc, #52]	; (8004780 <LoopForever+0xa>)
  ldr r2, =_sidata
 800474c:	4a0d      	ldr	r2, [pc, #52]	; (8004784 <LoopForever+0xe>)
  movs r3, #0
 800474e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004750:	e002      	b.n	8004758 <LoopCopyDataInit>

08004752 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004752:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004754:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004756:	3304      	adds	r3, #4

08004758 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004758:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800475a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800475c:	d3f9      	bcc.n	8004752 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800475e:	4a0a      	ldr	r2, [pc, #40]	; (8004788 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004760:	4c0a      	ldr	r4, [pc, #40]	; (800478c <LoopForever+0x16>)
  movs r3, #0
 8004762:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004764:	e001      	b.n	800476a <LoopFillZerobss>

08004766 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004766:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004768:	3204      	adds	r2, #4

0800476a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800476a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800476c:	d3fb      	bcc.n	8004766 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800476e:	f004 f81b 	bl	80087a8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8004772:	f7ff fced 	bl	8004150 <main>

08004776 <LoopForever>:

LoopForever:
  b LoopForever
 8004776:	e7fe      	b.n	8004776 <LoopForever>
  ldr   r0, =_estack
 8004778:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800477c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004780:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8004784:	0800895c 	.word	0x0800895c
  ldr r2, =_sbss
 8004788:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800478c:	200006b4 	.word	0x200006b4

08004790 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004790:	e7fe      	b.n	8004790 <ADC1_IRQHandler>
	...

08004794 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800479a:	1dfb      	adds	r3, r7, #7
 800479c:	2200      	movs	r2, #0
 800479e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80047a0:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <HAL_Init+0x3c>)
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	4b0a      	ldr	r3, [pc, #40]	; (80047d0 <HAL_Init+0x3c>)
 80047a6:	2180      	movs	r1, #128	; 0x80
 80047a8:	0049      	lsls	r1, r1, #1
 80047aa:	430a      	orrs	r2, r1
 80047ac:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80047ae:	2003      	movs	r0, #3
 80047b0:	f000 f810 	bl	80047d4 <HAL_InitTick>
 80047b4:	1e03      	subs	r3, r0, #0
 80047b6:	d003      	beq.n	80047c0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 80047b8:	1dfb      	adds	r3, r7, #7
 80047ba:	2201      	movs	r2, #1
 80047bc:	701a      	strb	r2, [r3, #0]
 80047be:	e001      	b.n	80047c4 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 80047c0:	f7ff fdd8 	bl	8004374 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80047c4:	1dfb      	adds	r3, r7, #7
 80047c6:	781b      	ldrb	r3, [r3, #0]
}
 80047c8:	0018      	movs	r0, r3
 80047ca:	46bd      	mov	sp, r7
 80047cc:	b002      	add	sp, #8
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40022000 	.word	0x40022000

080047d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80047d4:	b590      	push	{r4, r7, lr}
 80047d6:	b085      	sub	sp, #20
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80047dc:	230f      	movs	r3, #15
 80047de:	18fb      	adds	r3, r7, r3
 80047e0:	2200      	movs	r2, #0
 80047e2:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80047e4:	4b1d      	ldr	r3, [pc, #116]	; (800485c <HAL_InitTick+0x88>)
 80047e6:	781b      	ldrb	r3, [r3, #0]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d02b      	beq.n	8004844 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80047ec:	4b1c      	ldr	r3, [pc, #112]	; (8004860 <HAL_InitTick+0x8c>)
 80047ee:	681c      	ldr	r4, [r3, #0]
 80047f0:	4b1a      	ldr	r3, [pc, #104]	; (800485c <HAL_InitTick+0x88>)
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	0019      	movs	r1, r3
 80047f6:	23fa      	movs	r3, #250	; 0xfa
 80047f8:	0098      	lsls	r0, r3, #2
 80047fa:	f7fb fc81 	bl	8000100 <__udivsi3>
 80047fe:	0003      	movs	r3, r0
 8004800:	0019      	movs	r1, r3
 8004802:	0020      	movs	r0, r4
 8004804:	f7fb fc7c 	bl	8000100 <__udivsi3>
 8004808:	0003      	movs	r3, r0
 800480a:	0018      	movs	r0, r3
 800480c:	f000 f93d 	bl	8004a8a <HAL_SYSTICK_Config>
 8004810:	1e03      	subs	r3, r0, #0
 8004812:	d112      	bne.n	800483a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2b03      	cmp	r3, #3
 8004818:	d80a      	bhi.n	8004830 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800481a:	6879      	ldr	r1, [r7, #4]
 800481c:	2301      	movs	r3, #1
 800481e:	425b      	negs	r3, r3
 8004820:	2200      	movs	r2, #0
 8004822:	0018      	movs	r0, r3
 8004824:	f000 f90c 	bl	8004a40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004828:	4b0e      	ldr	r3, [pc, #56]	; (8004864 <HAL_InitTick+0x90>)
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	601a      	str	r2, [r3, #0]
 800482e:	e00d      	b.n	800484c <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8004830:	230f      	movs	r3, #15
 8004832:	18fb      	adds	r3, r7, r3
 8004834:	2201      	movs	r2, #1
 8004836:	701a      	strb	r2, [r3, #0]
 8004838:	e008      	b.n	800484c <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800483a:	230f      	movs	r3, #15
 800483c:	18fb      	adds	r3, r7, r3
 800483e:	2201      	movs	r2, #1
 8004840:	701a      	strb	r2, [r3, #0]
 8004842:	e003      	b.n	800484c <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004844:	230f      	movs	r3, #15
 8004846:	18fb      	adds	r3, r7, r3
 8004848:	2201      	movs	r2, #1
 800484a:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800484c:	230f      	movs	r3, #15
 800484e:	18fb      	adds	r3, r7, r3
 8004850:	781b      	ldrb	r3, [r3, #0]
}
 8004852:	0018      	movs	r0, r3
 8004854:	46bd      	mov	sp, r7
 8004856:	b005      	add	sp, #20
 8004858:	bd90      	pop	{r4, r7, pc}
 800485a:	46c0      	nop			; (mov r8, r8)
 800485c:	20000008 	.word	0x20000008
 8004860:	20000000 	.word	0x20000000
 8004864:	20000004 	.word	0x20000004

08004868 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800486c:	4b05      	ldr	r3, [pc, #20]	; (8004884 <HAL_IncTick+0x1c>)
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	001a      	movs	r2, r3
 8004872:	4b05      	ldr	r3, [pc, #20]	; (8004888 <HAL_IncTick+0x20>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	18d2      	adds	r2, r2, r3
 8004878:	4b03      	ldr	r3, [pc, #12]	; (8004888 <HAL_IncTick+0x20>)
 800487a:	601a      	str	r2, [r3, #0]
}
 800487c:	46c0      	nop			; (mov r8, r8)
 800487e:	46bd      	mov	sp, r7
 8004880:	bd80      	pop	{r7, pc}
 8004882:	46c0      	nop			; (mov r8, r8)
 8004884:	20000008 	.word	0x20000008
 8004888:	20000578 	.word	0x20000578

0800488c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  return uwTick;
 8004890:	4b02      	ldr	r3, [pc, #8]	; (800489c <HAL_GetTick+0x10>)
 8004892:	681b      	ldr	r3, [r3, #0]
}
 8004894:	0018      	movs	r0, r3
 8004896:	46bd      	mov	sp, r7
 8004898:	bd80      	pop	{r7, pc}
 800489a:	46c0      	nop			; (mov r8, r8)
 800489c:	20000578 	.word	0x20000578

080048a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b084      	sub	sp, #16
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80048a8:	f7ff fff0 	bl	800488c <HAL_GetTick>
 80048ac:	0003      	movs	r3, r0
 80048ae:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	3301      	adds	r3, #1
 80048b8:	d005      	beq.n	80048c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80048ba:	4b0a      	ldr	r3, [pc, #40]	; (80048e4 <HAL_Delay+0x44>)
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	001a      	movs	r2, r3
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	189b      	adds	r3, r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80048c6:	46c0      	nop			; (mov r8, r8)
 80048c8:	f7ff ffe0 	bl	800488c <HAL_GetTick>
 80048cc:	0002      	movs	r2, r0
 80048ce:	68bb      	ldr	r3, [r7, #8]
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	68fa      	ldr	r2, [r7, #12]
 80048d4:	429a      	cmp	r2, r3
 80048d6:	d8f7      	bhi.n	80048c8 <HAL_Delay+0x28>
  {
  }
}
 80048d8:	46c0      	nop			; (mov r8, r8)
 80048da:	46c0      	nop			; (mov r8, r8)
 80048dc:	46bd      	mov	sp, r7
 80048de:	b004      	add	sp, #16
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	46c0      	nop			; (mov r8, r8)
 80048e4:	20000008 	.word	0x20000008

080048e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	0002      	movs	r2, r0
 80048f0:	1dfb      	adds	r3, r7, #7
 80048f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80048f4:	1dfb      	adds	r3, r7, #7
 80048f6:	781b      	ldrb	r3, [r3, #0]
 80048f8:	2b7f      	cmp	r3, #127	; 0x7f
 80048fa:	d809      	bhi.n	8004910 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80048fc:	1dfb      	adds	r3, r7, #7
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	001a      	movs	r2, r3
 8004902:	231f      	movs	r3, #31
 8004904:	401a      	ands	r2, r3
 8004906:	4b04      	ldr	r3, [pc, #16]	; (8004918 <__NVIC_EnableIRQ+0x30>)
 8004908:	2101      	movs	r1, #1
 800490a:	4091      	lsls	r1, r2
 800490c:	000a      	movs	r2, r1
 800490e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004910:	46c0      	nop			; (mov r8, r8)
 8004912:	46bd      	mov	sp, r7
 8004914:	b002      	add	sp, #8
 8004916:	bd80      	pop	{r7, pc}
 8004918:	e000e100 	.word	0xe000e100

0800491c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800491c:	b590      	push	{r4, r7, lr}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
 8004922:	0002      	movs	r2, r0
 8004924:	6039      	str	r1, [r7, #0]
 8004926:	1dfb      	adds	r3, r7, #7
 8004928:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800492a:	1dfb      	adds	r3, r7, #7
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	2b7f      	cmp	r3, #127	; 0x7f
 8004930:	d828      	bhi.n	8004984 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004932:	4a2f      	ldr	r2, [pc, #188]	; (80049f0 <__NVIC_SetPriority+0xd4>)
 8004934:	1dfb      	adds	r3, r7, #7
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	b25b      	sxtb	r3, r3
 800493a:	089b      	lsrs	r3, r3, #2
 800493c:	33c0      	adds	r3, #192	; 0xc0
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	589b      	ldr	r3, [r3, r2]
 8004942:	1dfa      	adds	r2, r7, #7
 8004944:	7812      	ldrb	r2, [r2, #0]
 8004946:	0011      	movs	r1, r2
 8004948:	2203      	movs	r2, #3
 800494a:	400a      	ands	r2, r1
 800494c:	00d2      	lsls	r2, r2, #3
 800494e:	21ff      	movs	r1, #255	; 0xff
 8004950:	4091      	lsls	r1, r2
 8004952:	000a      	movs	r2, r1
 8004954:	43d2      	mvns	r2, r2
 8004956:	401a      	ands	r2, r3
 8004958:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	019b      	lsls	r3, r3, #6
 800495e:	22ff      	movs	r2, #255	; 0xff
 8004960:	401a      	ands	r2, r3
 8004962:	1dfb      	adds	r3, r7, #7
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	0018      	movs	r0, r3
 8004968:	2303      	movs	r3, #3
 800496a:	4003      	ands	r3, r0
 800496c:	00db      	lsls	r3, r3, #3
 800496e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004970:	481f      	ldr	r0, [pc, #124]	; (80049f0 <__NVIC_SetPriority+0xd4>)
 8004972:	1dfb      	adds	r3, r7, #7
 8004974:	781b      	ldrb	r3, [r3, #0]
 8004976:	b25b      	sxtb	r3, r3
 8004978:	089b      	lsrs	r3, r3, #2
 800497a:	430a      	orrs	r2, r1
 800497c:	33c0      	adds	r3, #192	; 0xc0
 800497e:	009b      	lsls	r3, r3, #2
 8004980:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004982:	e031      	b.n	80049e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004984:	4a1b      	ldr	r2, [pc, #108]	; (80049f4 <__NVIC_SetPriority+0xd8>)
 8004986:	1dfb      	adds	r3, r7, #7
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	0019      	movs	r1, r3
 800498c:	230f      	movs	r3, #15
 800498e:	400b      	ands	r3, r1
 8004990:	3b08      	subs	r3, #8
 8004992:	089b      	lsrs	r3, r3, #2
 8004994:	3306      	adds	r3, #6
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	18d3      	adds	r3, r2, r3
 800499a:	3304      	adds	r3, #4
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	1dfa      	adds	r2, r7, #7
 80049a0:	7812      	ldrb	r2, [r2, #0]
 80049a2:	0011      	movs	r1, r2
 80049a4:	2203      	movs	r2, #3
 80049a6:	400a      	ands	r2, r1
 80049a8:	00d2      	lsls	r2, r2, #3
 80049aa:	21ff      	movs	r1, #255	; 0xff
 80049ac:	4091      	lsls	r1, r2
 80049ae:	000a      	movs	r2, r1
 80049b0:	43d2      	mvns	r2, r2
 80049b2:	401a      	ands	r2, r3
 80049b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	019b      	lsls	r3, r3, #6
 80049ba:	22ff      	movs	r2, #255	; 0xff
 80049bc:	401a      	ands	r2, r3
 80049be:	1dfb      	adds	r3, r7, #7
 80049c0:	781b      	ldrb	r3, [r3, #0]
 80049c2:	0018      	movs	r0, r3
 80049c4:	2303      	movs	r3, #3
 80049c6:	4003      	ands	r3, r0
 80049c8:	00db      	lsls	r3, r3, #3
 80049ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80049cc:	4809      	ldr	r0, [pc, #36]	; (80049f4 <__NVIC_SetPriority+0xd8>)
 80049ce:	1dfb      	adds	r3, r7, #7
 80049d0:	781b      	ldrb	r3, [r3, #0]
 80049d2:	001c      	movs	r4, r3
 80049d4:	230f      	movs	r3, #15
 80049d6:	4023      	ands	r3, r4
 80049d8:	3b08      	subs	r3, #8
 80049da:	089b      	lsrs	r3, r3, #2
 80049dc:	430a      	orrs	r2, r1
 80049de:	3306      	adds	r3, #6
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	18c3      	adds	r3, r0, r3
 80049e4:	3304      	adds	r3, #4
 80049e6:	601a      	str	r2, [r3, #0]
}
 80049e8:	46c0      	nop			; (mov r8, r8)
 80049ea:	46bd      	mov	sp, r7
 80049ec:	b003      	add	sp, #12
 80049ee:	bd90      	pop	{r4, r7, pc}
 80049f0:	e000e100 	.word	0xe000e100
 80049f4:	e000ed00 	.word	0xe000ed00

080049f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80049f8:	b580      	push	{r7, lr}
 80049fa:	b082      	sub	sp, #8
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	1e5a      	subs	r2, r3, #1
 8004a04:	2380      	movs	r3, #128	; 0x80
 8004a06:	045b      	lsls	r3, r3, #17
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d301      	bcc.n	8004a10 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004a0c:	2301      	movs	r3, #1
 8004a0e:	e010      	b.n	8004a32 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004a10:	4b0a      	ldr	r3, [pc, #40]	; (8004a3c <SysTick_Config+0x44>)
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	3a01      	subs	r2, #1
 8004a16:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004a18:	2301      	movs	r3, #1
 8004a1a:	425b      	negs	r3, r3
 8004a1c:	2103      	movs	r1, #3
 8004a1e:	0018      	movs	r0, r3
 8004a20:	f7ff ff7c 	bl	800491c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004a24:	4b05      	ldr	r3, [pc, #20]	; (8004a3c <SysTick_Config+0x44>)
 8004a26:	2200      	movs	r2, #0
 8004a28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004a2a:	4b04      	ldr	r3, [pc, #16]	; (8004a3c <SysTick_Config+0x44>)
 8004a2c:	2207      	movs	r2, #7
 8004a2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	0018      	movs	r0, r3
 8004a34:	46bd      	mov	sp, r7
 8004a36:	b002      	add	sp, #8
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	e000e010 	.word	0xe000e010

08004a40 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b084      	sub	sp, #16
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60b9      	str	r1, [r7, #8]
 8004a48:	607a      	str	r2, [r7, #4]
 8004a4a:	210f      	movs	r1, #15
 8004a4c:	187b      	adds	r3, r7, r1
 8004a4e:	1c02      	adds	r2, r0, #0
 8004a50:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	187b      	adds	r3, r7, r1
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	b25b      	sxtb	r3, r3
 8004a5a:	0011      	movs	r1, r2
 8004a5c:	0018      	movs	r0, r3
 8004a5e:	f7ff ff5d 	bl	800491c <__NVIC_SetPriority>
}
 8004a62:	46c0      	nop			; (mov r8, r8)
 8004a64:	46bd      	mov	sp, r7
 8004a66:	b004      	add	sp, #16
 8004a68:	bd80      	pop	{r7, pc}

08004a6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004a6a:	b580      	push	{r7, lr}
 8004a6c:	b082      	sub	sp, #8
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	0002      	movs	r2, r0
 8004a72:	1dfb      	adds	r3, r7, #7
 8004a74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004a76:	1dfb      	adds	r3, r7, #7
 8004a78:	781b      	ldrb	r3, [r3, #0]
 8004a7a:	b25b      	sxtb	r3, r3
 8004a7c:	0018      	movs	r0, r3
 8004a7e:	f7ff ff33 	bl	80048e8 <__NVIC_EnableIRQ>
}
 8004a82:	46c0      	nop			; (mov r8, r8)
 8004a84:	46bd      	mov	sp, r7
 8004a86:	b002      	add	sp, #8
 8004a88:	bd80      	pop	{r7, pc}

08004a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004a8a:	b580      	push	{r7, lr}
 8004a8c:	b082      	sub	sp, #8
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	0018      	movs	r0, r3
 8004a96:	f7ff ffaf 	bl	80049f8 <SysTick_Config>
 8004a9a:	0003      	movs	r3, r0
}
 8004a9c:	0018      	movs	r0, r3
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	b002      	add	sp, #8
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b086      	sub	sp, #24
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
 8004aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004aae:	2300      	movs	r3, #0
 8004ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ab2:	e147      	b.n	8004d44 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004ab4:	683b      	ldr	r3, [r7, #0]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	2101      	movs	r1, #1
 8004aba:	697a      	ldr	r2, [r7, #20]
 8004abc:	4091      	lsls	r1, r2
 8004abe:	000a      	movs	r2, r1
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d100      	bne.n	8004acc <HAL_GPIO_Init+0x28>
 8004aca:	e138      	b.n	8004d3e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	685b      	ldr	r3, [r3, #4]
 8004ad0:	2203      	movs	r2, #3
 8004ad2:	4013      	ands	r3, r2
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	d005      	beq.n	8004ae4 <HAL_GPIO_Init+0x40>
 8004ad8:	683b      	ldr	r3, [r7, #0]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	2203      	movs	r2, #3
 8004ade:	4013      	ands	r3, r2
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d130      	bne.n	8004b46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	689b      	ldr	r3, [r3, #8]
 8004ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	2203      	movs	r2, #3
 8004af0:	409a      	lsls	r2, r3
 8004af2:	0013      	movs	r3, r2
 8004af4:	43da      	mvns	r2, r3
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	4013      	ands	r3, r2
 8004afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	68da      	ldr	r2, [r3, #12]
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	005b      	lsls	r3, r3, #1
 8004b04:	409a      	lsls	r2, r3
 8004b06:	0013      	movs	r3, r2
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685b      	ldr	r3, [r3, #4]
 8004b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004b1a:	2201      	movs	r2, #1
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	409a      	lsls	r2, r3
 8004b20:	0013      	movs	r3, r2
 8004b22:	43da      	mvns	r2, r3
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	4013      	ands	r3, r2
 8004b28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	091b      	lsrs	r3, r3, #4
 8004b30:	2201      	movs	r2, #1
 8004b32:	401a      	ands	r2, r3
 8004b34:	697b      	ldr	r3, [r7, #20]
 8004b36:	409a      	lsls	r2, r3
 8004b38:	0013      	movs	r3, r2
 8004b3a:	693a      	ldr	r2, [r7, #16]
 8004b3c:	4313      	orrs	r3, r2
 8004b3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	693a      	ldr	r2, [r7, #16]
 8004b44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	685b      	ldr	r3, [r3, #4]
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	4013      	ands	r3, r2
 8004b4e:	2b03      	cmp	r3, #3
 8004b50:	d017      	beq.n	8004b82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	2203      	movs	r2, #3
 8004b5e:	409a      	lsls	r2, r3
 8004b60:	0013      	movs	r3, r2
 8004b62:	43da      	mvns	r2, r3
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	4013      	ands	r3, r2
 8004b68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	689a      	ldr	r2, [r3, #8]
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	409a      	lsls	r2, r3
 8004b74:	0013      	movs	r3, r2
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	4313      	orrs	r3, r2
 8004b7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	693a      	ldr	r2, [r7, #16]
 8004b80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	2203      	movs	r2, #3
 8004b88:	4013      	ands	r3, r2
 8004b8a:	2b02      	cmp	r3, #2
 8004b8c:	d123      	bne.n	8004bd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	08da      	lsrs	r2, r3, #3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	3208      	adds	r2, #8
 8004b96:	0092      	lsls	r2, r2, #2
 8004b98:	58d3      	ldr	r3, [r2, r3]
 8004b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004b9c:	697b      	ldr	r3, [r7, #20]
 8004b9e:	2207      	movs	r2, #7
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	220f      	movs	r2, #15
 8004ba6:	409a      	lsls	r2, r3
 8004ba8:	0013      	movs	r3, r2
 8004baa:	43da      	mvns	r2, r3
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	691a      	ldr	r2, [r3, #16]
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2107      	movs	r1, #7
 8004bba:	400b      	ands	r3, r1
 8004bbc:	009b      	lsls	r3, r3, #2
 8004bbe:	409a      	lsls	r2, r3
 8004bc0:	0013      	movs	r3, r2
 8004bc2:	693a      	ldr	r2, [r7, #16]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	08da      	lsrs	r2, r3, #3
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	3208      	adds	r2, #8
 8004bd0:	0092      	lsls	r2, r2, #2
 8004bd2:	6939      	ldr	r1, [r7, #16]
 8004bd4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	005b      	lsls	r3, r3, #1
 8004be0:	2203      	movs	r2, #3
 8004be2:	409a      	lsls	r2, r3
 8004be4:	0013      	movs	r3, r2
 8004be6:	43da      	mvns	r2, r3
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	4013      	ands	r3, r2
 8004bec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	2203      	movs	r2, #3
 8004bf4:	401a      	ands	r2, r3
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	005b      	lsls	r3, r3, #1
 8004bfa:	409a      	lsls	r2, r3
 8004bfc:	0013      	movs	r3, r2
 8004bfe:	693a      	ldr	r2, [r7, #16]
 8004c00:	4313      	orrs	r3, r2
 8004c02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	693a      	ldr	r2, [r7, #16]
 8004c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004c0a:	683b      	ldr	r3, [r7, #0]
 8004c0c:	685a      	ldr	r2, [r3, #4]
 8004c0e:	23c0      	movs	r3, #192	; 0xc0
 8004c10:	029b      	lsls	r3, r3, #10
 8004c12:	4013      	ands	r3, r2
 8004c14:	d100      	bne.n	8004c18 <HAL_GPIO_Init+0x174>
 8004c16:	e092      	b.n	8004d3e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8004c18:	4a50      	ldr	r2, [pc, #320]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004c1a:	697b      	ldr	r3, [r7, #20]
 8004c1c:	089b      	lsrs	r3, r3, #2
 8004c1e:	3318      	adds	r3, #24
 8004c20:	009b      	lsls	r3, r3, #2
 8004c22:	589b      	ldr	r3, [r3, r2]
 8004c24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	2203      	movs	r2, #3
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	00db      	lsls	r3, r3, #3
 8004c2e:	220f      	movs	r2, #15
 8004c30:	409a      	lsls	r2, r3
 8004c32:	0013      	movs	r3, r2
 8004c34:	43da      	mvns	r2, r3
 8004c36:	693b      	ldr	r3, [r7, #16]
 8004c38:	4013      	ands	r3, r2
 8004c3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	23a0      	movs	r3, #160	; 0xa0
 8004c40:	05db      	lsls	r3, r3, #23
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d013      	beq.n	8004c6e <HAL_GPIO_Init+0x1ca>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	4a45      	ldr	r2, [pc, #276]	; (8004d60 <HAL_GPIO_Init+0x2bc>)
 8004c4a:	4293      	cmp	r3, r2
 8004c4c:	d00d      	beq.n	8004c6a <HAL_GPIO_Init+0x1c6>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	4a44      	ldr	r2, [pc, #272]	; (8004d64 <HAL_GPIO_Init+0x2c0>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d007      	beq.n	8004c66 <HAL_GPIO_Init+0x1c2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4a43      	ldr	r2, [pc, #268]	; (8004d68 <HAL_GPIO_Init+0x2c4>)
 8004c5a:	4293      	cmp	r3, r2
 8004c5c:	d101      	bne.n	8004c62 <HAL_GPIO_Init+0x1be>
 8004c5e:	2303      	movs	r3, #3
 8004c60:	e006      	b.n	8004c70 <HAL_GPIO_Init+0x1cc>
 8004c62:	2305      	movs	r3, #5
 8004c64:	e004      	b.n	8004c70 <HAL_GPIO_Init+0x1cc>
 8004c66:	2302      	movs	r3, #2
 8004c68:	e002      	b.n	8004c70 <HAL_GPIO_Init+0x1cc>
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e000      	b.n	8004c70 <HAL_GPIO_Init+0x1cc>
 8004c6e:	2300      	movs	r3, #0
 8004c70:	697a      	ldr	r2, [r7, #20]
 8004c72:	2103      	movs	r1, #3
 8004c74:	400a      	ands	r2, r1
 8004c76:	00d2      	lsls	r2, r2, #3
 8004c78:	4093      	lsls	r3, r2
 8004c7a:	693a      	ldr	r2, [r7, #16]
 8004c7c:	4313      	orrs	r3, r2
 8004c7e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8004c80:	4936      	ldr	r1, [pc, #216]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	089b      	lsrs	r3, r3, #2
 8004c86:	3318      	adds	r3, #24
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	693a      	ldr	r2, [r7, #16]
 8004c8c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004c8e:	4b33      	ldr	r3, [pc, #204]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	43da      	mvns	r2, r3
 8004c98:	693b      	ldr	r3, [r7, #16]
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004c9e:	683b      	ldr	r3, [r7, #0]
 8004ca0:	685a      	ldr	r2, [r3, #4]
 8004ca2:	2380      	movs	r3, #128	; 0x80
 8004ca4:	035b      	lsls	r3, r3, #13
 8004ca6:	4013      	ands	r3, r2
 8004ca8:	d003      	beq.n	8004cb2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8004caa:	693a      	ldr	r2, [r7, #16]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004cb2:	4b2a      	ldr	r3, [pc, #168]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004cb4:	693a      	ldr	r2, [r7, #16]
 8004cb6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8004cb8:	4b28      	ldr	r3, [pc, #160]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	43da      	mvns	r2, r3
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	685a      	ldr	r2, [r3, #4]
 8004ccc:	2380      	movs	r3, #128	; 0x80
 8004cce:	039b      	lsls	r3, r3, #14
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	d003      	beq.n	8004cdc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8004cd4:	693a      	ldr	r2, [r7, #16]
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004cdc:	4b1f      	ldr	r3, [pc, #124]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004cde:	693a      	ldr	r2, [r7, #16]
 8004ce0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004ce2:	4a1e      	ldr	r2, [pc, #120]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004ce4:	2384      	movs	r3, #132	; 0x84
 8004ce6:	58d3      	ldr	r3, [r2, r3]
 8004ce8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	43da      	mvns	r2, r3
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	4013      	ands	r3, r2
 8004cf2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	685a      	ldr	r2, [r3, #4]
 8004cf8:	2380      	movs	r3, #128	; 0x80
 8004cfa:	029b      	lsls	r3, r3, #10
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	d003      	beq.n	8004d08 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004d00:	693a      	ldr	r2, [r7, #16]
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	4313      	orrs	r3, r2
 8004d06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004d08:	4914      	ldr	r1, [pc, #80]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004d0a:	2284      	movs	r2, #132	; 0x84
 8004d0c:	693b      	ldr	r3, [r7, #16]
 8004d0e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8004d10:	4a12      	ldr	r2, [pc, #72]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004d12:	2380      	movs	r3, #128	; 0x80
 8004d14:	58d3      	ldr	r3, [r2, r3]
 8004d16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	43da      	mvns	r2, r3
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	4013      	ands	r3, r2
 8004d20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	685a      	ldr	r2, [r3, #4]
 8004d26:	2380      	movs	r3, #128	; 0x80
 8004d28:	025b      	lsls	r3, r3, #9
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	d003      	beq.n	8004d36 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8004d2e:	693a      	ldr	r2, [r7, #16]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	4313      	orrs	r3, r2
 8004d34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004d36:	4909      	ldr	r1, [pc, #36]	; (8004d5c <HAL_GPIO_Init+0x2b8>)
 8004d38:	2280      	movs	r2, #128	; 0x80
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8004d3e:	697b      	ldr	r3, [r7, #20]
 8004d40:	3301      	adds	r3, #1
 8004d42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	681a      	ldr	r2, [r3, #0]
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	40da      	lsrs	r2, r3
 8004d4c:	1e13      	subs	r3, r2, #0
 8004d4e:	d000      	beq.n	8004d52 <HAL_GPIO_Init+0x2ae>
 8004d50:	e6b0      	b.n	8004ab4 <HAL_GPIO_Init+0x10>
  }
}
 8004d52:	46c0      	nop			; (mov r8, r8)
 8004d54:	46c0      	nop			; (mov r8, r8)
 8004d56:	46bd      	mov	sp, r7
 8004d58:	b006      	add	sp, #24
 8004d5a:	bd80      	pop	{r7, pc}
 8004d5c:	40021800 	.word	0x40021800
 8004d60:	50000400 	.word	0x50000400
 8004d64:	50000800 	.word	0x50000800
 8004d68:	50000c00 	.word	0x50000c00

08004d6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b084      	sub	sp, #16
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
 8004d74:	000a      	movs	r2, r1
 8004d76:	1cbb      	adds	r3, r7, #2
 8004d78:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	691b      	ldr	r3, [r3, #16]
 8004d7e:	1cba      	adds	r2, r7, #2
 8004d80:	8812      	ldrh	r2, [r2, #0]
 8004d82:	4013      	ands	r3, r2
 8004d84:	d004      	beq.n	8004d90 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004d86:	230f      	movs	r3, #15
 8004d88:	18fb      	adds	r3, r7, r3
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	701a      	strb	r2, [r3, #0]
 8004d8e:	e003      	b.n	8004d98 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d90:	230f      	movs	r3, #15
 8004d92:	18fb      	adds	r3, r7, r3
 8004d94:	2200      	movs	r2, #0
 8004d96:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004d98:	230f      	movs	r3, #15
 8004d9a:	18fb      	adds	r3, r7, r3
 8004d9c:	781b      	ldrb	r3, [r3, #0]
}
 8004d9e:	0018      	movs	r0, r3
 8004da0:	46bd      	mov	sp, r7
 8004da2:	b004      	add	sp, #16
 8004da4:	bd80      	pop	{r7, pc}

08004da6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004da6:	b580      	push	{r7, lr}
 8004da8:	b082      	sub	sp, #8
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
 8004dae:	0008      	movs	r0, r1
 8004db0:	0011      	movs	r1, r2
 8004db2:	1cbb      	adds	r3, r7, #2
 8004db4:	1c02      	adds	r2, r0, #0
 8004db6:	801a      	strh	r2, [r3, #0]
 8004db8:	1c7b      	adds	r3, r7, #1
 8004dba:	1c0a      	adds	r2, r1, #0
 8004dbc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004dbe:	1c7b      	adds	r3, r7, #1
 8004dc0:	781b      	ldrb	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d004      	beq.n	8004dd0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004dc6:	1cbb      	adds	r3, r7, #2
 8004dc8:	881a      	ldrh	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004dce:	e003      	b.n	8004dd8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004dd0:	1cbb      	adds	r3, r7, #2
 8004dd2:	881a      	ldrh	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004dd8:	46c0      	nop			; (mov r8, r8)
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	b002      	add	sp, #8
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e08f      	b.n	8004f12 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2241      	movs	r2, #65	; 0x41
 8004df6:	5c9b      	ldrb	r3, [r3, r2]
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d107      	bne.n	8004e0e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2240      	movs	r2, #64	; 0x40
 8004e02:	2100      	movs	r1, #0
 8004e04:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	0018      	movs	r0, r3
 8004e0a:	f7ff f905 	bl	8004018 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	2241      	movs	r2, #65	; 0x41
 8004e12:	2124      	movs	r1, #36	; 0x24
 8004e14:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	2101      	movs	r1, #1
 8004e22:	438a      	bics	r2, r1
 8004e24:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	685a      	ldr	r2, [r3, #4]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	493b      	ldr	r1, [pc, #236]	; (8004f1c <HAL_I2C_Init+0x13c>)
 8004e30:	400a      	ands	r2, r1
 8004e32:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	689a      	ldr	r2, [r3, #8]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4938      	ldr	r1, [pc, #224]	; (8004f20 <HAL_I2C_Init+0x140>)
 8004e40:	400a      	ands	r2, r1
 8004e42:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d108      	bne.n	8004e5e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	689a      	ldr	r2, [r3, #8]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	2180      	movs	r1, #128	; 0x80
 8004e56:	0209      	lsls	r1, r1, #8
 8004e58:	430a      	orrs	r2, r1
 8004e5a:	609a      	str	r2, [r3, #8]
 8004e5c:	e007      	b.n	8004e6e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	689a      	ldr	r2, [r3, #8]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2184      	movs	r1, #132	; 0x84
 8004e68:	0209      	lsls	r1, r1, #8
 8004e6a:	430a      	orrs	r2, r1
 8004e6c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	2b02      	cmp	r3, #2
 8004e74:	d109      	bne.n	8004e8a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	685a      	ldr	r2, [r3, #4]
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2180      	movs	r1, #128	; 0x80
 8004e82:	0109      	lsls	r1, r1, #4
 8004e84:	430a      	orrs	r2, r1
 8004e86:	605a      	str	r2, [r3, #4]
 8004e88:	e007      	b.n	8004e9a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	4923      	ldr	r1, [pc, #140]	; (8004f24 <HAL_I2C_Init+0x144>)
 8004e96:	400a      	ands	r2, r1
 8004e98:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	685a      	ldr	r2, [r3, #4]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4920      	ldr	r1, [pc, #128]	; (8004f28 <HAL_I2C_Init+0x148>)
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68da      	ldr	r2, [r3, #12]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	491a      	ldr	r1, [pc, #104]	; (8004f20 <HAL_I2C_Init+0x140>)
 8004eb6:	400a      	ands	r2, r1
 8004eb8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	691a      	ldr	r2, [r3, #16]
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	695b      	ldr	r3, [r3, #20]
 8004ec2:	431a      	orrs	r2, r3
 8004ec4:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	69d9      	ldr	r1, [r3, #28]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a1a      	ldr	r2, [r3, #32]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	2101      	movs	r1, #1
 8004ef0:	430a      	orrs	r2, r1
 8004ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2241      	movs	r2, #65	; 0x41
 8004efe:	2120      	movs	r1, #32
 8004f00:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	2242      	movs	r2, #66	; 0x42
 8004f0c:	2100      	movs	r1, #0
 8004f0e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	0018      	movs	r0, r3
 8004f14:	46bd      	mov	sp, r7
 8004f16:	b002      	add	sp, #8
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	46c0      	nop			; (mov r8, r8)
 8004f1c:	f0ffffff 	.word	0xf0ffffff
 8004f20:	ffff7fff 	.word	0xffff7fff
 8004f24:	fffff7ff 	.word	0xfffff7ff
 8004f28:	02008000 	.word	0x02008000

08004f2c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f2c:	b590      	push	{r4, r7, lr}
 8004f2e:	b089      	sub	sp, #36	; 0x24
 8004f30:	af02      	add	r7, sp, #8
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	000c      	movs	r4, r1
 8004f36:	0010      	movs	r0, r2
 8004f38:	0019      	movs	r1, r3
 8004f3a:	230a      	movs	r3, #10
 8004f3c:	18fb      	adds	r3, r7, r3
 8004f3e:	1c22      	adds	r2, r4, #0
 8004f40:	801a      	strh	r2, [r3, #0]
 8004f42:	2308      	movs	r3, #8
 8004f44:	18fb      	adds	r3, r7, r3
 8004f46:	1c02      	adds	r2, r0, #0
 8004f48:	801a      	strh	r2, [r3, #0]
 8004f4a:	1dbb      	adds	r3, r7, #6
 8004f4c:	1c0a      	adds	r2, r1, #0
 8004f4e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2241      	movs	r2, #65	; 0x41
 8004f54:	5c9b      	ldrb	r3, [r3, r2]
 8004f56:	b2db      	uxtb	r3, r3
 8004f58:	2b20      	cmp	r3, #32
 8004f5a:	d000      	beq.n	8004f5e <HAL_I2C_Mem_Write+0x32>
 8004f5c:	e10c      	b.n	8005178 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d004      	beq.n	8004f6e <HAL_I2C_Mem_Write+0x42>
 8004f64:	232c      	movs	r3, #44	; 0x2c
 8004f66:	18fb      	adds	r3, r7, r3
 8004f68:	881b      	ldrh	r3, [r3, #0]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d105      	bne.n	8004f7a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2280      	movs	r2, #128	; 0x80
 8004f72:	0092      	lsls	r2, r2, #2
 8004f74:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e0ff      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	2240      	movs	r2, #64	; 0x40
 8004f7e:	5c9b      	ldrb	r3, [r3, r2]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_I2C_Mem_Write+0x5c>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e0f8      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	2240      	movs	r2, #64	; 0x40
 8004f8c:	2101      	movs	r1, #1
 8004f8e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f90:	f7ff fc7c 	bl	800488c <HAL_GetTick>
 8004f94:	0003      	movs	r3, r0
 8004f96:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f98:	2380      	movs	r3, #128	; 0x80
 8004f9a:	0219      	lsls	r1, r3, #8
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	697b      	ldr	r3, [r7, #20]
 8004fa0:	9300      	str	r3, [sp, #0]
 8004fa2:	2319      	movs	r3, #25
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f000 fb0b 	bl	80055c0 <I2C_WaitOnFlagUntilTimeout>
 8004faa:	1e03      	subs	r3, r0, #0
 8004fac:	d001      	beq.n	8004fb2 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e0e3      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2241      	movs	r2, #65	; 0x41
 8004fb6:	2121      	movs	r1, #33	; 0x21
 8004fb8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	2242      	movs	r2, #66	; 0x42
 8004fbe:	2140      	movs	r1, #64	; 0x40
 8004fc0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004fcc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	222c      	movs	r2, #44	; 0x2c
 8004fd2:	18ba      	adds	r2, r7, r2
 8004fd4:	8812      	ldrh	r2, [r2, #0]
 8004fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004fde:	1dbb      	adds	r3, r7, #6
 8004fe0:	881c      	ldrh	r4, [r3, #0]
 8004fe2:	2308      	movs	r3, #8
 8004fe4:	18fb      	adds	r3, r7, r3
 8004fe6:	881a      	ldrh	r2, [r3, #0]
 8004fe8:	230a      	movs	r3, #10
 8004fea:	18fb      	adds	r3, r7, r3
 8004fec:	8819      	ldrh	r1, [r3, #0]
 8004fee:	68f8      	ldr	r0, [r7, #12]
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	9301      	str	r3, [sp, #4]
 8004ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ff6:	9300      	str	r3, [sp, #0]
 8004ff8:	0023      	movs	r3, r4
 8004ffa:	f000 f9f9 	bl	80053f0 <I2C_RequestMemoryWrite>
 8004ffe:	1e03      	subs	r3, r0, #0
 8005000:	d005      	beq.n	800500e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2240      	movs	r2, #64	; 0x40
 8005006:	2100      	movs	r1, #0
 8005008:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e0b5      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005012:	b29b      	uxth	r3, r3
 8005014:	2bff      	cmp	r3, #255	; 0xff
 8005016:	d911      	bls.n	800503c <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	22ff      	movs	r2, #255	; 0xff
 800501c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005022:	b2da      	uxtb	r2, r3
 8005024:	2380      	movs	r3, #128	; 0x80
 8005026:	045c      	lsls	r4, r3, #17
 8005028:	230a      	movs	r3, #10
 800502a:	18fb      	adds	r3, r7, r3
 800502c:	8819      	ldrh	r1, [r3, #0]
 800502e:	68f8      	ldr	r0, [r7, #12]
 8005030:	2300      	movs	r3, #0
 8005032:	9300      	str	r3, [sp, #0]
 8005034:	0023      	movs	r3, r4
 8005036:	f000 fca5 	bl	8005984 <I2C_TransferConfig>
 800503a:	e012      	b.n	8005062 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005040:	b29a      	uxth	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800504a:	b2da      	uxtb	r2, r3
 800504c:	2380      	movs	r3, #128	; 0x80
 800504e:	049c      	lsls	r4, r3, #18
 8005050:	230a      	movs	r3, #10
 8005052:	18fb      	adds	r3, r7, r3
 8005054:	8819      	ldrh	r1, [r3, #0]
 8005056:	68f8      	ldr	r0, [r7, #12]
 8005058:	2300      	movs	r3, #0
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	0023      	movs	r3, r4
 800505e:	f000 fc91 	bl	8005984 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005062:	697a      	ldr	r2, [r7, #20]
 8005064:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	0018      	movs	r0, r3
 800506a:	f000 fb01 	bl	8005670 <I2C_WaitOnTXISFlagUntilTimeout>
 800506e:	1e03      	subs	r3, r0, #0
 8005070:	d001      	beq.n	8005076 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e081      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800507a:	781a      	ldrb	r2, [r3, #0]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005086:	1c5a      	adds	r2, r3, #1
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800509e:	3b01      	subs	r3, #1
 80050a0:	b29a      	uxth	r2, r3
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d03a      	beq.n	8005126 <HAL_I2C_Mem_Write+0x1fa>
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d136      	bne.n	8005126 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80050b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	9300      	str	r3, [sp, #0]
 80050c0:	0013      	movs	r3, r2
 80050c2:	2200      	movs	r2, #0
 80050c4:	2180      	movs	r1, #128	; 0x80
 80050c6:	f000 fa7b 	bl	80055c0 <I2C_WaitOnFlagUntilTimeout>
 80050ca:	1e03      	subs	r3, r0, #0
 80050cc:	d001      	beq.n	80050d2 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e053      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	2bff      	cmp	r3, #255	; 0xff
 80050da:	d911      	bls.n	8005100 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	22ff      	movs	r2, #255	; 0xff
 80050e0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80050e6:	b2da      	uxtb	r2, r3
 80050e8:	2380      	movs	r3, #128	; 0x80
 80050ea:	045c      	lsls	r4, r3, #17
 80050ec:	230a      	movs	r3, #10
 80050ee:	18fb      	adds	r3, r7, r3
 80050f0:	8819      	ldrh	r1, [r3, #0]
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	2300      	movs	r3, #0
 80050f6:	9300      	str	r3, [sp, #0]
 80050f8:	0023      	movs	r3, r4
 80050fa:	f000 fc43 	bl	8005984 <I2C_TransferConfig>
 80050fe:	e012      	b.n	8005126 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005104:	b29a      	uxth	r2, r3
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800510e:	b2da      	uxtb	r2, r3
 8005110:	2380      	movs	r3, #128	; 0x80
 8005112:	049c      	lsls	r4, r3, #18
 8005114:	230a      	movs	r3, #10
 8005116:	18fb      	adds	r3, r7, r3
 8005118:	8819      	ldrh	r1, [r3, #0]
 800511a:	68f8      	ldr	r0, [r7, #12]
 800511c:	2300      	movs	r3, #0
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	0023      	movs	r3, r4
 8005122:	f000 fc2f 	bl	8005984 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800512a:	b29b      	uxth	r3, r3
 800512c:	2b00      	cmp	r3, #0
 800512e:	d198      	bne.n	8005062 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005130:	697a      	ldr	r2, [r7, #20]
 8005132:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	0018      	movs	r0, r3
 8005138:	f000 fae0 	bl	80056fc <I2C_WaitOnSTOPFlagUntilTimeout>
 800513c:	1e03      	subs	r3, r0, #0
 800513e:	d001      	beq.n	8005144 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e01a      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	2220      	movs	r2, #32
 800514a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	490b      	ldr	r1, [pc, #44]	; (8005184 <HAL_I2C_Mem_Write+0x258>)
 8005158:	400a      	ands	r2, r1
 800515a:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2241      	movs	r2, #65	; 0x41
 8005160:	2120      	movs	r1, #32
 8005162:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2242      	movs	r2, #66	; 0x42
 8005168:	2100      	movs	r1, #0
 800516a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2240      	movs	r2, #64	; 0x40
 8005170:	2100      	movs	r1, #0
 8005172:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005174:	2300      	movs	r3, #0
 8005176:	e000      	b.n	800517a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8005178:	2302      	movs	r3, #2
  }
}
 800517a:	0018      	movs	r0, r3
 800517c:	46bd      	mov	sp, r7
 800517e:	b007      	add	sp, #28
 8005180:	bd90      	pop	{r4, r7, pc}
 8005182:	46c0      	nop			; (mov r8, r8)
 8005184:	fe00e800 	.word	0xfe00e800

08005188 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005188:	b590      	push	{r4, r7, lr}
 800518a:	b089      	sub	sp, #36	; 0x24
 800518c:	af02      	add	r7, sp, #8
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	000c      	movs	r4, r1
 8005192:	0010      	movs	r0, r2
 8005194:	0019      	movs	r1, r3
 8005196:	230a      	movs	r3, #10
 8005198:	18fb      	adds	r3, r7, r3
 800519a:	1c22      	adds	r2, r4, #0
 800519c:	801a      	strh	r2, [r3, #0]
 800519e:	2308      	movs	r3, #8
 80051a0:	18fb      	adds	r3, r7, r3
 80051a2:	1c02      	adds	r2, r0, #0
 80051a4:	801a      	strh	r2, [r3, #0]
 80051a6:	1dbb      	adds	r3, r7, #6
 80051a8:	1c0a      	adds	r2, r1, #0
 80051aa:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2241      	movs	r2, #65	; 0x41
 80051b0:	5c9b      	ldrb	r3, [r3, r2]
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	2b20      	cmp	r3, #32
 80051b6:	d000      	beq.n	80051ba <HAL_I2C_Mem_Read+0x32>
 80051b8:	e110      	b.n	80053dc <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 80051ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d004      	beq.n	80051ca <HAL_I2C_Mem_Read+0x42>
 80051c0:	232c      	movs	r3, #44	; 0x2c
 80051c2:	18fb      	adds	r3, r7, r3
 80051c4:	881b      	ldrh	r3, [r3, #0]
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d105      	bne.n	80051d6 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2280      	movs	r2, #128	; 0x80
 80051ce:	0092      	lsls	r2, r2, #2
 80051d0:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80051d2:	2301      	movs	r3, #1
 80051d4:	e103      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2240      	movs	r2, #64	; 0x40
 80051da:	5c9b      	ldrb	r3, [r3, r2]
 80051dc:	2b01      	cmp	r3, #1
 80051de:	d101      	bne.n	80051e4 <HAL_I2C_Mem_Read+0x5c>
 80051e0:	2302      	movs	r3, #2
 80051e2:	e0fc      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2240      	movs	r2, #64	; 0x40
 80051e8:	2101      	movs	r1, #1
 80051ea:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80051ec:	f7ff fb4e 	bl	800488c <HAL_GetTick>
 80051f0:	0003      	movs	r3, r0
 80051f2:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80051f4:	2380      	movs	r3, #128	; 0x80
 80051f6:	0219      	lsls	r1, r3, #8
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	697b      	ldr	r3, [r7, #20]
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	2319      	movs	r3, #25
 8005200:	2201      	movs	r2, #1
 8005202:	f000 f9dd 	bl	80055c0 <I2C_WaitOnFlagUntilTimeout>
 8005206:	1e03      	subs	r3, r0, #0
 8005208:	d001      	beq.n	800520e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e0e7      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2241      	movs	r2, #65	; 0x41
 8005212:	2122      	movs	r1, #34	; 0x22
 8005214:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2242      	movs	r2, #66	; 0x42
 800521a:	2140      	movs	r1, #64	; 0x40
 800521c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2200      	movs	r2, #0
 8005222:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005228:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	222c      	movs	r2, #44	; 0x2c
 800522e:	18ba      	adds	r2, r7, r2
 8005230:	8812      	ldrh	r2, [r2, #0]
 8005232:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	2200      	movs	r2, #0
 8005238:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800523a:	1dbb      	adds	r3, r7, #6
 800523c:	881c      	ldrh	r4, [r3, #0]
 800523e:	2308      	movs	r3, #8
 8005240:	18fb      	adds	r3, r7, r3
 8005242:	881a      	ldrh	r2, [r3, #0]
 8005244:	230a      	movs	r3, #10
 8005246:	18fb      	adds	r3, r7, r3
 8005248:	8819      	ldrh	r1, [r3, #0]
 800524a:	68f8      	ldr	r0, [r7, #12]
 800524c:	697b      	ldr	r3, [r7, #20]
 800524e:	9301      	str	r3, [sp, #4]
 8005250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005252:	9300      	str	r3, [sp, #0]
 8005254:	0023      	movs	r3, r4
 8005256:	f000 f92f 	bl	80054b8 <I2C_RequestMemoryRead>
 800525a:	1e03      	subs	r3, r0, #0
 800525c:	d005      	beq.n	800526a <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2240      	movs	r2, #64	; 0x40
 8005262:	2100      	movs	r1, #0
 8005264:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	e0b9      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800526e:	b29b      	uxth	r3, r3
 8005270:	2bff      	cmp	r3, #255	; 0xff
 8005272:	d911      	bls.n	8005298 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	22ff      	movs	r2, #255	; 0xff
 8005278:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800527e:	b2da      	uxtb	r2, r3
 8005280:	2380      	movs	r3, #128	; 0x80
 8005282:	045c      	lsls	r4, r3, #17
 8005284:	230a      	movs	r3, #10
 8005286:	18fb      	adds	r3, r7, r3
 8005288:	8819      	ldrh	r1, [r3, #0]
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	4b56      	ldr	r3, [pc, #344]	; (80053e8 <HAL_I2C_Mem_Read+0x260>)
 800528e:	9300      	str	r3, [sp, #0]
 8005290:	0023      	movs	r3, r4
 8005292:	f000 fb77 	bl	8005984 <I2C_TransferConfig>
 8005296:	e012      	b.n	80052be <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800529c:	b29a      	uxth	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052a6:	b2da      	uxtb	r2, r3
 80052a8:	2380      	movs	r3, #128	; 0x80
 80052aa:	049c      	lsls	r4, r3, #18
 80052ac:	230a      	movs	r3, #10
 80052ae:	18fb      	adds	r3, r7, r3
 80052b0:	8819      	ldrh	r1, [r3, #0]
 80052b2:	68f8      	ldr	r0, [r7, #12]
 80052b4:	4b4c      	ldr	r3, [pc, #304]	; (80053e8 <HAL_I2C_Mem_Read+0x260>)
 80052b6:	9300      	str	r3, [sp, #0]
 80052b8:	0023      	movs	r3, r4
 80052ba:	f000 fb63 	bl	8005984 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80052be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	697b      	ldr	r3, [r7, #20]
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	0013      	movs	r3, r2
 80052c8:	2200      	movs	r2, #0
 80052ca:	2104      	movs	r1, #4
 80052cc:	f000 f978 	bl	80055c0 <I2C_WaitOnFlagUntilTimeout>
 80052d0:	1e03      	subs	r3, r0, #0
 80052d2:	d001      	beq.n	80052d8 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 80052d4:	2301      	movs	r3, #1
 80052d6:	e082      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e2:	b2d2      	uxtb	r2, r2
 80052e4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052ea:	1c5a      	adds	r2, r3, #1
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f4:	3b01      	subs	r3, #1
 80052f6:	b29a      	uxth	r2, r3
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005300:	b29b      	uxth	r3, r3
 8005302:	3b01      	subs	r3, #1
 8005304:	b29a      	uxth	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800530e:	b29b      	uxth	r3, r3
 8005310:	2b00      	cmp	r3, #0
 8005312:	d03a      	beq.n	800538a <HAL_I2C_Mem_Read+0x202>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005318:	2b00      	cmp	r3, #0
 800531a:	d136      	bne.n	800538a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800531c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800531e:	68f8      	ldr	r0, [r7, #12]
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	9300      	str	r3, [sp, #0]
 8005324:	0013      	movs	r3, r2
 8005326:	2200      	movs	r2, #0
 8005328:	2180      	movs	r1, #128	; 0x80
 800532a:	f000 f949 	bl	80055c0 <I2C_WaitOnFlagUntilTimeout>
 800532e:	1e03      	subs	r3, r0, #0
 8005330:	d001      	beq.n	8005336 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 8005332:	2301      	movs	r3, #1
 8005334:	e053      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800533a:	b29b      	uxth	r3, r3
 800533c:	2bff      	cmp	r3, #255	; 0xff
 800533e:	d911      	bls.n	8005364 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	22ff      	movs	r2, #255	; 0xff
 8005344:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800534a:	b2da      	uxtb	r2, r3
 800534c:	2380      	movs	r3, #128	; 0x80
 800534e:	045c      	lsls	r4, r3, #17
 8005350:	230a      	movs	r3, #10
 8005352:	18fb      	adds	r3, r7, r3
 8005354:	8819      	ldrh	r1, [r3, #0]
 8005356:	68f8      	ldr	r0, [r7, #12]
 8005358:	2300      	movs	r3, #0
 800535a:	9300      	str	r3, [sp, #0]
 800535c:	0023      	movs	r3, r4
 800535e:	f000 fb11 	bl	8005984 <I2C_TransferConfig>
 8005362:	e012      	b.n	800538a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005368:	b29a      	uxth	r2, r3
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005372:	b2da      	uxtb	r2, r3
 8005374:	2380      	movs	r3, #128	; 0x80
 8005376:	049c      	lsls	r4, r3, #18
 8005378:	230a      	movs	r3, #10
 800537a:	18fb      	adds	r3, r7, r3
 800537c:	8819      	ldrh	r1, [r3, #0]
 800537e:	68f8      	ldr	r0, [r7, #12]
 8005380:	2300      	movs	r3, #0
 8005382:	9300      	str	r3, [sp, #0]
 8005384:	0023      	movs	r3, r4
 8005386:	f000 fafd 	bl	8005984 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800538e:	b29b      	uxth	r3, r3
 8005390:	2b00      	cmp	r3, #0
 8005392:	d194      	bne.n	80052be <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005394:	697a      	ldr	r2, [r7, #20]
 8005396:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	0018      	movs	r0, r3
 800539c:	f000 f9ae 	bl	80056fc <I2C_WaitOnSTOPFlagUntilTimeout>
 80053a0:	1e03      	subs	r3, r0, #0
 80053a2:	d001      	beq.n	80053a8 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e01a      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2220      	movs	r2, #32
 80053ae:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	685a      	ldr	r2, [r3, #4]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	490c      	ldr	r1, [pc, #48]	; (80053ec <HAL_I2C_Mem_Read+0x264>)
 80053bc:	400a      	ands	r2, r1
 80053be:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2241      	movs	r2, #65	; 0x41
 80053c4:	2120      	movs	r1, #32
 80053c6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2242      	movs	r2, #66	; 0x42
 80053cc:	2100      	movs	r1, #0
 80053ce:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	2240      	movs	r2, #64	; 0x40
 80053d4:	2100      	movs	r1, #0
 80053d6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80053d8:	2300      	movs	r3, #0
 80053da:	e000      	b.n	80053de <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 80053dc:	2302      	movs	r3, #2
  }
}
 80053de:	0018      	movs	r0, r3
 80053e0:	46bd      	mov	sp, r7
 80053e2:	b007      	add	sp, #28
 80053e4:	bd90      	pop	{r4, r7, pc}
 80053e6:	46c0      	nop			; (mov r8, r8)
 80053e8:	80002400 	.word	0x80002400
 80053ec:	fe00e800 	.word	0xfe00e800

080053f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80053f0:	b5b0      	push	{r4, r5, r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af02      	add	r7, sp, #8
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	000c      	movs	r4, r1
 80053fa:	0010      	movs	r0, r2
 80053fc:	0019      	movs	r1, r3
 80053fe:	250a      	movs	r5, #10
 8005400:	197b      	adds	r3, r7, r5
 8005402:	1c22      	adds	r2, r4, #0
 8005404:	801a      	strh	r2, [r3, #0]
 8005406:	2308      	movs	r3, #8
 8005408:	18fb      	adds	r3, r7, r3
 800540a:	1c02      	adds	r2, r0, #0
 800540c:	801a      	strh	r2, [r3, #0]
 800540e:	1dbb      	adds	r3, r7, #6
 8005410:	1c0a      	adds	r2, r1, #0
 8005412:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005414:	1dbb      	adds	r3, r7, #6
 8005416:	881b      	ldrh	r3, [r3, #0]
 8005418:	b2da      	uxtb	r2, r3
 800541a:	2380      	movs	r3, #128	; 0x80
 800541c:	045c      	lsls	r4, r3, #17
 800541e:	197b      	adds	r3, r7, r5
 8005420:	8819      	ldrh	r1, [r3, #0]
 8005422:	68f8      	ldr	r0, [r7, #12]
 8005424:	4b23      	ldr	r3, [pc, #140]	; (80054b4 <I2C_RequestMemoryWrite+0xc4>)
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	0023      	movs	r3, r4
 800542a:	f000 faab 	bl	8005984 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800542e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005430:	6a39      	ldr	r1, [r7, #32]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	0018      	movs	r0, r3
 8005436:	f000 f91b 	bl	8005670 <I2C_WaitOnTXISFlagUntilTimeout>
 800543a:	1e03      	subs	r3, r0, #0
 800543c:	d001      	beq.n	8005442 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e033      	b.n	80054aa <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005442:	1dbb      	adds	r3, r7, #6
 8005444:	881b      	ldrh	r3, [r3, #0]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d107      	bne.n	800545a <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800544a:	2308      	movs	r3, #8
 800544c:	18fb      	adds	r3, r7, r3
 800544e:	881b      	ldrh	r3, [r3, #0]
 8005450:	b2da      	uxtb	r2, r3
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	629a      	str	r2, [r3, #40]	; 0x28
 8005458:	e019      	b.n	800548e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800545a:	2308      	movs	r3, #8
 800545c:	18fb      	adds	r3, r7, r3
 800545e:	881b      	ldrh	r3, [r3, #0]
 8005460:	0a1b      	lsrs	r3, r3, #8
 8005462:	b29b      	uxth	r3, r3
 8005464:	b2da      	uxtb	r2, r3
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800546c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800546e:	6a39      	ldr	r1, [r7, #32]
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	0018      	movs	r0, r3
 8005474:	f000 f8fc 	bl	8005670 <I2C_WaitOnTXISFlagUntilTimeout>
 8005478:	1e03      	subs	r3, r0, #0
 800547a:	d001      	beq.n	8005480 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	e014      	b.n	80054aa <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005480:	2308      	movs	r3, #8
 8005482:	18fb      	adds	r3, r7, r3
 8005484:	881b      	ldrh	r3, [r3, #0]
 8005486:	b2da      	uxtb	r2, r3
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800548e:	6a3a      	ldr	r2, [r7, #32]
 8005490:	68f8      	ldr	r0, [r7, #12]
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	9300      	str	r3, [sp, #0]
 8005496:	0013      	movs	r3, r2
 8005498:	2200      	movs	r2, #0
 800549a:	2180      	movs	r1, #128	; 0x80
 800549c:	f000 f890 	bl	80055c0 <I2C_WaitOnFlagUntilTimeout>
 80054a0:	1e03      	subs	r3, r0, #0
 80054a2:	d001      	beq.n	80054a8 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 80054a4:	2301      	movs	r3, #1
 80054a6:	e000      	b.n	80054aa <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 80054a8:	2300      	movs	r3, #0
}
 80054aa:	0018      	movs	r0, r3
 80054ac:	46bd      	mov	sp, r7
 80054ae:	b004      	add	sp, #16
 80054b0:	bdb0      	pop	{r4, r5, r7, pc}
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	80002000 	.word	0x80002000

080054b8 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 80054b8:	b5b0      	push	{r4, r5, r7, lr}
 80054ba:	b086      	sub	sp, #24
 80054bc:	af02      	add	r7, sp, #8
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	000c      	movs	r4, r1
 80054c2:	0010      	movs	r0, r2
 80054c4:	0019      	movs	r1, r3
 80054c6:	250a      	movs	r5, #10
 80054c8:	197b      	adds	r3, r7, r5
 80054ca:	1c22      	adds	r2, r4, #0
 80054cc:	801a      	strh	r2, [r3, #0]
 80054ce:	2308      	movs	r3, #8
 80054d0:	18fb      	adds	r3, r7, r3
 80054d2:	1c02      	adds	r2, r0, #0
 80054d4:	801a      	strh	r2, [r3, #0]
 80054d6:	1dbb      	adds	r3, r7, #6
 80054d8:	1c0a      	adds	r2, r1, #0
 80054da:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80054dc:	1dbb      	adds	r3, r7, #6
 80054de:	881b      	ldrh	r3, [r3, #0]
 80054e0:	b2da      	uxtb	r2, r3
 80054e2:	197b      	adds	r3, r7, r5
 80054e4:	8819      	ldrh	r1, [r3, #0]
 80054e6:	68f8      	ldr	r0, [r7, #12]
 80054e8:	4b23      	ldr	r3, [pc, #140]	; (8005578 <I2C_RequestMemoryRead+0xc0>)
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	2300      	movs	r3, #0
 80054ee:	f000 fa49 	bl	8005984 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80054f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054f4:	6a39      	ldr	r1, [r7, #32]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	0018      	movs	r0, r3
 80054fa:	f000 f8b9 	bl	8005670 <I2C_WaitOnTXISFlagUntilTimeout>
 80054fe:	1e03      	subs	r3, r0, #0
 8005500:	d001      	beq.n	8005506 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8005502:	2301      	movs	r3, #1
 8005504:	e033      	b.n	800556e <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005506:	1dbb      	adds	r3, r7, #6
 8005508:	881b      	ldrh	r3, [r3, #0]
 800550a:	2b01      	cmp	r3, #1
 800550c:	d107      	bne.n	800551e <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800550e:	2308      	movs	r3, #8
 8005510:	18fb      	adds	r3, r7, r3
 8005512:	881b      	ldrh	r3, [r3, #0]
 8005514:	b2da      	uxtb	r2, r3
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	629a      	str	r2, [r3, #40]	; 0x28
 800551c:	e019      	b.n	8005552 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800551e:	2308      	movs	r3, #8
 8005520:	18fb      	adds	r3, r7, r3
 8005522:	881b      	ldrh	r3, [r3, #0]
 8005524:	0a1b      	lsrs	r3, r3, #8
 8005526:	b29b      	uxth	r3, r3
 8005528:	b2da      	uxtb	r2, r3
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005530:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005532:	6a39      	ldr	r1, [r7, #32]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	0018      	movs	r0, r3
 8005538:	f000 f89a 	bl	8005670 <I2C_WaitOnTXISFlagUntilTimeout>
 800553c:	1e03      	subs	r3, r0, #0
 800553e:	d001      	beq.n	8005544 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e014      	b.n	800556e <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005544:	2308      	movs	r3, #8
 8005546:	18fb      	adds	r3, r7, r3
 8005548:	881b      	ldrh	r3, [r3, #0]
 800554a:	b2da      	uxtb	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005552:	6a3a      	ldr	r2, [r7, #32]
 8005554:	68f8      	ldr	r0, [r7, #12]
 8005556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005558:	9300      	str	r3, [sp, #0]
 800555a:	0013      	movs	r3, r2
 800555c:	2200      	movs	r2, #0
 800555e:	2140      	movs	r1, #64	; 0x40
 8005560:	f000 f82e 	bl	80055c0 <I2C_WaitOnFlagUntilTimeout>
 8005564:	1e03      	subs	r3, r0, #0
 8005566:	d001      	beq.n	800556c <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e000      	b.n	800556e <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 800556c:	2300      	movs	r3, #0
}
 800556e:	0018      	movs	r0, r3
 8005570:	46bd      	mov	sp, r7
 8005572:	b004      	add	sp, #16
 8005574:	bdb0      	pop	{r4, r5, r7, pc}
 8005576:	46c0      	nop			; (mov r8, r8)
 8005578:	80002000 	.word	0x80002000

0800557c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	699b      	ldr	r3, [r3, #24]
 800558a:	2202      	movs	r2, #2
 800558c:	4013      	ands	r3, r2
 800558e:	2b02      	cmp	r3, #2
 8005590:	d103      	bne.n	800559a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	2200      	movs	r2, #0
 8005598:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	2201      	movs	r2, #1
 80055a2:	4013      	ands	r3, r2
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d007      	beq.n	80055b8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699a      	ldr	r2, [r3, #24]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	2101      	movs	r1, #1
 80055b4:	430a      	orrs	r2, r1
 80055b6:	619a      	str	r2, [r3, #24]
  }
}
 80055b8:	46c0      	nop			; (mov r8, r8)
 80055ba:	46bd      	mov	sp, r7
 80055bc:	b002      	add	sp, #8
 80055be:	bd80      	pop	{r7, pc}

080055c0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80055c0:	b580      	push	{r7, lr}
 80055c2:	b084      	sub	sp, #16
 80055c4:	af00      	add	r7, sp, #0
 80055c6:	60f8      	str	r0, [r7, #12]
 80055c8:	60b9      	str	r1, [r7, #8]
 80055ca:	603b      	str	r3, [r7, #0]
 80055cc:	1dfb      	adds	r3, r7, #7
 80055ce:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80055d0:	e03a      	b.n	8005648 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80055d2:	69ba      	ldr	r2, [r7, #24]
 80055d4:	6839      	ldr	r1, [r7, #0]
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	0018      	movs	r0, r3
 80055da:	f000 f8d3 	bl	8005784 <I2C_IsErrorOccurred>
 80055de:	1e03      	subs	r3, r0, #0
 80055e0:	d001      	beq.n	80055e6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e040      	b.n	8005668 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	3301      	adds	r3, #1
 80055ea:	d02d      	beq.n	8005648 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ec:	f7ff f94e 	bl	800488c <HAL_GetTick>
 80055f0:	0002      	movs	r2, r0
 80055f2:	69bb      	ldr	r3, [r7, #24]
 80055f4:	1ad3      	subs	r3, r2, r3
 80055f6:	683a      	ldr	r2, [r7, #0]
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d302      	bcc.n	8005602 <I2C_WaitOnFlagUntilTimeout+0x42>
 80055fc:	683b      	ldr	r3, [r7, #0]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d122      	bne.n	8005648 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	699b      	ldr	r3, [r3, #24]
 8005608:	68ba      	ldr	r2, [r7, #8]
 800560a:	4013      	ands	r3, r2
 800560c:	68ba      	ldr	r2, [r7, #8]
 800560e:	1ad3      	subs	r3, r2, r3
 8005610:	425a      	negs	r2, r3
 8005612:	4153      	adcs	r3, r2
 8005614:	b2db      	uxtb	r3, r3
 8005616:	001a      	movs	r2, r3
 8005618:	1dfb      	adds	r3, r7, #7
 800561a:	781b      	ldrb	r3, [r3, #0]
 800561c:	429a      	cmp	r2, r3
 800561e:	d113      	bne.n	8005648 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005624:	2220      	movs	r2, #32
 8005626:	431a      	orrs	r2, r3
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2241      	movs	r2, #65	; 0x41
 8005630:	2120      	movs	r1, #32
 8005632:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	2242      	movs	r2, #66	; 0x42
 8005638:	2100      	movs	r1, #0
 800563a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2240      	movs	r2, #64	; 0x40
 8005640:	2100      	movs	r1, #0
 8005642:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e00f      	b.n	8005668 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	699b      	ldr	r3, [r3, #24]
 800564e:	68ba      	ldr	r2, [r7, #8]
 8005650:	4013      	ands	r3, r2
 8005652:	68ba      	ldr	r2, [r7, #8]
 8005654:	1ad3      	subs	r3, r2, r3
 8005656:	425a      	negs	r2, r3
 8005658:	4153      	adcs	r3, r2
 800565a:	b2db      	uxtb	r3, r3
 800565c:	001a      	movs	r2, r3
 800565e:	1dfb      	adds	r3, r7, #7
 8005660:	781b      	ldrb	r3, [r3, #0]
 8005662:	429a      	cmp	r2, r3
 8005664:	d0b5      	beq.n	80055d2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005666:	2300      	movs	r3, #0
}
 8005668:	0018      	movs	r0, r3
 800566a:	46bd      	mov	sp, r7
 800566c:	b004      	add	sp, #16
 800566e:	bd80      	pop	{r7, pc}

08005670 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	60f8      	str	r0, [r7, #12]
 8005678:	60b9      	str	r1, [r7, #8]
 800567a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800567c:	e032      	b.n	80056e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	68b9      	ldr	r1, [r7, #8]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	0018      	movs	r0, r3
 8005686:	f000 f87d 	bl	8005784 <I2C_IsErrorOccurred>
 800568a:	1e03      	subs	r3, r0, #0
 800568c:	d001      	beq.n	8005692 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800568e:	2301      	movs	r3, #1
 8005690:	e030      	b.n	80056f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005692:	68bb      	ldr	r3, [r7, #8]
 8005694:	3301      	adds	r3, #1
 8005696:	d025      	beq.n	80056e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005698:	f7ff f8f8 	bl	800488c <HAL_GetTick>
 800569c:	0002      	movs	r2, r0
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	1ad3      	subs	r3, r2, r3
 80056a2:	68ba      	ldr	r2, [r7, #8]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d302      	bcc.n	80056ae <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 80056a8:	68bb      	ldr	r3, [r7, #8]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d11a      	bne.n	80056e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	699b      	ldr	r3, [r3, #24]
 80056b4:	2202      	movs	r2, #2
 80056b6:	4013      	ands	r3, r2
 80056b8:	2b02      	cmp	r3, #2
 80056ba:	d013      	beq.n	80056e4 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056c0:	2220      	movs	r2, #32
 80056c2:	431a      	orrs	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2241      	movs	r2, #65	; 0x41
 80056cc:	2120      	movs	r1, #32
 80056ce:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2242      	movs	r2, #66	; 0x42
 80056d4:	2100      	movs	r1, #0
 80056d6:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	2240      	movs	r2, #64	; 0x40
 80056dc:	2100      	movs	r1, #0
 80056de:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80056e0:	2301      	movs	r3, #1
 80056e2:	e007      	b.n	80056f4 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	2202      	movs	r2, #2
 80056ec:	4013      	ands	r3, r2
 80056ee:	2b02      	cmp	r3, #2
 80056f0:	d1c5      	bne.n	800567e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056f2:	2300      	movs	r3, #0
}
 80056f4:	0018      	movs	r0, r3
 80056f6:	46bd      	mov	sp, r7
 80056f8:	b004      	add	sp, #16
 80056fa:	bd80      	pop	{r7, pc}

080056fc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80056fc:	b580      	push	{r7, lr}
 80056fe:	b084      	sub	sp, #16
 8005700:	af00      	add	r7, sp, #0
 8005702:	60f8      	str	r0, [r7, #12]
 8005704:	60b9      	str	r1, [r7, #8]
 8005706:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005708:	e02f      	b.n	800576a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	68b9      	ldr	r1, [r7, #8]
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	0018      	movs	r0, r3
 8005712:	f000 f837 	bl	8005784 <I2C_IsErrorOccurred>
 8005716:	1e03      	subs	r3, r0, #0
 8005718:	d001      	beq.n	800571e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800571a:	2301      	movs	r3, #1
 800571c:	e02d      	b.n	800577a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800571e:	f7ff f8b5 	bl	800488c <HAL_GetTick>
 8005722:	0002      	movs	r2, r0
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	68ba      	ldr	r2, [r7, #8]
 800572a:	429a      	cmp	r2, r3
 800572c:	d302      	bcc.n	8005734 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d11a      	bne.n	800576a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	699b      	ldr	r3, [r3, #24]
 800573a:	2220      	movs	r2, #32
 800573c:	4013      	ands	r3, r2
 800573e:	2b20      	cmp	r3, #32
 8005740:	d013      	beq.n	800576a <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005746:	2220      	movs	r2, #32
 8005748:	431a      	orrs	r2, r3
 800574a:	68fb      	ldr	r3, [r7, #12]
 800574c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	2241      	movs	r2, #65	; 0x41
 8005752:	2120      	movs	r1, #32
 8005754:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	2242      	movs	r2, #66	; 0x42
 800575a:	2100      	movs	r1, #0
 800575c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	2240      	movs	r2, #64	; 0x40
 8005762:	2100      	movs	r1, #0
 8005764:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e007      	b.n	800577a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	2220      	movs	r2, #32
 8005772:	4013      	ands	r3, r2
 8005774:	2b20      	cmp	r3, #32
 8005776:	d1c8      	bne.n	800570a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	0018      	movs	r0, r3
 800577c:	46bd      	mov	sp, r7
 800577e:	b004      	add	sp, #16
 8005780:	bd80      	pop	{r7, pc}
	...

08005784 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005784:	b590      	push	{r4, r7, lr}
 8005786:	b08b      	sub	sp, #44	; 0x2c
 8005788:	af00      	add	r7, sp, #0
 800578a:	60f8      	str	r0, [r7, #12]
 800578c:	60b9      	str	r1, [r7, #8]
 800578e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005790:	2327      	movs	r3, #39	; 0x27
 8005792:	18fb      	adds	r3, r7, r3
 8005794:	2200      	movs	r2, #0
 8005796:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	699b      	ldr	r3, [r3, #24]
 800579e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80057a0:	2300      	movs	r3, #0
 80057a2:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80057a8:	69bb      	ldr	r3, [r7, #24]
 80057aa:	2210      	movs	r2, #16
 80057ac:	4013      	ands	r3, r2
 80057ae:	d100      	bne.n	80057b2 <I2C_IsErrorOccurred+0x2e>
 80057b0:	e082      	b.n	80058b8 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	2210      	movs	r2, #16
 80057b8:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80057ba:	e060      	b.n	800587e <I2C_IsErrorOccurred+0xfa>
 80057bc:	2427      	movs	r4, #39	; 0x27
 80057be:	193b      	adds	r3, r7, r4
 80057c0:	193a      	adds	r2, r7, r4
 80057c2:	7812      	ldrb	r2, [r2, #0]
 80057c4:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	3301      	adds	r3, #1
 80057ca:	d058      	beq.n	800587e <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80057cc:	f7ff f85e 	bl	800488c <HAL_GetTick>
 80057d0:	0002      	movs	r2, r0
 80057d2:	69fb      	ldr	r3, [r7, #28]
 80057d4:	1ad3      	subs	r3, r2, r3
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	429a      	cmp	r2, r3
 80057da:	d306      	bcc.n	80057ea <I2C_IsErrorOccurred+0x66>
 80057dc:	193b      	adds	r3, r7, r4
 80057de:	193a      	adds	r2, r7, r4
 80057e0:	7812      	ldrb	r2, [r2, #0]
 80057e2:	701a      	strb	r2, [r3, #0]
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d149      	bne.n	800587e <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	685a      	ldr	r2, [r3, #4]
 80057f0:	2380      	movs	r3, #128	; 0x80
 80057f2:	01db      	lsls	r3, r3, #7
 80057f4:	4013      	ands	r3, r2
 80057f6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80057f8:	2013      	movs	r0, #19
 80057fa:	183b      	adds	r3, r7, r0
 80057fc:	68fa      	ldr	r2, [r7, #12]
 80057fe:	2142      	movs	r1, #66	; 0x42
 8005800:	5c52      	ldrb	r2, [r2, r1]
 8005802:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	699a      	ldr	r2, [r3, #24]
 800580a:	2380      	movs	r3, #128	; 0x80
 800580c:	021b      	lsls	r3, r3, #8
 800580e:	401a      	ands	r2, r3
 8005810:	2380      	movs	r3, #128	; 0x80
 8005812:	021b      	lsls	r3, r3, #8
 8005814:	429a      	cmp	r2, r3
 8005816:	d126      	bne.n	8005866 <I2C_IsErrorOccurred+0xe2>
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	2380      	movs	r3, #128	; 0x80
 800581c:	01db      	lsls	r3, r3, #7
 800581e:	429a      	cmp	r2, r3
 8005820:	d021      	beq.n	8005866 <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 8005822:	183b      	adds	r3, r7, r0
 8005824:	781b      	ldrb	r3, [r3, #0]
 8005826:	2b20      	cmp	r3, #32
 8005828:	d01d      	beq.n	8005866 <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	685a      	ldr	r2, [r3, #4]
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	2180      	movs	r1, #128	; 0x80
 8005836:	01c9      	lsls	r1, r1, #7
 8005838:	430a      	orrs	r2, r1
 800583a:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800583c:	f7ff f826 	bl	800488c <HAL_GetTick>
 8005840:	0003      	movs	r3, r0
 8005842:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005844:	e00f      	b.n	8005866 <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005846:	f7ff f821 	bl	800488c <HAL_GetTick>
 800584a:	0002      	movs	r2, r0
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	1ad3      	subs	r3, r2, r3
 8005850:	2b19      	cmp	r3, #25
 8005852:	d908      	bls.n	8005866 <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005854:	6a3b      	ldr	r3, [r7, #32]
 8005856:	2220      	movs	r2, #32
 8005858:	4313      	orrs	r3, r2
 800585a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800585c:	2327      	movs	r3, #39	; 0x27
 800585e:	18fb      	adds	r3, r7, r3
 8005860:	2201      	movs	r2, #1
 8005862:	701a      	strb	r2, [r3, #0]

              break;
 8005864:	e00b      	b.n	800587e <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	2220      	movs	r2, #32
 800586e:	4013      	ands	r3, r2
 8005870:	2127      	movs	r1, #39	; 0x27
 8005872:	187a      	adds	r2, r7, r1
 8005874:	1879      	adds	r1, r7, r1
 8005876:	7809      	ldrb	r1, [r1, #0]
 8005878:	7011      	strb	r1, [r2, #0]
 800587a:	2b20      	cmp	r3, #32
 800587c:	d1e3      	bne.n	8005846 <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	699b      	ldr	r3, [r3, #24]
 8005884:	2220      	movs	r2, #32
 8005886:	4013      	ands	r3, r2
 8005888:	2b20      	cmp	r3, #32
 800588a:	d004      	beq.n	8005896 <I2C_IsErrorOccurred+0x112>
 800588c:	2327      	movs	r3, #39	; 0x27
 800588e:	18fb      	adds	r3, r7, r3
 8005890:	781b      	ldrb	r3, [r3, #0]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d092      	beq.n	80057bc <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005896:	2327      	movs	r3, #39	; 0x27
 8005898:	18fb      	adds	r3, r7, r3
 800589a:	781b      	ldrb	r3, [r3, #0]
 800589c:	2b00      	cmp	r3, #0
 800589e:	d103      	bne.n	80058a8 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	2220      	movs	r2, #32
 80058a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80058a8:	6a3b      	ldr	r3, [r7, #32]
 80058aa:	2204      	movs	r2, #4
 80058ac:	4313      	orrs	r3, r2
 80058ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80058b0:	2327      	movs	r3, #39	; 0x27
 80058b2:	18fb      	adds	r3, r7, r3
 80058b4:	2201      	movs	r2, #1
 80058b6:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80058c0:	69ba      	ldr	r2, [r7, #24]
 80058c2:	2380      	movs	r3, #128	; 0x80
 80058c4:	005b      	lsls	r3, r3, #1
 80058c6:	4013      	ands	r3, r2
 80058c8:	d00c      	beq.n	80058e4 <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	2201      	movs	r2, #1
 80058ce:	4313      	orrs	r3, r2
 80058d0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	2280      	movs	r2, #128	; 0x80
 80058d8:	0052      	lsls	r2, r2, #1
 80058da:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058dc:	2327      	movs	r3, #39	; 0x27
 80058de:	18fb      	adds	r3, r7, r3
 80058e0:	2201      	movs	r2, #1
 80058e2:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80058e4:	69ba      	ldr	r2, [r7, #24]
 80058e6:	2380      	movs	r3, #128	; 0x80
 80058e8:	00db      	lsls	r3, r3, #3
 80058ea:	4013      	ands	r3, r2
 80058ec:	d00c      	beq.n	8005908 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80058ee:	6a3b      	ldr	r3, [r7, #32]
 80058f0:	2208      	movs	r2, #8
 80058f2:	4313      	orrs	r3, r2
 80058f4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	2280      	movs	r2, #128	; 0x80
 80058fc:	00d2      	lsls	r2, r2, #3
 80058fe:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005900:	2327      	movs	r3, #39	; 0x27
 8005902:	18fb      	adds	r3, r7, r3
 8005904:	2201      	movs	r2, #1
 8005906:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005908:	69ba      	ldr	r2, [r7, #24]
 800590a:	2380      	movs	r3, #128	; 0x80
 800590c:	009b      	lsls	r3, r3, #2
 800590e:	4013      	ands	r3, r2
 8005910:	d00c      	beq.n	800592c <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005912:	6a3b      	ldr	r3, [r7, #32]
 8005914:	2202      	movs	r2, #2
 8005916:	4313      	orrs	r3, r2
 8005918:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	2280      	movs	r2, #128	; 0x80
 8005920:	0092      	lsls	r2, r2, #2
 8005922:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005924:	2327      	movs	r3, #39	; 0x27
 8005926:	18fb      	adds	r3, r7, r3
 8005928:	2201      	movs	r2, #1
 800592a:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800592c:	2327      	movs	r3, #39	; 0x27
 800592e:	18fb      	adds	r3, r7, r3
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d01d      	beq.n	8005972 <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	0018      	movs	r0, r3
 800593a:	f7ff fe1f 	bl	800557c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	685a      	ldr	r2, [r3, #4]
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	490d      	ldr	r1, [pc, #52]	; (8005980 <I2C_IsErrorOccurred+0x1fc>)
 800594a:	400a      	ands	r2, r1
 800594c:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005952:	6a3b      	ldr	r3, [r7, #32]
 8005954:	431a      	orrs	r2, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2241      	movs	r2, #65	; 0x41
 800595e:	2120      	movs	r1, #32
 8005960:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2242      	movs	r2, #66	; 0x42
 8005966:	2100      	movs	r1, #0
 8005968:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2240      	movs	r2, #64	; 0x40
 800596e:	2100      	movs	r1, #0
 8005970:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8005972:	2327      	movs	r3, #39	; 0x27
 8005974:	18fb      	adds	r3, r7, r3
 8005976:	781b      	ldrb	r3, [r3, #0]
}
 8005978:	0018      	movs	r0, r3
 800597a:	46bd      	mov	sp, r7
 800597c:	b00b      	add	sp, #44	; 0x2c
 800597e:	bd90      	pop	{r4, r7, pc}
 8005980:	fe00e800 	.word	0xfe00e800

08005984 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005984:	b590      	push	{r4, r7, lr}
 8005986:	b087      	sub	sp, #28
 8005988:	af00      	add	r7, sp, #0
 800598a:	60f8      	str	r0, [r7, #12]
 800598c:	0008      	movs	r0, r1
 800598e:	0011      	movs	r1, r2
 8005990:	607b      	str	r3, [r7, #4]
 8005992:	240a      	movs	r4, #10
 8005994:	193b      	adds	r3, r7, r4
 8005996:	1c02      	adds	r2, r0, #0
 8005998:	801a      	strh	r2, [r3, #0]
 800599a:	2009      	movs	r0, #9
 800599c:	183b      	adds	r3, r7, r0
 800599e:	1c0a      	adds	r2, r1, #0
 80059a0:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059a2:	193b      	adds	r3, r7, r4
 80059a4:	881b      	ldrh	r3, [r3, #0]
 80059a6:	059b      	lsls	r3, r3, #22
 80059a8:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059aa:	183b      	adds	r3, r7, r0
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	0419      	lsls	r1, r3, #16
 80059b0:	23ff      	movs	r3, #255	; 0xff
 80059b2:	041b      	lsls	r3, r3, #16
 80059b4:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059b6:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80059be:	4313      	orrs	r3, r2
 80059c0:	005b      	lsls	r3, r3, #1
 80059c2:	085b      	lsrs	r3, r3, #1
 80059c4:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80059ce:	0d51      	lsrs	r1, r2, #21
 80059d0:	2280      	movs	r2, #128	; 0x80
 80059d2:	00d2      	lsls	r2, r2, #3
 80059d4:	400a      	ands	r2, r1
 80059d6:	4907      	ldr	r1, [pc, #28]	; (80059f4 <I2C_TransferConfig+0x70>)
 80059d8:	430a      	orrs	r2, r1
 80059da:	43d2      	mvns	r2, r2
 80059dc:	401a      	ands	r2, r3
 80059de:	0011      	movs	r1, r2
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80059ea:	46c0      	nop			; (mov r8, r8)
 80059ec:	46bd      	mov	sp, r7
 80059ee:	b007      	add	sp, #28
 80059f0:	bd90      	pop	{r4, r7, pc}
 80059f2:	46c0      	nop			; (mov r8, r8)
 80059f4:	03ff63ff 	.word	0x03ff63ff

080059f8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b082      	sub	sp, #8
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2241      	movs	r2, #65	; 0x41
 8005a06:	5c9b      	ldrb	r3, [r3, r2]
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b20      	cmp	r3, #32
 8005a0c:	d138      	bne.n	8005a80 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2240      	movs	r2, #64	; 0x40
 8005a12:	5c9b      	ldrb	r3, [r3, r2]
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d101      	bne.n	8005a1c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005a18:	2302      	movs	r3, #2
 8005a1a:	e032      	b.n	8005a82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2240      	movs	r2, #64	; 0x40
 8005a20:	2101      	movs	r1, #1
 8005a22:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2241      	movs	r2, #65	; 0x41
 8005a28:	2124      	movs	r1, #36	; 0x24
 8005a2a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	681a      	ldr	r2, [r3, #0]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	2101      	movs	r1, #1
 8005a38:	438a      	bics	r2, r1
 8005a3a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	681a      	ldr	r2, [r3, #0]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4911      	ldr	r1, [pc, #68]	; (8005a8c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8005a48:	400a      	ands	r2, r1
 8005a4a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	6819      	ldr	r1, [r3, #0]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	683a      	ldr	r2, [r7, #0]
 8005a58:	430a      	orrs	r2, r1
 8005a5a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	2101      	movs	r1, #1
 8005a68:	430a      	orrs	r2, r1
 8005a6a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2241      	movs	r2, #65	; 0x41
 8005a70:	2120      	movs	r1, #32
 8005a72:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2240      	movs	r2, #64	; 0x40
 8005a78:	2100      	movs	r1, #0
 8005a7a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	e000      	b.n	8005a82 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005a80:	2302      	movs	r3, #2
  }
}
 8005a82:	0018      	movs	r0, r3
 8005a84:	46bd      	mov	sp, r7
 8005a86:	b002      	add	sp, #8
 8005a88:	bd80      	pop	{r7, pc}
 8005a8a:	46c0      	nop			; (mov r8, r8)
 8005a8c:	ffffefff 	.word	0xffffefff

08005a90 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005a90:	b580      	push	{r7, lr}
 8005a92:	b084      	sub	sp, #16
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	6078      	str	r0, [r7, #4]
 8005a98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2241      	movs	r2, #65	; 0x41
 8005a9e:	5c9b      	ldrb	r3, [r3, r2]
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b20      	cmp	r3, #32
 8005aa4:	d139      	bne.n	8005b1a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2240      	movs	r2, #64	; 0x40
 8005aaa:	5c9b      	ldrb	r3, [r3, r2]
 8005aac:	2b01      	cmp	r3, #1
 8005aae:	d101      	bne.n	8005ab4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	e033      	b.n	8005b1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2240      	movs	r2, #64	; 0x40
 8005ab8:	2101      	movs	r1, #1
 8005aba:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2241      	movs	r2, #65	; 0x41
 8005ac0:	2124      	movs	r1, #36	; 0x24
 8005ac2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	681a      	ldr	r2, [r3, #0]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	2101      	movs	r1, #1
 8005ad0:	438a      	bics	r2, r1
 8005ad2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	4a11      	ldr	r2, [pc, #68]	; (8005b24 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005ae0:	4013      	ands	r3, r2
 8005ae2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005ae4:	683b      	ldr	r3, [r7, #0]
 8005ae6:	021b      	lsls	r3, r3, #8
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	681a      	ldr	r2, [r3, #0]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2101      	movs	r1, #1
 8005b02:	430a      	orrs	r2, r1
 8005b04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2241      	movs	r2, #65	; 0x41
 8005b0a:	2120      	movs	r1, #32
 8005b0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2240      	movs	r2, #64	; 0x40
 8005b12:	2100      	movs	r1, #0
 8005b14:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8005b16:	2300      	movs	r3, #0
 8005b18:	e000      	b.n	8005b1c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005b1a:	2302      	movs	r3, #2
  }
}
 8005b1c:	0018      	movs	r0, r3
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	b004      	add	sp, #16
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	fffff0ff 	.word	0xfffff0ff

08005b28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005b30:	4b19      	ldr	r3, [pc, #100]	; (8005b98 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a19      	ldr	r2, [pc, #100]	; (8005b9c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8005b36:	4013      	ands	r3, r2
 8005b38:	0019      	movs	r1, r3
 8005b3a:	4b17      	ldr	r3, [pc, #92]	; (8005b98 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005b3c:	687a      	ldr	r2, [r7, #4]
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b42:	687a      	ldr	r2, [r7, #4]
 8005b44:	2380      	movs	r3, #128	; 0x80
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d11f      	bne.n	8005b8c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005b4c:	4b14      	ldr	r3, [pc, #80]	; (8005ba0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005b4e:	681a      	ldr	r2, [r3, #0]
 8005b50:	0013      	movs	r3, r2
 8005b52:	005b      	lsls	r3, r3, #1
 8005b54:	189b      	adds	r3, r3, r2
 8005b56:	005b      	lsls	r3, r3, #1
 8005b58:	4912      	ldr	r1, [pc, #72]	; (8005ba4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005b5a:	0018      	movs	r0, r3
 8005b5c:	f7fa fad0 	bl	8000100 <__udivsi3>
 8005b60:	0003      	movs	r3, r0
 8005b62:	3301      	adds	r3, #1
 8005b64:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b66:	e008      	b.n	8005b7a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d003      	beq.n	8005b76 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	3b01      	subs	r3, #1
 8005b72:	60fb      	str	r3, [r7, #12]
 8005b74:	e001      	b.n	8005b7a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8005b76:	2303      	movs	r3, #3
 8005b78:	e009      	b.n	8005b8e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005b7a:	4b07      	ldr	r3, [pc, #28]	; (8005b98 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005b7c:	695a      	ldr	r2, [r3, #20]
 8005b7e:	2380      	movs	r3, #128	; 0x80
 8005b80:	00db      	lsls	r3, r3, #3
 8005b82:	401a      	ands	r2, r3
 8005b84:	2380      	movs	r3, #128	; 0x80
 8005b86:	00db      	lsls	r3, r3, #3
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d0ed      	beq.n	8005b68 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8005b8c:	2300      	movs	r3, #0
}
 8005b8e:	0018      	movs	r0, r3
 8005b90:	46bd      	mov	sp, r7
 8005b92:	b004      	add	sp, #16
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	46c0      	nop			; (mov r8, r8)
 8005b98:	40007000 	.word	0x40007000
 8005b9c:	fffff9ff 	.word	0xfffff9ff
 8005ba0:	20000000 	.word	0x20000000
 8005ba4:	000f4240 	.word	0x000f4240

08005ba8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8005bac:	4b03      	ldr	r3, [pc, #12]	; (8005bbc <LL_RCC_GetAPB1Prescaler+0x14>)
 8005bae:	689a      	ldr	r2, [r3, #8]
 8005bb0:	23e0      	movs	r3, #224	; 0xe0
 8005bb2:	01db      	lsls	r3, r3, #7
 8005bb4:	4013      	ands	r3, r2
}
 8005bb6:	0018      	movs	r0, r3
 8005bb8:	46bd      	mov	sp, r7
 8005bba:	bd80      	pop	{r7, pc}
 8005bbc:	40021000 	.word	0x40021000

08005bc0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b088      	sub	sp, #32
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e2f3      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	4013      	ands	r3, r2
 8005bda:	d100      	bne.n	8005bde <HAL_RCC_OscConfig+0x1e>
 8005bdc:	e07c      	b.n	8005cd8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005bde:	4bc3      	ldr	r3, [pc, #780]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	2238      	movs	r2, #56	; 0x38
 8005be4:	4013      	ands	r3, r2
 8005be6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005be8:	4bc0      	ldr	r3, [pc, #768]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005bea:	68db      	ldr	r3, [r3, #12]
 8005bec:	2203      	movs	r2, #3
 8005bee:	4013      	ands	r3, r2
 8005bf0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005bf2:	69bb      	ldr	r3, [r7, #24]
 8005bf4:	2b10      	cmp	r3, #16
 8005bf6:	d102      	bne.n	8005bfe <HAL_RCC_OscConfig+0x3e>
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	2b03      	cmp	r3, #3
 8005bfc:	d002      	beq.n	8005c04 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8005bfe:	69bb      	ldr	r3, [r7, #24]
 8005c00:	2b08      	cmp	r3, #8
 8005c02:	d10b      	bne.n	8005c1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c04:	4bb9      	ldr	r3, [pc, #740]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	2380      	movs	r3, #128	; 0x80
 8005c0a:	029b      	lsls	r3, r3, #10
 8005c0c:	4013      	ands	r3, r2
 8005c0e:	d062      	beq.n	8005cd6 <HAL_RCC_OscConfig+0x116>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d15e      	bne.n	8005cd6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e2ce      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	685a      	ldr	r2, [r3, #4]
 8005c20:	2380      	movs	r3, #128	; 0x80
 8005c22:	025b      	lsls	r3, r3, #9
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d107      	bne.n	8005c38 <HAL_RCC_OscConfig+0x78>
 8005c28:	4bb0      	ldr	r3, [pc, #704]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	4baf      	ldr	r3, [pc, #700]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c2e:	2180      	movs	r1, #128	; 0x80
 8005c30:	0249      	lsls	r1, r1, #9
 8005c32:	430a      	orrs	r2, r1
 8005c34:	601a      	str	r2, [r3, #0]
 8005c36:	e020      	b.n	8005c7a <HAL_RCC_OscConfig+0xba>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	685a      	ldr	r2, [r3, #4]
 8005c3c:	23a0      	movs	r3, #160	; 0xa0
 8005c3e:	02db      	lsls	r3, r3, #11
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d10e      	bne.n	8005c62 <HAL_RCC_OscConfig+0xa2>
 8005c44:	4ba9      	ldr	r3, [pc, #676]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c46:	681a      	ldr	r2, [r3, #0]
 8005c48:	4ba8      	ldr	r3, [pc, #672]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c4a:	2180      	movs	r1, #128	; 0x80
 8005c4c:	02c9      	lsls	r1, r1, #11
 8005c4e:	430a      	orrs	r2, r1
 8005c50:	601a      	str	r2, [r3, #0]
 8005c52:	4ba6      	ldr	r3, [pc, #664]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c54:	681a      	ldr	r2, [r3, #0]
 8005c56:	4ba5      	ldr	r3, [pc, #660]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c58:	2180      	movs	r1, #128	; 0x80
 8005c5a:	0249      	lsls	r1, r1, #9
 8005c5c:	430a      	orrs	r2, r1
 8005c5e:	601a      	str	r2, [r3, #0]
 8005c60:	e00b      	b.n	8005c7a <HAL_RCC_OscConfig+0xba>
 8005c62:	4ba2      	ldr	r3, [pc, #648]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	4ba1      	ldr	r3, [pc, #644]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c68:	49a1      	ldr	r1, [pc, #644]	; (8005ef0 <HAL_RCC_OscConfig+0x330>)
 8005c6a:	400a      	ands	r2, r1
 8005c6c:	601a      	str	r2, [r3, #0]
 8005c6e:	4b9f      	ldr	r3, [pc, #636]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	4b9e      	ldr	r3, [pc, #632]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005c74:	499f      	ldr	r1, [pc, #636]	; (8005ef4 <HAL_RCC_OscConfig+0x334>)
 8005c76:	400a      	ands	r2, r1
 8005c78:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d014      	beq.n	8005cac <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c82:	f7fe fe03 	bl	800488c <HAL_GetTick>
 8005c86:	0003      	movs	r3, r0
 8005c88:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c8a:	e008      	b.n	8005c9e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c8c:	f7fe fdfe 	bl	800488c <HAL_GetTick>
 8005c90:	0002      	movs	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b64      	cmp	r3, #100	; 0x64
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e28d      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005c9e:	4b93      	ldr	r3, [pc, #588]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	2380      	movs	r3, #128	; 0x80
 8005ca4:	029b      	lsls	r3, r3, #10
 8005ca6:	4013      	ands	r3, r2
 8005ca8:	d0f0      	beq.n	8005c8c <HAL_RCC_OscConfig+0xcc>
 8005caa:	e015      	b.n	8005cd8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cac:	f7fe fdee 	bl	800488c <HAL_GetTick>
 8005cb0:	0003      	movs	r3, r0
 8005cb2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cb4:	e008      	b.n	8005cc8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005cb6:	f7fe fde9 	bl	800488c <HAL_GetTick>
 8005cba:	0002      	movs	r2, r0
 8005cbc:	693b      	ldr	r3, [r7, #16]
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	2b64      	cmp	r3, #100	; 0x64
 8005cc2:	d901      	bls.n	8005cc8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005cc4:	2303      	movs	r3, #3
 8005cc6:	e278      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005cc8:	4b88      	ldr	r3, [pc, #544]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	2380      	movs	r3, #128	; 0x80
 8005cce:	029b      	lsls	r3, r3, #10
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	d1f0      	bne.n	8005cb6 <HAL_RCC_OscConfig+0xf6>
 8005cd4:	e000      	b.n	8005cd8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cd6:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	2202      	movs	r2, #2
 8005cde:	4013      	ands	r3, r2
 8005ce0:	d100      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x124>
 8005ce2:	e099      	b.n	8005e18 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005ce4:	4b81      	ldr	r3, [pc, #516]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	2238      	movs	r2, #56	; 0x38
 8005cea:	4013      	ands	r3, r2
 8005cec:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005cee:	4b7f      	ldr	r3, [pc, #508]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	2203      	movs	r2, #3
 8005cf4:	4013      	ands	r3, r2
 8005cf6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	2b10      	cmp	r3, #16
 8005cfc:	d102      	bne.n	8005d04 <HAL_RCC_OscConfig+0x144>
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d002      	beq.n	8005d0a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005d04:	69bb      	ldr	r3, [r7, #24]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d135      	bne.n	8005d76 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005d0a:	4b78      	ldr	r3, [pc, #480]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d0c:	681a      	ldr	r2, [r3, #0]
 8005d0e:	2380      	movs	r3, #128	; 0x80
 8005d10:	00db      	lsls	r3, r3, #3
 8005d12:	4013      	ands	r3, r2
 8005d14:	d005      	beq.n	8005d22 <HAL_RCC_OscConfig+0x162>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d101      	bne.n	8005d22 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e24b      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d22:	4b72      	ldr	r3, [pc, #456]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	4a74      	ldr	r2, [pc, #464]	; (8005ef8 <HAL_RCC_OscConfig+0x338>)
 8005d28:	4013      	ands	r3, r2
 8005d2a:	0019      	movs	r1, r3
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	695b      	ldr	r3, [r3, #20]
 8005d30:	021a      	lsls	r2, r3, #8
 8005d32:	4b6e      	ldr	r3, [pc, #440]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d34:	430a      	orrs	r2, r1
 8005d36:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d112      	bne.n	8005d64 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005d3e:	4b6b      	ldr	r3, [pc, #428]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a6e      	ldr	r2, [pc, #440]	; (8005efc <HAL_RCC_OscConfig+0x33c>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	0019      	movs	r1, r3
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	691a      	ldr	r2, [r3, #16]
 8005d4c:	4b67      	ldr	r3, [pc, #412]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d4e:	430a      	orrs	r2, r1
 8005d50:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005d52:	4b66      	ldr	r3, [pc, #408]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	0adb      	lsrs	r3, r3, #11
 8005d58:	2207      	movs	r2, #7
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	4a68      	ldr	r2, [pc, #416]	; (8005f00 <HAL_RCC_OscConfig+0x340>)
 8005d5e:	40da      	lsrs	r2, r3
 8005d60:	4b68      	ldr	r3, [pc, #416]	; (8005f04 <HAL_RCC_OscConfig+0x344>)
 8005d62:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005d64:	4b68      	ldr	r3, [pc, #416]	; (8005f08 <HAL_RCC_OscConfig+0x348>)
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	0018      	movs	r0, r3
 8005d6a:	f7fe fd33 	bl	80047d4 <HAL_InitTick>
 8005d6e:	1e03      	subs	r3, r0, #0
 8005d70:	d051      	beq.n	8005e16 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e221      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	68db      	ldr	r3, [r3, #12]
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d030      	beq.n	8005de0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005d7e:	4b5b      	ldr	r3, [pc, #364]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	4a5e      	ldr	r2, [pc, #376]	; (8005efc <HAL_RCC_OscConfig+0x33c>)
 8005d84:	4013      	ands	r3, r2
 8005d86:	0019      	movs	r1, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	691a      	ldr	r2, [r3, #16]
 8005d8c:	4b57      	ldr	r3, [pc, #348]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8005d92:	4b56      	ldr	r3, [pc, #344]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	4b55      	ldr	r3, [pc, #340]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005d98:	2180      	movs	r1, #128	; 0x80
 8005d9a:	0049      	lsls	r1, r1, #1
 8005d9c:	430a      	orrs	r2, r1
 8005d9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da0:	f7fe fd74 	bl	800488c <HAL_GetTick>
 8005da4:	0003      	movs	r3, r0
 8005da6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005da8:	e008      	b.n	8005dbc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005daa:	f7fe fd6f 	bl	800488c <HAL_GetTick>
 8005dae:	0002      	movs	r2, r0
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	1ad3      	subs	r3, r2, r3
 8005db4:	2b02      	cmp	r3, #2
 8005db6:	d901      	bls.n	8005dbc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8005db8:	2303      	movs	r3, #3
 8005dba:	e1fe      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005dbc:	4b4b      	ldr	r3, [pc, #300]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005dbe:	681a      	ldr	r2, [r3, #0]
 8005dc0:	2380      	movs	r3, #128	; 0x80
 8005dc2:	00db      	lsls	r3, r3, #3
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	d0f0      	beq.n	8005daa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dc8:	4b48      	ldr	r3, [pc, #288]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	4a4a      	ldr	r2, [pc, #296]	; (8005ef8 <HAL_RCC_OscConfig+0x338>)
 8005dce:	4013      	ands	r3, r2
 8005dd0:	0019      	movs	r1, r3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	021a      	lsls	r2, r3, #8
 8005dd8:	4b44      	ldr	r3, [pc, #272]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005dda:	430a      	orrs	r2, r1
 8005ddc:	605a      	str	r2, [r3, #4]
 8005dde:	e01b      	b.n	8005e18 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005de0:	4b42      	ldr	r3, [pc, #264]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	4b41      	ldr	r3, [pc, #260]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005de6:	4949      	ldr	r1, [pc, #292]	; (8005f0c <HAL_RCC_OscConfig+0x34c>)
 8005de8:	400a      	ands	r2, r1
 8005dea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dec:	f7fe fd4e 	bl	800488c <HAL_GetTick>
 8005df0:	0003      	movs	r3, r0
 8005df2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005df4:	e008      	b.n	8005e08 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005df6:	f7fe fd49 	bl	800488c <HAL_GetTick>
 8005dfa:	0002      	movs	r2, r0
 8005dfc:	693b      	ldr	r3, [r7, #16]
 8005dfe:	1ad3      	subs	r3, r2, r3
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d901      	bls.n	8005e08 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005e04:	2303      	movs	r3, #3
 8005e06:	e1d8      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005e08:	4b38      	ldr	r3, [pc, #224]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e0a:	681a      	ldr	r2, [r3, #0]
 8005e0c:	2380      	movs	r3, #128	; 0x80
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	4013      	ands	r3, r2
 8005e12:	d1f0      	bne.n	8005df6 <HAL_RCC_OscConfig+0x236>
 8005e14:	e000      	b.n	8005e18 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005e16:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2208      	movs	r2, #8
 8005e1e:	4013      	ands	r3, r2
 8005e20:	d047      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005e22:	4b32      	ldr	r3, [pc, #200]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	2238      	movs	r2, #56	; 0x38
 8005e28:	4013      	ands	r3, r2
 8005e2a:	2b18      	cmp	r3, #24
 8005e2c:	d10a      	bne.n	8005e44 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005e2e:	4b2f      	ldr	r3, [pc, #188]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e32:	2202      	movs	r2, #2
 8005e34:	4013      	ands	r3, r2
 8005e36:	d03c      	beq.n	8005eb2 <HAL_RCC_OscConfig+0x2f2>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	699b      	ldr	r3, [r3, #24]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d138      	bne.n	8005eb2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005e40:	2301      	movs	r3, #1
 8005e42:	e1ba      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	699b      	ldr	r3, [r3, #24]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d019      	beq.n	8005e80 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005e4c:	4b27      	ldr	r3, [pc, #156]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e4e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e50:	4b26      	ldr	r3, [pc, #152]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e52:	2101      	movs	r1, #1
 8005e54:	430a      	orrs	r2, r1
 8005e56:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e58:	f7fe fd18 	bl	800488c <HAL_GetTick>
 8005e5c:	0003      	movs	r3, r0
 8005e5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e60:	e008      	b.n	8005e74 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e62:	f7fe fd13 	bl	800488c <HAL_GetTick>
 8005e66:	0002      	movs	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	2b02      	cmp	r3, #2
 8005e6e:	d901      	bls.n	8005e74 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005e70:	2303      	movs	r3, #3
 8005e72:	e1a2      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005e74:	4b1d      	ldr	r3, [pc, #116]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e78:	2202      	movs	r2, #2
 8005e7a:	4013      	ands	r3, r2
 8005e7c:	d0f1      	beq.n	8005e62 <HAL_RCC_OscConfig+0x2a2>
 8005e7e:	e018      	b.n	8005eb2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005e80:	4b1a      	ldr	r3, [pc, #104]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e82:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005e84:	4b19      	ldr	r3, [pc, #100]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005e86:	2101      	movs	r1, #1
 8005e88:	438a      	bics	r2, r1
 8005e8a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e8c:	f7fe fcfe 	bl	800488c <HAL_GetTick>
 8005e90:	0003      	movs	r3, r0
 8005e92:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005e94:	e008      	b.n	8005ea8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e96:	f7fe fcf9 	bl	800488c <HAL_GetTick>
 8005e9a:	0002      	movs	r2, r0
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	2b02      	cmp	r3, #2
 8005ea2:	d901      	bls.n	8005ea8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8005ea4:	2303      	movs	r3, #3
 8005ea6:	e188      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ea8:	4b10      	ldr	r3, [pc, #64]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005eaa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eac:	2202      	movs	r2, #2
 8005eae:	4013      	ands	r3, r2
 8005eb0:	d1f1      	bne.n	8005e96 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	2204      	movs	r2, #4
 8005eb8:	4013      	ands	r3, r2
 8005eba:	d100      	bne.n	8005ebe <HAL_RCC_OscConfig+0x2fe>
 8005ebc:	e0c6      	b.n	800604c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ebe:	231f      	movs	r3, #31
 8005ec0:	18fb      	adds	r3, r7, r3
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005ec6:	4b09      	ldr	r3, [pc, #36]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	2238      	movs	r2, #56	; 0x38
 8005ecc:	4013      	ands	r3, r2
 8005ece:	2b20      	cmp	r3, #32
 8005ed0:	d11e      	bne.n	8005f10 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8005ed2:	4b06      	ldr	r3, [pc, #24]	; (8005eec <HAL_RCC_OscConfig+0x32c>)
 8005ed4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	4013      	ands	r3, r2
 8005eda:	d100      	bne.n	8005ede <HAL_RCC_OscConfig+0x31e>
 8005edc:	e0b6      	b.n	800604c <HAL_RCC_OscConfig+0x48c>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d000      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x328>
 8005ee6:	e0b1      	b.n	800604c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	e166      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
 8005eec:	40021000 	.word	0x40021000
 8005ef0:	fffeffff 	.word	0xfffeffff
 8005ef4:	fffbffff 	.word	0xfffbffff
 8005ef8:	ffff80ff 	.word	0xffff80ff
 8005efc:	ffffc7ff 	.word	0xffffc7ff
 8005f00:	00f42400 	.word	0x00f42400
 8005f04:	20000000 	.word	0x20000000
 8005f08:	20000004 	.word	0x20000004
 8005f0c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f10:	4bac      	ldr	r3, [pc, #688]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005f12:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f14:	2380      	movs	r3, #128	; 0x80
 8005f16:	055b      	lsls	r3, r3, #21
 8005f18:	4013      	ands	r3, r2
 8005f1a:	d101      	bne.n	8005f20 <HAL_RCC_OscConfig+0x360>
 8005f1c:	2301      	movs	r3, #1
 8005f1e:	e000      	b.n	8005f22 <HAL_RCC_OscConfig+0x362>
 8005f20:	2300      	movs	r3, #0
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d011      	beq.n	8005f4a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005f26:	4ba7      	ldr	r3, [pc, #668]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005f28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f2a:	4ba6      	ldr	r3, [pc, #664]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005f2c:	2180      	movs	r1, #128	; 0x80
 8005f2e:	0549      	lsls	r1, r1, #21
 8005f30:	430a      	orrs	r2, r1
 8005f32:	63da      	str	r2, [r3, #60]	; 0x3c
 8005f34:	4ba3      	ldr	r3, [pc, #652]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005f36:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005f38:	2380      	movs	r3, #128	; 0x80
 8005f3a:	055b      	lsls	r3, r3, #21
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	60fb      	str	r3, [r7, #12]
 8005f40:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005f42:	231f      	movs	r3, #31
 8005f44:	18fb      	adds	r3, r7, r3
 8005f46:	2201      	movs	r2, #1
 8005f48:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f4a:	4b9f      	ldr	r3, [pc, #636]	; (80061c8 <HAL_RCC_OscConfig+0x608>)
 8005f4c:	681a      	ldr	r2, [r3, #0]
 8005f4e:	2380      	movs	r3, #128	; 0x80
 8005f50:	005b      	lsls	r3, r3, #1
 8005f52:	4013      	ands	r3, r2
 8005f54:	d11a      	bne.n	8005f8c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f56:	4b9c      	ldr	r3, [pc, #624]	; (80061c8 <HAL_RCC_OscConfig+0x608>)
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	4b9b      	ldr	r3, [pc, #620]	; (80061c8 <HAL_RCC_OscConfig+0x608>)
 8005f5c:	2180      	movs	r1, #128	; 0x80
 8005f5e:	0049      	lsls	r1, r1, #1
 8005f60:	430a      	orrs	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005f64:	f7fe fc92 	bl	800488c <HAL_GetTick>
 8005f68:	0003      	movs	r3, r0
 8005f6a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f6c:	e008      	b.n	8005f80 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f6e:	f7fe fc8d 	bl	800488c <HAL_GetTick>
 8005f72:	0002      	movs	r2, r0
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b02      	cmp	r3, #2
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e11c      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005f80:	4b91      	ldr	r3, [pc, #580]	; (80061c8 <HAL_RCC_OscConfig+0x608>)
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	2380      	movs	r3, #128	; 0x80
 8005f86:	005b      	lsls	r3, r3, #1
 8005f88:	4013      	ands	r3, r2
 8005f8a:	d0f0      	beq.n	8005f6e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d106      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x3e2>
 8005f94:	4b8b      	ldr	r3, [pc, #556]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005f96:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005f98:	4b8a      	ldr	r3, [pc, #552]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005f9a:	2101      	movs	r1, #1
 8005f9c:	430a      	orrs	r2, r1
 8005f9e:	65da      	str	r2, [r3, #92]	; 0x5c
 8005fa0:	e01c      	b.n	8005fdc <HAL_RCC_OscConfig+0x41c>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	2b05      	cmp	r3, #5
 8005fa8:	d10c      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x404>
 8005faa:	4b86      	ldr	r3, [pc, #536]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fac:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fae:	4b85      	ldr	r3, [pc, #532]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fb0:	2104      	movs	r1, #4
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	65da      	str	r2, [r3, #92]	; 0x5c
 8005fb6:	4b83      	ldr	r3, [pc, #524]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fb8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fba:	4b82      	ldr	r3, [pc, #520]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fbc:	2101      	movs	r1, #1
 8005fbe:	430a      	orrs	r2, r1
 8005fc0:	65da      	str	r2, [r3, #92]	; 0x5c
 8005fc2:	e00b      	b.n	8005fdc <HAL_RCC_OscConfig+0x41c>
 8005fc4:	4b7f      	ldr	r3, [pc, #508]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fc8:	4b7e      	ldr	r3, [pc, #504]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fca:	2101      	movs	r1, #1
 8005fcc:	438a      	bics	r2, r1
 8005fce:	65da      	str	r2, [r3, #92]	; 0x5c
 8005fd0:	4b7c      	ldr	r3, [pc, #496]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fd2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005fd4:	4b7b      	ldr	r3, [pc, #492]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8005fd6:	2104      	movs	r1, #4
 8005fd8:	438a      	bics	r2, r1
 8005fda:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d014      	beq.n	800600e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe4:	f7fe fc52 	bl	800488c <HAL_GetTick>
 8005fe8:	0003      	movs	r3, r0
 8005fea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005fec:	e009      	b.n	8006002 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fee:	f7fe fc4d 	bl	800488c <HAL_GetTick>
 8005ff2:	0002      	movs	r2, r0
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	4a74      	ldr	r2, [pc, #464]	; (80061cc <HAL_RCC_OscConfig+0x60c>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d901      	bls.n	8006002 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005ffe:	2303      	movs	r3, #3
 8006000:	e0db      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006002:	4b70      	ldr	r3, [pc, #448]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006004:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006006:	2202      	movs	r2, #2
 8006008:	4013      	ands	r3, r2
 800600a:	d0f0      	beq.n	8005fee <HAL_RCC_OscConfig+0x42e>
 800600c:	e013      	b.n	8006036 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800600e:	f7fe fc3d 	bl	800488c <HAL_GetTick>
 8006012:	0003      	movs	r3, r0
 8006014:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006016:	e009      	b.n	800602c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006018:	f7fe fc38 	bl	800488c <HAL_GetTick>
 800601c:	0002      	movs	r2, r0
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	4a6a      	ldr	r2, [pc, #424]	; (80061cc <HAL_RCC_OscConfig+0x60c>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d901      	bls.n	800602c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8006028:	2303      	movs	r3, #3
 800602a:	e0c6      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800602c:	4b65      	ldr	r3, [pc, #404]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 800602e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006030:	2202      	movs	r2, #2
 8006032:	4013      	ands	r3, r2
 8006034:	d1f0      	bne.n	8006018 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8006036:	231f      	movs	r3, #31
 8006038:	18fb      	adds	r3, r7, r3
 800603a:	781b      	ldrb	r3, [r3, #0]
 800603c:	2b01      	cmp	r3, #1
 800603e:	d105      	bne.n	800604c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8006040:	4b60      	ldr	r3, [pc, #384]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006042:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006044:	4b5f      	ldr	r3, [pc, #380]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006046:	4962      	ldr	r1, [pc, #392]	; (80061d0 <HAL_RCC_OscConfig+0x610>)
 8006048:	400a      	ands	r2, r1
 800604a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	69db      	ldr	r3, [r3, #28]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d100      	bne.n	8006056 <HAL_RCC_OscConfig+0x496>
 8006054:	e0b0      	b.n	80061b8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006056:	4b5b      	ldr	r3, [pc, #364]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006058:	689b      	ldr	r3, [r3, #8]
 800605a:	2238      	movs	r2, #56	; 0x38
 800605c:	4013      	ands	r3, r2
 800605e:	2b10      	cmp	r3, #16
 8006060:	d100      	bne.n	8006064 <HAL_RCC_OscConfig+0x4a4>
 8006062:	e078      	b.n	8006156 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	69db      	ldr	r3, [r3, #28]
 8006068:	2b02      	cmp	r3, #2
 800606a:	d153      	bne.n	8006114 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800606c:	4b55      	ldr	r3, [pc, #340]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	4b54      	ldr	r3, [pc, #336]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006072:	4958      	ldr	r1, [pc, #352]	; (80061d4 <HAL_RCC_OscConfig+0x614>)
 8006074:	400a      	ands	r2, r1
 8006076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006078:	f7fe fc08 	bl	800488c <HAL_GetTick>
 800607c:	0003      	movs	r3, r0
 800607e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006080:	e008      	b.n	8006094 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006082:	f7fe fc03 	bl	800488c <HAL_GetTick>
 8006086:	0002      	movs	r2, r0
 8006088:	693b      	ldr	r3, [r7, #16]
 800608a:	1ad3      	subs	r3, r2, r3
 800608c:	2b02      	cmp	r3, #2
 800608e:	d901      	bls.n	8006094 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8006090:	2303      	movs	r3, #3
 8006092:	e092      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006094:	4b4b      	ldr	r3, [pc, #300]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	2380      	movs	r3, #128	; 0x80
 800609a:	049b      	lsls	r3, r3, #18
 800609c:	4013      	ands	r3, r2
 800609e:	d1f0      	bne.n	8006082 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80060a0:	4b48      	ldr	r3, [pc, #288]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	4a4c      	ldr	r2, [pc, #304]	; (80061d8 <HAL_RCC_OscConfig+0x618>)
 80060a6:	4013      	ands	r3, r2
 80060a8:	0019      	movs	r1, r3
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6a1a      	ldr	r2, [r3, #32]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b2:	431a      	orrs	r2, r3
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b8:	021b      	lsls	r3, r3, #8
 80060ba:	431a      	orrs	r2, r3
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060c0:	431a      	orrs	r2, r3
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c6:	431a      	orrs	r2, r3
 80060c8:	4b3e      	ldr	r3, [pc, #248]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 80060ca:	430a      	orrs	r2, r1
 80060cc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060ce:	4b3d      	ldr	r3, [pc, #244]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	4b3c      	ldr	r3, [pc, #240]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 80060d4:	2180      	movs	r1, #128	; 0x80
 80060d6:	0449      	lsls	r1, r1, #17
 80060d8:	430a      	orrs	r2, r1
 80060da:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80060dc:	4b39      	ldr	r3, [pc, #228]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 80060de:	68da      	ldr	r2, [r3, #12]
 80060e0:	4b38      	ldr	r3, [pc, #224]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 80060e2:	2180      	movs	r1, #128	; 0x80
 80060e4:	0549      	lsls	r1, r1, #21
 80060e6:	430a      	orrs	r2, r1
 80060e8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060ea:	f7fe fbcf 	bl	800488c <HAL_GetTick>
 80060ee:	0003      	movs	r3, r0
 80060f0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80060f2:	e008      	b.n	8006106 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060f4:	f7fe fbca 	bl	800488c <HAL_GetTick>
 80060f8:	0002      	movs	r2, r0
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	1ad3      	subs	r3, r2, r3
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d901      	bls.n	8006106 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8006102:	2303      	movs	r3, #3
 8006104:	e059      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006106:	4b2f      	ldr	r3, [pc, #188]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006108:	681a      	ldr	r2, [r3, #0]
 800610a:	2380      	movs	r3, #128	; 0x80
 800610c:	049b      	lsls	r3, r3, #18
 800610e:	4013      	ands	r3, r2
 8006110:	d0f0      	beq.n	80060f4 <HAL_RCC_OscConfig+0x534>
 8006112:	e051      	b.n	80061b8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006114:	4b2b      	ldr	r3, [pc, #172]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	4b2a      	ldr	r3, [pc, #168]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 800611a:	492e      	ldr	r1, [pc, #184]	; (80061d4 <HAL_RCC_OscConfig+0x614>)
 800611c:	400a      	ands	r2, r1
 800611e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006120:	f7fe fbb4 	bl	800488c <HAL_GetTick>
 8006124:	0003      	movs	r3, r0
 8006126:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006128:	e008      	b.n	800613c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800612a:	f7fe fbaf 	bl	800488c <HAL_GetTick>
 800612e:	0002      	movs	r2, r0
 8006130:	693b      	ldr	r3, [r7, #16]
 8006132:	1ad3      	subs	r3, r2, r3
 8006134:	2b02      	cmp	r3, #2
 8006136:	d901      	bls.n	800613c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e03e      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800613c:	4b21      	ldr	r3, [pc, #132]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	2380      	movs	r3, #128	; 0x80
 8006142:	049b      	lsls	r3, r3, #18
 8006144:	4013      	ands	r3, r2
 8006146:	d1f0      	bne.n	800612a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8006148:	4b1e      	ldr	r3, [pc, #120]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 800614a:	68da      	ldr	r2, [r3, #12]
 800614c:	4b1d      	ldr	r3, [pc, #116]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 800614e:	4923      	ldr	r1, [pc, #140]	; (80061dc <HAL_RCC_OscConfig+0x61c>)
 8006150:	400a      	ands	r2, r1
 8006152:	60da      	str	r2, [r3, #12]
 8006154:	e030      	b.n	80061b8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	69db      	ldr	r3, [r3, #28]
 800615a:	2b01      	cmp	r3, #1
 800615c:	d101      	bne.n	8006162 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e02b      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8006162:	4b18      	ldr	r3, [pc, #96]	; (80061c4 <HAL_RCC_OscConfig+0x604>)
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006168:	697b      	ldr	r3, [r7, #20]
 800616a:	2203      	movs	r2, #3
 800616c:	401a      	ands	r2, r3
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	6a1b      	ldr	r3, [r3, #32]
 8006172:	429a      	cmp	r2, r3
 8006174:	d11e      	bne.n	80061b4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	2270      	movs	r2, #112	; 0x70
 800617a:	401a      	ands	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006180:	429a      	cmp	r2, r3
 8006182:	d117      	bne.n	80061b4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006184:	697a      	ldr	r2, [r7, #20]
 8006186:	23fe      	movs	r3, #254	; 0xfe
 8006188:	01db      	lsls	r3, r3, #7
 800618a:	401a      	ands	r2, r3
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006190:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006192:	429a      	cmp	r2, r3
 8006194:	d10e      	bne.n	80061b4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006196:	697a      	ldr	r2, [r7, #20]
 8006198:	23f8      	movs	r3, #248	; 0xf8
 800619a:	039b      	lsls	r3, r3, #14
 800619c:	401a      	ands	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80061a2:	429a      	cmp	r2, r3
 80061a4:	d106      	bne.n	80061b4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	0f5b      	lsrs	r3, r3, #29
 80061aa:	075a      	lsls	r2, r3, #29
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80061b0:	429a      	cmp	r2, r3
 80061b2:	d001      	beq.n	80061b8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e000      	b.n	80061ba <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80061b8:	2300      	movs	r3, #0
}
 80061ba:	0018      	movs	r0, r3
 80061bc:	46bd      	mov	sp, r7
 80061be:	b008      	add	sp, #32
 80061c0:	bd80      	pop	{r7, pc}
 80061c2:	46c0      	nop			; (mov r8, r8)
 80061c4:	40021000 	.word	0x40021000
 80061c8:	40007000 	.word	0x40007000
 80061cc:	00001388 	.word	0x00001388
 80061d0:	efffffff 	.word	0xefffffff
 80061d4:	feffffff 	.word	0xfeffffff
 80061d8:	1fc1808c 	.word	0x1fc1808c
 80061dc:	effefffc 	.word	0xeffefffc

080061e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
 80061e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d101      	bne.n	80061f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80061f0:	2301      	movs	r3, #1
 80061f2:	e0e9      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80061f4:	4b76      	ldr	r3, [pc, #472]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	2207      	movs	r2, #7
 80061fa:	4013      	ands	r3, r2
 80061fc:	683a      	ldr	r2, [r7, #0]
 80061fe:	429a      	cmp	r2, r3
 8006200:	d91e      	bls.n	8006240 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006202:	4b73      	ldr	r3, [pc, #460]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	2207      	movs	r2, #7
 8006208:	4393      	bics	r3, r2
 800620a:	0019      	movs	r1, r3
 800620c:	4b70      	ldr	r3, [pc, #448]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	430a      	orrs	r2, r1
 8006212:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006214:	f7fe fb3a 	bl	800488c <HAL_GetTick>
 8006218:	0003      	movs	r3, r0
 800621a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800621c:	e009      	b.n	8006232 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800621e:	f7fe fb35 	bl	800488c <HAL_GetTick>
 8006222:	0002      	movs	r2, r0
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	1ad3      	subs	r3, r2, r3
 8006228:	4a6a      	ldr	r2, [pc, #424]	; (80063d4 <HAL_RCC_ClockConfig+0x1f4>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d901      	bls.n	8006232 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800622e:	2303      	movs	r3, #3
 8006230:	e0ca      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006232:	4b67      	ldr	r3, [pc, #412]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2207      	movs	r2, #7
 8006238:	4013      	ands	r3, r2
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	429a      	cmp	r2, r3
 800623e:	d1ee      	bne.n	800621e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	2202      	movs	r2, #2
 8006246:	4013      	ands	r3, r2
 8006248:	d015      	beq.n	8006276 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2204      	movs	r2, #4
 8006250:	4013      	ands	r3, r2
 8006252:	d006      	beq.n	8006262 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006254:	4b60      	ldr	r3, [pc, #384]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 8006256:	689a      	ldr	r2, [r3, #8]
 8006258:	4b5f      	ldr	r3, [pc, #380]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 800625a:	21e0      	movs	r1, #224	; 0xe0
 800625c:	01c9      	lsls	r1, r1, #7
 800625e:	430a      	orrs	r2, r1
 8006260:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006262:	4b5d      	ldr	r3, [pc, #372]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 8006264:	689b      	ldr	r3, [r3, #8]
 8006266:	4a5d      	ldr	r2, [pc, #372]	; (80063dc <HAL_RCC_ClockConfig+0x1fc>)
 8006268:	4013      	ands	r3, r2
 800626a:	0019      	movs	r1, r3
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	689a      	ldr	r2, [r3, #8]
 8006270:	4b59      	ldr	r3, [pc, #356]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 8006272:	430a      	orrs	r2, r1
 8006274:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	2201      	movs	r2, #1
 800627c:	4013      	ands	r3, r2
 800627e:	d057      	beq.n	8006330 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	2b01      	cmp	r3, #1
 8006286:	d107      	bne.n	8006298 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006288:	4b53      	ldr	r3, [pc, #332]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	2380      	movs	r3, #128	; 0x80
 800628e:	029b      	lsls	r3, r3, #10
 8006290:	4013      	ands	r3, r2
 8006292:	d12b      	bne.n	80062ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e097      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	685b      	ldr	r3, [r3, #4]
 800629c:	2b02      	cmp	r3, #2
 800629e:	d107      	bne.n	80062b0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80062a0:	4b4d      	ldr	r3, [pc, #308]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	2380      	movs	r3, #128	; 0x80
 80062a6:	049b      	lsls	r3, r3, #18
 80062a8:	4013      	ands	r3, r2
 80062aa:	d11f      	bne.n	80062ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e08b      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	685b      	ldr	r3, [r3, #4]
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d107      	bne.n	80062c8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80062b8:	4b47      	ldr	r3, [pc, #284]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	2380      	movs	r3, #128	; 0x80
 80062be:	00db      	lsls	r3, r3, #3
 80062c0:	4013      	ands	r3, r2
 80062c2:	d113      	bne.n	80062ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80062c4:	2301      	movs	r3, #1
 80062c6:	e07f      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	685b      	ldr	r3, [r3, #4]
 80062cc:	2b03      	cmp	r3, #3
 80062ce:	d106      	bne.n	80062de <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062d0:	4b41      	ldr	r3, [pc, #260]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 80062d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80062d4:	2202      	movs	r2, #2
 80062d6:	4013      	ands	r3, r2
 80062d8:	d108      	bne.n	80062ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80062da:	2301      	movs	r3, #1
 80062dc:	e074      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062de:	4b3e      	ldr	r3, [pc, #248]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 80062e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062e2:	2202      	movs	r2, #2
 80062e4:	4013      	ands	r3, r2
 80062e6:	d101      	bne.n	80062ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	e06d      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80062ec:	4b3a      	ldr	r3, [pc, #232]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	2207      	movs	r2, #7
 80062f2:	4393      	bics	r3, r2
 80062f4:	0019      	movs	r1, r3
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	4b37      	ldr	r3, [pc, #220]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 80062fc:	430a      	orrs	r2, r1
 80062fe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006300:	f7fe fac4 	bl	800488c <HAL_GetTick>
 8006304:	0003      	movs	r3, r0
 8006306:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006308:	e009      	b.n	800631e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800630a:	f7fe fabf 	bl	800488c <HAL_GetTick>
 800630e:	0002      	movs	r2, r0
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	4a2f      	ldr	r2, [pc, #188]	; (80063d4 <HAL_RCC_ClockConfig+0x1f4>)
 8006316:	4293      	cmp	r3, r2
 8006318:	d901      	bls.n	800631e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	e054      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800631e:	4b2e      	ldr	r3, [pc, #184]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 8006320:	689b      	ldr	r3, [r3, #8]
 8006322:	2238      	movs	r2, #56	; 0x38
 8006324:	401a      	ands	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	685b      	ldr	r3, [r3, #4]
 800632a:	00db      	lsls	r3, r3, #3
 800632c:	429a      	cmp	r2, r3
 800632e:	d1ec      	bne.n	800630a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006330:	4b27      	ldr	r3, [pc, #156]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	2207      	movs	r2, #7
 8006336:	4013      	ands	r3, r2
 8006338:	683a      	ldr	r2, [r7, #0]
 800633a:	429a      	cmp	r2, r3
 800633c:	d21e      	bcs.n	800637c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800633e:	4b24      	ldr	r3, [pc, #144]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	2207      	movs	r2, #7
 8006344:	4393      	bics	r3, r2
 8006346:	0019      	movs	r1, r3
 8006348:	4b21      	ldr	r3, [pc, #132]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 800634a:	683a      	ldr	r2, [r7, #0]
 800634c:	430a      	orrs	r2, r1
 800634e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006350:	f7fe fa9c 	bl	800488c <HAL_GetTick>
 8006354:	0003      	movs	r3, r0
 8006356:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8006358:	e009      	b.n	800636e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800635a:	f7fe fa97 	bl	800488c <HAL_GetTick>
 800635e:	0002      	movs	r2, r0
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	1ad3      	subs	r3, r2, r3
 8006364:	4a1b      	ldr	r2, [pc, #108]	; (80063d4 <HAL_RCC_ClockConfig+0x1f4>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d901      	bls.n	800636e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800636a:	2303      	movs	r3, #3
 800636c:	e02c      	b.n	80063c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800636e:	4b18      	ldr	r3, [pc, #96]	; (80063d0 <HAL_RCC_ClockConfig+0x1f0>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2207      	movs	r2, #7
 8006374:	4013      	ands	r3, r2
 8006376:	683a      	ldr	r2, [r7, #0]
 8006378:	429a      	cmp	r2, r3
 800637a:	d1ee      	bne.n	800635a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	2204      	movs	r2, #4
 8006382:	4013      	ands	r3, r2
 8006384:	d009      	beq.n	800639a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006386:	4b14      	ldr	r3, [pc, #80]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	4a15      	ldr	r2, [pc, #84]	; (80063e0 <HAL_RCC_ClockConfig+0x200>)
 800638c:	4013      	ands	r3, r2
 800638e:	0019      	movs	r1, r3
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	68da      	ldr	r2, [r3, #12]
 8006394:	4b10      	ldr	r3, [pc, #64]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 8006396:	430a      	orrs	r2, r1
 8006398:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800639a:	f000 f829 	bl	80063f0 <HAL_RCC_GetSysClockFreq>
 800639e:	0001      	movs	r1, r0
 80063a0:	4b0d      	ldr	r3, [pc, #52]	; (80063d8 <HAL_RCC_ClockConfig+0x1f8>)
 80063a2:	689b      	ldr	r3, [r3, #8]
 80063a4:	0a1b      	lsrs	r3, r3, #8
 80063a6:	220f      	movs	r2, #15
 80063a8:	401a      	ands	r2, r3
 80063aa:	4b0e      	ldr	r3, [pc, #56]	; (80063e4 <HAL_RCC_ClockConfig+0x204>)
 80063ac:	0092      	lsls	r2, r2, #2
 80063ae:	58d3      	ldr	r3, [r2, r3]
 80063b0:	221f      	movs	r2, #31
 80063b2:	4013      	ands	r3, r2
 80063b4:	000a      	movs	r2, r1
 80063b6:	40da      	lsrs	r2, r3
 80063b8:	4b0b      	ldr	r3, [pc, #44]	; (80063e8 <HAL_RCC_ClockConfig+0x208>)
 80063ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80063bc:	4b0b      	ldr	r3, [pc, #44]	; (80063ec <HAL_RCC_ClockConfig+0x20c>)
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	0018      	movs	r0, r3
 80063c2:	f7fe fa07 	bl	80047d4 <HAL_InitTick>
 80063c6:	0003      	movs	r3, r0
}
 80063c8:	0018      	movs	r0, r3
 80063ca:	46bd      	mov	sp, r7
 80063cc:	b004      	add	sp, #16
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	40022000 	.word	0x40022000
 80063d4:	00001388 	.word	0x00001388
 80063d8:	40021000 	.word	0x40021000
 80063dc:	fffff0ff 	.word	0xfffff0ff
 80063e0:	ffff8fff 	.word	0xffff8fff
 80063e4:	080088c8 	.word	0x080088c8
 80063e8:	20000000 	.word	0x20000000
 80063ec:	20000004 	.word	0x20000004

080063f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b086      	sub	sp, #24
 80063f4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80063f6:	4b3c      	ldr	r3, [pc, #240]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	2238      	movs	r2, #56	; 0x38
 80063fc:	4013      	ands	r3, r2
 80063fe:	d10f      	bne.n	8006420 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8006400:	4b39      	ldr	r3, [pc, #228]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	0adb      	lsrs	r3, r3, #11
 8006406:	2207      	movs	r2, #7
 8006408:	4013      	ands	r3, r2
 800640a:	2201      	movs	r2, #1
 800640c:	409a      	lsls	r2, r3
 800640e:	0013      	movs	r3, r2
 8006410:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8006412:	6839      	ldr	r1, [r7, #0]
 8006414:	4835      	ldr	r0, [pc, #212]	; (80064ec <HAL_RCC_GetSysClockFreq+0xfc>)
 8006416:	f7f9 fe73 	bl	8000100 <__udivsi3>
 800641a:	0003      	movs	r3, r0
 800641c:	613b      	str	r3, [r7, #16]
 800641e:	e05d      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006420:	4b31      	ldr	r3, [pc, #196]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006422:	689b      	ldr	r3, [r3, #8]
 8006424:	2238      	movs	r2, #56	; 0x38
 8006426:	4013      	ands	r3, r2
 8006428:	2b08      	cmp	r3, #8
 800642a:	d102      	bne.n	8006432 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800642c:	4b30      	ldr	r3, [pc, #192]	; (80064f0 <HAL_RCC_GetSysClockFreq+0x100>)
 800642e:	613b      	str	r3, [r7, #16]
 8006430:	e054      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006432:	4b2d      	ldr	r3, [pc, #180]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006434:	689b      	ldr	r3, [r3, #8]
 8006436:	2238      	movs	r2, #56	; 0x38
 8006438:	4013      	ands	r3, r2
 800643a:	2b10      	cmp	r3, #16
 800643c:	d138      	bne.n	80064b0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800643e:	4b2a      	ldr	r3, [pc, #168]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	2203      	movs	r2, #3
 8006444:	4013      	ands	r3, r2
 8006446:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006448:	4b27      	ldr	r3, [pc, #156]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	091b      	lsrs	r3, r3, #4
 800644e:	2207      	movs	r2, #7
 8006450:	4013      	ands	r3, r2
 8006452:	3301      	adds	r3, #1
 8006454:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2b03      	cmp	r3, #3
 800645a:	d10d      	bne.n	8006478 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800645c:	68b9      	ldr	r1, [r7, #8]
 800645e:	4824      	ldr	r0, [pc, #144]	; (80064f0 <HAL_RCC_GetSysClockFreq+0x100>)
 8006460:	f7f9 fe4e 	bl	8000100 <__udivsi3>
 8006464:	0003      	movs	r3, r0
 8006466:	0019      	movs	r1, r3
 8006468:	4b1f      	ldr	r3, [pc, #124]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	0a1b      	lsrs	r3, r3, #8
 800646e:	227f      	movs	r2, #127	; 0x7f
 8006470:	4013      	ands	r3, r2
 8006472:	434b      	muls	r3, r1
 8006474:	617b      	str	r3, [r7, #20]
        break;
 8006476:	e00d      	b.n	8006494 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8006478:	68b9      	ldr	r1, [r7, #8]
 800647a:	481c      	ldr	r0, [pc, #112]	; (80064ec <HAL_RCC_GetSysClockFreq+0xfc>)
 800647c:	f7f9 fe40 	bl	8000100 <__udivsi3>
 8006480:	0003      	movs	r3, r0
 8006482:	0019      	movs	r1, r3
 8006484:	4b18      	ldr	r3, [pc, #96]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	0a1b      	lsrs	r3, r3, #8
 800648a:	227f      	movs	r2, #127	; 0x7f
 800648c:	4013      	ands	r3, r2
 800648e:	434b      	muls	r3, r1
 8006490:	617b      	str	r3, [r7, #20]
        break;
 8006492:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8006494:	4b14      	ldr	r3, [pc, #80]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	0f5b      	lsrs	r3, r3, #29
 800649a:	2207      	movs	r2, #7
 800649c:	4013      	ands	r3, r2
 800649e:	3301      	adds	r3, #1
 80064a0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80064a2:	6879      	ldr	r1, [r7, #4]
 80064a4:	6978      	ldr	r0, [r7, #20]
 80064a6:	f7f9 fe2b 	bl	8000100 <__udivsi3>
 80064aa:	0003      	movs	r3, r0
 80064ac:	613b      	str	r3, [r7, #16]
 80064ae:	e015      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80064b0:	4b0d      	ldr	r3, [pc, #52]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	2238      	movs	r2, #56	; 0x38
 80064b6:	4013      	ands	r3, r2
 80064b8:	2b20      	cmp	r3, #32
 80064ba:	d103      	bne.n	80064c4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80064bc:	2380      	movs	r3, #128	; 0x80
 80064be:	021b      	lsls	r3, r3, #8
 80064c0:	613b      	str	r3, [r7, #16]
 80064c2:	e00b      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80064c4:	4b08      	ldr	r3, [pc, #32]	; (80064e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80064c6:	689b      	ldr	r3, [r3, #8]
 80064c8:	2238      	movs	r2, #56	; 0x38
 80064ca:	4013      	ands	r3, r2
 80064cc:	2b18      	cmp	r3, #24
 80064ce:	d103      	bne.n	80064d8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80064d0:	23fa      	movs	r3, #250	; 0xfa
 80064d2:	01db      	lsls	r3, r3, #7
 80064d4:	613b      	str	r3, [r7, #16]
 80064d6:	e001      	b.n	80064dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80064d8:	2300      	movs	r3, #0
 80064da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80064dc:	693b      	ldr	r3, [r7, #16]
}
 80064de:	0018      	movs	r0, r3
 80064e0:	46bd      	mov	sp, r7
 80064e2:	b006      	add	sp, #24
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	46c0      	nop			; (mov r8, r8)
 80064e8:	40021000 	.word	0x40021000
 80064ec:	00f42400 	.word	0x00f42400
 80064f0:	007a1200 	.word	0x007a1200

080064f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80064f4:	b580      	push	{r7, lr}
 80064f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80064f8:	4b02      	ldr	r3, [pc, #8]	; (8006504 <HAL_RCC_GetHCLKFreq+0x10>)
 80064fa:	681b      	ldr	r3, [r3, #0]
}
 80064fc:	0018      	movs	r0, r3
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	46c0      	nop			; (mov r8, r8)
 8006504:	20000000 	.word	0x20000000

08006508 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006508:	b5b0      	push	{r4, r5, r7, lr}
 800650a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800650c:	f7ff fff2 	bl	80064f4 <HAL_RCC_GetHCLKFreq>
 8006510:	0004      	movs	r4, r0
 8006512:	f7ff fb49 	bl	8005ba8 <LL_RCC_GetAPB1Prescaler>
 8006516:	0003      	movs	r3, r0
 8006518:	0b1a      	lsrs	r2, r3, #12
 800651a:	4b05      	ldr	r3, [pc, #20]	; (8006530 <HAL_RCC_GetPCLK1Freq+0x28>)
 800651c:	0092      	lsls	r2, r2, #2
 800651e:	58d3      	ldr	r3, [r2, r3]
 8006520:	221f      	movs	r2, #31
 8006522:	4013      	ands	r3, r2
 8006524:	40dc      	lsrs	r4, r3
 8006526:	0023      	movs	r3, r4
}
 8006528:	0018      	movs	r0, r3
 800652a:	46bd      	mov	sp, r7
 800652c:	bdb0      	pop	{r4, r5, r7, pc}
 800652e:	46c0      	nop			; (mov r8, r8)
 8006530:	08008908 	.word	0x08008908

08006534 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b086      	sub	sp, #24
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800653c:	2313      	movs	r3, #19
 800653e:	18fb      	adds	r3, r7, r3
 8006540:	2200      	movs	r2, #0
 8006542:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006544:	2312      	movs	r3, #18
 8006546:	18fb      	adds	r3, r7, r3
 8006548:	2200      	movs	r2, #0
 800654a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681a      	ldr	r2, [r3, #0]
 8006550:	2380      	movs	r3, #128	; 0x80
 8006552:	029b      	lsls	r3, r3, #10
 8006554:	4013      	ands	r3, r2
 8006556:	d100      	bne.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8006558:	e0a3      	b.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800655a:	2011      	movs	r0, #17
 800655c:	183b      	adds	r3, r7, r0
 800655e:	2200      	movs	r2, #0
 8006560:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006562:	4b7f      	ldr	r3, [pc, #508]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006564:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006566:	2380      	movs	r3, #128	; 0x80
 8006568:	055b      	lsls	r3, r3, #21
 800656a:	4013      	ands	r3, r2
 800656c:	d110      	bne.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800656e:	4b7c      	ldr	r3, [pc, #496]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006570:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006572:	4b7b      	ldr	r3, [pc, #492]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006574:	2180      	movs	r1, #128	; 0x80
 8006576:	0549      	lsls	r1, r1, #21
 8006578:	430a      	orrs	r2, r1
 800657a:	63da      	str	r2, [r3, #60]	; 0x3c
 800657c:	4b78      	ldr	r3, [pc, #480]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800657e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006580:	2380      	movs	r3, #128	; 0x80
 8006582:	055b      	lsls	r3, r3, #21
 8006584:	4013      	ands	r3, r2
 8006586:	60bb      	str	r3, [r7, #8]
 8006588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800658a:	183b      	adds	r3, r7, r0
 800658c:	2201      	movs	r2, #1
 800658e:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006590:	4b74      	ldr	r3, [pc, #464]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	4b73      	ldr	r3, [pc, #460]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006596:	2180      	movs	r1, #128	; 0x80
 8006598:	0049      	lsls	r1, r1, #1
 800659a:	430a      	orrs	r2, r1
 800659c:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800659e:	f7fe f975 	bl	800488c <HAL_GetTick>
 80065a2:	0003      	movs	r3, r0
 80065a4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065a6:	e00b      	b.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065a8:	f7fe f970 	bl	800488c <HAL_GetTick>
 80065ac:	0002      	movs	r2, r0
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	1ad3      	subs	r3, r2, r3
 80065b2:	2b02      	cmp	r3, #2
 80065b4:	d904      	bls.n	80065c0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80065b6:	2313      	movs	r3, #19
 80065b8:	18fb      	adds	r3, r7, r3
 80065ba:	2203      	movs	r2, #3
 80065bc:	701a      	strb	r2, [r3, #0]
        break;
 80065be:	e005      	b.n	80065cc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80065c0:	4b68      	ldr	r3, [pc, #416]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80065c2:	681a      	ldr	r2, [r3, #0]
 80065c4:	2380      	movs	r3, #128	; 0x80
 80065c6:	005b      	lsls	r3, r3, #1
 80065c8:	4013      	ands	r3, r2
 80065ca:	d0ed      	beq.n	80065a8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80065cc:	2313      	movs	r3, #19
 80065ce:	18fb      	adds	r3, r7, r3
 80065d0:	781b      	ldrb	r3, [r3, #0]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d154      	bne.n	8006680 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065d6:	4b62      	ldr	r3, [pc, #392]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80065d8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80065da:	23c0      	movs	r3, #192	; 0xc0
 80065dc:	009b      	lsls	r3, r3, #2
 80065de:	4013      	ands	r3, r2
 80065e0:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	d019      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	695b      	ldr	r3, [r3, #20]
 80065ec:	697a      	ldr	r2, [r7, #20]
 80065ee:	429a      	cmp	r2, r3
 80065f0:	d014      	beq.n	800661c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80065f2:	4b5b      	ldr	r3, [pc, #364]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80065f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80065f6:	4a5c      	ldr	r2, [pc, #368]	; (8006768 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80065f8:	4013      	ands	r3, r2
 80065fa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065fc:	4b58      	ldr	r3, [pc, #352]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80065fe:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006600:	4b57      	ldr	r3, [pc, #348]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006602:	2180      	movs	r1, #128	; 0x80
 8006604:	0249      	lsls	r1, r1, #9
 8006606:	430a      	orrs	r2, r1
 8006608:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800660a:	4b55      	ldr	r3, [pc, #340]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800660c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800660e:	4b54      	ldr	r3, [pc, #336]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006610:	4956      	ldr	r1, [pc, #344]	; (800676c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8006612:	400a      	ands	r2, r1
 8006614:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006616:	4b52      	ldr	r3, [pc, #328]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	2201      	movs	r2, #1
 8006620:	4013      	ands	r3, r2
 8006622:	d016      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006624:	f7fe f932 	bl	800488c <HAL_GetTick>
 8006628:	0003      	movs	r3, r0
 800662a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800662c:	e00c      	b.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800662e:	f7fe f92d 	bl	800488c <HAL_GetTick>
 8006632:	0002      	movs	r2, r0
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	1ad3      	subs	r3, r2, r3
 8006638:	4a4d      	ldr	r2, [pc, #308]	; (8006770 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d904      	bls.n	8006648 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 800663e:	2313      	movs	r3, #19
 8006640:	18fb      	adds	r3, r7, r3
 8006642:	2203      	movs	r2, #3
 8006644:	701a      	strb	r2, [r3, #0]
            break;
 8006646:	e004      	b.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006648:	4b45      	ldr	r3, [pc, #276]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800664a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800664c:	2202      	movs	r2, #2
 800664e:	4013      	ands	r3, r2
 8006650:	d0ed      	beq.n	800662e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8006652:	2313      	movs	r3, #19
 8006654:	18fb      	adds	r3, r7, r3
 8006656:	781b      	ldrb	r3, [r3, #0]
 8006658:	2b00      	cmp	r3, #0
 800665a:	d10a      	bne.n	8006672 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800665c:	4b40      	ldr	r3, [pc, #256]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800665e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006660:	4a41      	ldr	r2, [pc, #260]	; (8006768 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8006662:	4013      	ands	r3, r2
 8006664:	0019      	movs	r1, r3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	695a      	ldr	r2, [r3, #20]
 800666a:	4b3d      	ldr	r3, [pc, #244]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800666c:	430a      	orrs	r2, r1
 800666e:	65da      	str	r2, [r3, #92]	; 0x5c
 8006670:	e00c      	b.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006672:	2312      	movs	r3, #18
 8006674:	18fb      	adds	r3, r7, r3
 8006676:	2213      	movs	r2, #19
 8006678:	18ba      	adds	r2, r7, r2
 800667a:	7812      	ldrb	r2, [r2, #0]
 800667c:	701a      	strb	r2, [r3, #0]
 800667e:	e005      	b.n	800668c <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006680:	2312      	movs	r3, #18
 8006682:	18fb      	adds	r3, r7, r3
 8006684:	2213      	movs	r2, #19
 8006686:	18ba      	adds	r2, r7, r2
 8006688:	7812      	ldrb	r2, [r2, #0]
 800668a:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800668c:	2311      	movs	r3, #17
 800668e:	18fb      	adds	r3, r7, r3
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	2b01      	cmp	r3, #1
 8006694:	d105      	bne.n	80066a2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006696:	4b32      	ldr	r3, [pc, #200]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006698:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800669a:	4b31      	ldr	r3, [pc, #196]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800669c:	4935      	ldr	r1, [pc, #212]	; (8006774 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 800669e:	400a      	ands	r2, r1
 80066a0:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	2201      	movs	r2, #1
 80066a8:	4013      	ands	r3, r2
 80066aa:	d009      	beq.n	80066c0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80066ac:	4b2c      	ldr	r3, [pc, #176]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80066ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066b0:	2203      	movs	r2, #3
 80066b2:	4393      	bics	r3, r2
 80066b4:	0019      	movs	r1, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	685a      	ldr	r2, [r3, #4]
 80066ba:	4b29      	ldr	r3, [pc, #164]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80066bc:	430a      	orrs	r2, r1
 80066be:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	2220      	movs	r2, #32
 80066c6:	4013      	ands	r3, r2
 80066c8:	d009      	beq.n	80066de <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80066ca:	4b25      	ldr	r3, [pc, #148]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80066cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ce:	4a2a      	ldr	r2, [pc, #168]	; (8006778 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 80066d0:	4013      	ands	r3, r2
 80066d2:	0019      	movs	r1, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	689a      	ldr	r2, [r3, #8]
 80066d8:	4b21      	ldr	r3, [pc, #132]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80066da:	430a      	orrs	r2, r1
 80066dc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	2380      	movs	r3, #128	; 0x80
 80066e4:	01db      	lsls	r3, r3, #7
 80066e6:	4013      	ands	r3, r2
 80066e8:	d015      	beq.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80066ea:	4b1d      	ldr	r3, [pc, #116]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80066ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066ee:	009b      	lsls	r3, r3, #2
 80066f0:	0899      	lsrs	r1, r3, #2
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	691a      	ldr	r2, [r3, #16]
 80066f6:	4b1a      	ldr	r3, [pc, #104]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 80066f8:	430a      	orrs	r2, r1
 80066fa:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	691a      	ldr	r2, [r3, #16]
 8006700:	2380      	movs	r3, #128	; 0x80
 8006702:	05db      	lsls	r3, r3, #23
 8006704:	429a      	cmp	r2, r3
 8006706:	d106      	bne.n	8006716 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006708:	4b15      	ldr	r3, [pc, #84]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800670a:	68da      	ldr	r2, [r3, #12]
 800670c:	4b14      	ldr	r3, [pc, #80]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 800670e:	2180      	movs	r1, #128	; 0x80
 8006710:	0249      	lsls	r1, r1, #9
 8006712:	430a      	orrs	r2, r1
 8006714:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	2380      	movs	r3, #128	; 0x80
 800671c:	011b      	lsls	r3, r3, #4
 800671e:	4013      	ands	r3, r2
 8006720:	d016      	beq.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8006722:	4b0f      	ldr	r3, [pc, #60]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006724:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006726:	4a15      	ldr	r2, [pc, #84]	; (800677c <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8006728:	4013      	ands	r3, r2
 800672a:	0019      	movs	r1, r3
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	68da      	ldr	r2, [r3, #12]
 8006730:	4b0b      	ldr	r3, [pc, #44]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006732:	430a      	orrs	r2, r1
 8006734:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	68da      	ldr	r2, [r3, #12]
 800673a:	2380      	movs	r3, #128	; 0x80
 800673c:	01db      	lsls	r3, r3, #7
 800673e:	429a      	cmp	r2, r3
 8006740:	d106      	bne.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8006742:	4b07      	ldr	r3, [pc, #28]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006744:	68da      	ldr	r2, [r3, #12]
 8006746:	4b06      	ldr	r3, [pc, #24]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8006748:	2180      	movs	r1, #128	; 0x80
 800674a:	0249      	lsls	r1, r1, #9
 800674c:	430a      	orrs	r2, r1
 800674e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8006750:	2312      	movs	r3, #18
 8006752:	18fb      	adds	r3, r7, r3
 8006754:	781b      	ldrb	r3, [r3, #0]
}
 8006756:	0018      	movs	r0, r3
 8006758:	46bd      	mov	sp, r7
 800675a:	b006      	add	sp, #24
 800675c:	bd80      	pop	{r7, pc}
 800675e:	46c0      	nop			; (mov r8, r8)
 8006760:	40021000 	.word	0x40021000
 8006764:	40007000 	.word	0x40007000
 8006768:	fffffcff 	.word	0xfffffcff
 800676c:	fffeffff 	.word	0xfffeffff
 8006770:	00001388 	.word	0x00001388
 8006774:	efffffff 	.word	0xefffffff
 8006778:	ffffcfff 	.word	0xffffcfff
 800677c:	ffff3fff 	.word	0xffff3fff

08006780 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006780:	b5b0      	push	{r4, r5, r7, lr}
 8006782:	b084      	sub	sp, #16
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006788:	230f      	movs	r3, #15
 800678a:	18fb      	adds	r3, r7, r3
 800678c:	2201      	movs	r2, #1
 800678e:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d100      	bne.n	8006798 <HAL_RTC_Init+0x18>
 8006796:	e08c      	b.n	80068b2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2229      	movs	r2, #41	; 0x29
 800679c:	5c9b      	ldrb	r3, [r3, r2]
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10b      	bne.n	80067bc <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2228      	movs	r2, #40	; 0x28
 80067a8:	2100      	movs	r1, #0
 80067aa:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2288      	movs	r2, #136	; 0x88
 80067b0:	0212      	lsls	r2, r2, #8
 80067b2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	0018      	movs	r0, r3
 80067b8:	f7fd fd9e 	bl	80042f8 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2229      	movs	r2, #41	; 0x29
 80067c0:	2102      	movs	r1, #2
 80067c2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	2210      	movs	r2, #16
 80067cc:	4013      	ands	r3, r2
 80067ce:	2b10      	cmp	r3, #16
 80067d0:	d062      	beq.n	8006898 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	22ca      	movs	r2, #202	; 0xca
 80067d8:	625a      	str	r2, [r3, #36]	; 0x24
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2253      	movs	r2, #83	; 0x53
 80067e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 80067e2:	250f      	movs	r5, #15
 80067e4:	197c      	adds	r4, r7, r5
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	0018      	movs	r0, r3
 80067ea:	f000 fa75 	bl	8006cd8 <RTC_EnterInitMode>
 80067ee:	0003      	movs	r3, r0
 80067f0:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 80067f2:	0028      	movs	r0, r5
 80067f4:	183b      	adds	r3, r7, r0
 80067f6:	781b      	ldrb	r3, [r3, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d12c      	bne.n	8006856 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	699a      	ldr	r2, [r3, #24]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	492e      	ldr	r1, [pc, #184]	; (80068c0 <HAL_RTC_Init+0x140>)
 8006808:	400a      	ands	r2, r1
 800680a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	6999      	ldr	r1, [r3, #24]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	689a      	ldr	r2, [r3, #8]
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	431a      	orrs	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	69db      	ldr	r3, [r3, #28]
 8006820:	431a      	orrs	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	430a      	orrs	r2, r1
 8006828:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	687a      	ldr	r2, [r7, #4]
 8006830:	6912      	ldr	r2, [r2, #16]
 8006832:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6919      	ldr	r1, [r3, #16]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	041a      	lsls	r2, r3, #16
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	430a      	orrs	r2, r1
 8006846:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006848:	183c      	adds	r4, r7, r0
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	0018      	movs	r0, r3
 800684e:	f000 fa85 	bl	8006d5c <RTC_ExitInitMode>
 8006852:	0003      	movs	r3, r0
 8006854:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8006856:	230f      	movs	r3, #15
 8006858:	18fb      	adds	r3, r7, r3
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d116      	bne.n	800688e <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	699a      	ldr	r2, [r3, #24]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	00d2      	lsls	r2, r2, #3
 800686c:	08d2      	lsrs	r2, r2, #3
 800686e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6999      	ldr	r1, [r3, #24]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	431a      	orrs	r2, r3
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	699b      	ldr	r3, [r3, #24]
 8006884:	431a      	orrs	r2, r3
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	430a      	orrs	r2, r1
 800688c:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	22ff      	movs	r2, #255	; 0xff
 8006894:	625a      	str	r2, [r3, #36]	; 0x24
 8006896:	e003      	b.n	80068a0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8006898:	230f      	movs	r3, #15
 800689a:	18fb      	adds	r3, r7, r3
 800689c:	2200      	movs	r2, #0
 800689e:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 80068a0:	230f      	movs	r3, #15
 80068a2:	18fb      	adds	r3, r7, r3
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d103      	bne.n	80068b2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	2229      	movs	r2, #41	; 0x29
 80068ae:	2101      	movs	r1, #1
 80068b0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80068b2:	230f      	movs	r3, #15
 80068b4:	18fb      	adds	r3, r7, r3
 80068b6:	781b      	ldrb	r3, [r3, #0]
}
 80068b8:	0018      	movs	r0, r3
 80068ba:	46bd      	mov	sp, r7
 80068bc:	b004      	add	sp, #16
 80068be:	bdb0      	pop	{r4, r5, r7, pc}
 80068c0:	fb8fffbf 	.word	0xfb8fffbf

080068c4 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80068c4:	b5b0      	push	{r4, r5, r7, lr}
 80068c6:	b086      	sub	sp, #24
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	60f8      	str	r0, [r7, #12]
 80068cc:	60b9      	str	r1, [r7, #8]
 80068ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	2228      	movs	r2, #40	; 0x28
 80068d4:	5c9b      	ldrb	r3, [r3, r2]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d101      	bne.n	80068de <HAL_RTC_SetTime+0x1a>
 80068da:	2302      	movs	r3, #2
 80068dc:	e092      	b.n	8006a04 <HAL_RTC_SetTime+0x140>
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	2228      	movs	r2, #40	; 0x28
 80068e2:	2101      	movs	r1, #1
 80068e4:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2229      	movs	r2, #41	; 0x29
 80068ea:	2102      	movs	r1, #2
 80068ec:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	22ca      	movs	r2, #202	; 0xca
 80068f4:	625a      	str	r2, [r3, #36]	; 0x24
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2253      	movs	r2, #83	; 0x53
 80068fc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80068fe:	2513      	movs	r5, #19
 8006900:	197c      	adds	r4, r7, r5
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	0018      	movs	r0, r3
 8006906:	f000 f9e7 	bl	8006cd8 <RTC_EnterInitMode>
 800690a:	0003      	movs	r3, r0
 800690c:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 800690e:	197b      	adds	r3, r7, r5
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d162      	bne.n	80069dc <HAL_RTC_SetTime+0x118>
  {
    if(Format == RTC_FORMAT_BIN)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2b00      	cmp	r3, #0
 800691a:	d125      	bne.n	8006968 <HAL_RTC_SetTime+0xa4>
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	2240      	movs	r2, #64	; 0x40
 8006924:	4013      	ands	r3, r2
 8006926:	d102      	bne.n	800692e <HAL_RTC_SetTime+0x6a>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	2200      	movs	r2, #0
 800692c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	0018      	movs	r0, r3
 8006934:	f000 fa56 	bl	8006de4 <RTC_ByteToBcd2>
 8006938:	0003      	movs	r3, r0
 800693a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	785b      	ldrb	r3, [r3, #1]
 8006940:	0018      	movs	r0, r3
 8006942:	f000 fa4f 	bl	8006de4 <RTC_ByteToBcd2>
 8006946:	0003      	movs	r3, r0
 8006948:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800694a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	789b      	ldrb	r3, [r3, #2]
 8006950:	0018      	movs	r0, r3
 8006952:	f000 fa47 	bl	8006de4 <RTC_ByteToBcd2>
 8006956:	0003      	movs	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006958:	0022      	movs	r2, r4
 800695a:	431a      	orrs	r2, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	78db      	ldrb	r3, [r3, #3]
 8006960:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006962:	4313      	orrs	r3, r2
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	e017      	b.n	8006998 <HAL_RTC_SetTime+0xd4>
    }
    else
    {
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	2240      	movs	r2, #64	; 0x40
 8006970:	4013      	ands	r3, r2
 8006972:	d102      	bne.n	800697a <HAL_RTC_SetTime+0xb6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2200      	movs	r2, #0
 8006978:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800697a:	68bb      	ldr	r3, [r7, #8]
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	785b      	ldrb	r3, [r3, #1]
 8006984:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006986:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8006988:	68ba      	ldr	r2, [r7, #8]
 800698a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800698c:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	78db      	ldrb	r3, [r3, #3]
 8006992:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006994:	4313      	orrs	r3, r2
 8006996:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	697a      	ldr	r2, [r7, #20]
 800699e:	491b      	ldr	r1, [pc, #108]	; (8006a0c <HAL_RTC_SetTime+0x148>)
 80069a0:	400a      	ands	r2, r1
 80069a2:	601a      	str	r2, [r3, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	699a      	ldr	r2, [r3, #24]
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	4918      	ldr	r1, [pc, #96]	; (8006a10 <HAL_RTC_SetTime+0x14c>)
 80069b0:	400a      	ands	r2, r1
 80069b2:	619a      	str	r2, [r3, #24]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80069b4:	68fb      	ldr	r3, [r7, #12]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	6999      	ldr	r1, [r3, #24]
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	68da      	ldr	r2, [r3, #12]
 80069be:	68bb      	ldr	r3, [r7, #8]
 80069c0:	691b      	ldr	r3, [r3, #16]
 80069c2:	431a      	orrs	r2, r3
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	430a      	orrs	r2, r1
 80069ca:	619a      	str	r2, [r3, #24]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80069cc:	2313      	movs	r3, #19
 80069ce:	18fc      	adds	r4, r7, r3
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	0018      	movs	r0, r3
 80069d4:	f000 f9c2 	bl	8006d5c <RTC_ExitInitMode>
 80069d8:	0003      	movs	r3, r0
 80069da:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	22ff      	movs	r2, #255	; 0xff
 80069e2:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (status == HAL_OK)
 80069e4:	2313      	movs	r3, #19
 80069e6:	18fb      	adds	r3, r7, r3
 80069e8:	781b      	ldrb	r3, [r3, #0]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d103      	bne.n	80069f6 <HAL_RTC_SetTime+0x132>
  {
   hrtc->State = HAL_RTC_STATE_READY;
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2229      	movs	r2, #41	; 0x29
 80069f2:	2101      	movs	r1, #1
 80069f4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	2228      	movs	r2, #40	; 0x28
 80069fa:	2100      	movs	r1, #0
 80069fc:	5499      	strb	r1, [r3, r2]

  return status;
 80069fe:	2313      	movs	r3, #19
 8006a00:	18fb      	adds	r3, r7, r3
 8006a02:	781b      	ldrb	r3, [r3, #0]
}
 8006a04:	0018      	movs	r0, r3
 8006a06:	46bd      	mov	sp, r7
 8006a08:	b006      	add	sp, #24
 8006a0a:	bdb0      	pop	{r4, r5, r7, pc}
 8006a0c:	007f7f7f 	.word	0x007f7f7f
 8006a10:	fffbffff 	.word	0xfffbffff

08006a14 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006a14:	b580      	push	{r7, lr}
 8006a16:	b086      	sub	sp, #24
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	60f8      	str	r0, [r7, #12]
 8006a1c:	60b9      	str	r1, [r7, #8]
 8006a1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	689a      	ldr	r2, [r3, #8]
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	045b      	lsls	r3, r3, #17
 8006a32:	0c5a      	lsrs	r2, r3, #17
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a22      	ldr	r2, [pc, #136]	; (8006ac8 <HAL_RTC_GetTime+0xb4>)
 8006a40:	4013      	ands	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	0c1b      	lsrs	r3, r3, #16
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	223f      	movs	r2, #63	; 0x3f
 8006a4c:	4013      	ands	r3, r2
 8006a4e:	b2da      	uxtb	r2, r3
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	0a1b      	lsrs	r3, r3, #8
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	227f      	movs	r2, #127	; 0x7f
 8006a5c:	4013      	ands	r3, r2
 8006a5e:	b2da      	uxtb	r2, r3
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	227f      	movs	r2, #127	; 0x7f
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	b2da      	uxtb	r2, r3
 8006a6e:	68bb      	ldr	r3, [r7, #8]
 8006a70:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8006a72:	697b      	ldr	r3, [r7, #20]
 8006a74:	0d9b      	lsrs	r3, r3, #22
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2201      	movs	r2, #1
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	b2da      	uxtb	r2, r3
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d11a      	bne.n	8006abe <HAL_RTC_GetTime+0xaa>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	781b      	ldrb	r3, [r3, #0]
 8006a8c:	0018      	movs	r0, r3
 8006a8e:	f000 f9d1 	bl	8006e34 <RTC_Bcd2ToByte>
 8006a92:	0003      	movs	r3, r0
 8006a94:	001a      	movs	r2, r3
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006a9a:	68bb      	ldr	r3, [r7, #8]
 8006a9c:	785b      	ldrb	r3, [r3, #1]
 8006a9e:	0018      	movs	r0, r3
 8006aa0:	f000 f9c8 	bl	8006e34 <RTC_Bcd2ToByte>
 8006aa4:	0003      	movs	r3, r0
 8006aa6:	001a      	movs	r2, r3
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	789b      	ldrb	r3, [r3, #2]
 8006ab0:	0018      	movs	r0, r3
 8006ab2:	f000 f9bf 	bl	8006e34 <RTC_Bcd2ToByte>
 8006ab6:	0003      	movs	r3, r0
 8006ab8:	001a      	movs	r2, r3
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006abe:	2300      	movs	r3, #0
}
 8006ac0:	0018      	movs	r0, r3
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	b006      	add	sp, #24
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	007f7f7f 	.word	0x007f7f7f

08006acc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006acc:	b5b0      	push	{r4, r5, r7, lr}
 8006ace:	b086      	sub	sp, #24
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	60f8      	str	r0, [r7, #12]
 8006ad4:	60b9      	str	r1, [r7, #8]
 8006ad6:	607a      	str	r2, [r7, #4]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2228      	movs	r2, #40	; 0x28
 8006adc:	5c9b      	ldrb	r3, [r3, r2]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d101      	bne.n	8006ae6 <HAL_RTC_SetDate+0x1a>
 8006ae2:	2302      	movs	r3, #2
 8006ae4:	e07e      	b.n	8006be4 <HAL_RTC_SetDate+0x118>
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2228      	movs	r2, #40	; 0x28
 8006aea:	2101      	movs	r1, #1
 8006aec:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	2229      	movs	r2, #41	; 0x29
 8006af2:	2102      	movs	r1, #2
 8006af4:	5499      	strb	r1, [r3, r2]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d10e      	bne.n	8006b1a <HAL_RTC_SetDate+0x4e>
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	785b      	ldrb	r3, [r3, #1]
 8006b00:	001a      	movs	r2, r3
 8006b02:	2310      	movs	r3, #16
 8006b04:	4013      	ands	r3, r2
 8006b06:	d008      	beq.n	8006b1a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	785b      	ldrb	r3, [r3, #1]
 8006b0c:	2210      	movs	r2, #16
 8006b0e:	4393      	bics	r3, r2
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	330a      	adds	r3, #10
 8006b14:	b2da      	uxtb	r2, r3
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d11c      	bne.n	8006b5a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006b20:	68bb      	ldr	r3, [r7, #8]
 8006b22:	78db      	ldrb	r3, [r3, #3]
 8006b24:	0018      	movs	r0, r3
 8006b26:	f000 f95d 	bl	8006de4 <RTC_ByteToBcd2>
 8006b2a:	0003      	movs	r3, r0
 8006b2c:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	785b      	ldrb	r3, [r3, #1]
 8006b32:	0018      	movs	r0, r3
 8006b34:	f000 f956 	bl	8006de4 <RTC_ByteToBcd2>
 8006b38:	0003      	movs	r3, r0
 8006b3a:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006b3c:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)  << RTC_DR_DU_Pos) | \
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	789b      	ldrb	r3, [r3, #2]
 8006b42:	0018      	movs	r0, r3
 8006b44:	f000 f94e 	bl	8006de4 <RTC_ByteToBcd2>
 8006b48:	0003      	movs	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006b4a:	0022      	movs	r2, r4
 8006b4c:	431a      	orrs	r2, r3
                 ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	781b      	ldrb	r3, [r3, #0]
 8006b52:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006b54:	4313      	orrs	r3, r2
 8006b56:	617b      	str	r3, [r7, #20]
 8006b58:	e00e      	b.n	8006b78 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	78db      	ldrb	r3, [r3, #3]
 8006b5e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	785b      	ldrb	r3, [r3, #1]
 8006b64:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006b66:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos)| \
 8006b68:	68ba      	ldr	r2, [r7, #8]
 8006b6a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8006b6c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006b6e:	68bb      	ldr	r3, [r7, #8]
 8006b70:	781b      	ldrb	r3, [r3, #0]
 8006b72:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8006b74:	4313      	orrs	r3, r2
 8006b76:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	22ca      	movs	r2, #202	; 0xca
 8006b7e:	625a      	str	r2, [r3, #36]	; 0x24
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	2253      	movs	r2, #83	; 0x53
 8006b86:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006b88:	2513      	movs	r5, #19
 8006b8a:	197c      	adds	r4, r7, r5
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	0018      	movs	r0, r3
 8006b90:	f000 f8a2 	bl	8006cd8 <RTC_EnterInitMode>
 8006b94:	0003      	movs	r3, r0
 8006b96:	7023      	strb	r3, [r4, #0]
  if(status == HAL_OK)
 8006b98:	0028      	movs	r0, r5
 8006b9a:	183b      	adds	r3, r7, r0
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d10c      	bne.n	8006bbc <HAL_RTC_SetDate+0xf0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	697a      	ldr	r2, [r7, #20]
 8006ba8:	4910      	ldr	r1, [pc, #64]	; (8006bec <HAL_RTC_SetDate+0x120>)
 8006baa:	400a      	ands	r2, r1
 8006bac:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006bae:	183c      	adds	r4, r7, r0
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	0018      	movs	r0, r3
 8006bb4:	f000 f8d2 	bl	8006d5c <RTC_ExitInitMode>
 8006bb8:	0003      	movs	r3, r0
 8006bba:	7023      	strb	r3, [r4, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	22ff      	movs	r2, #255	; 0xff
 8006bc2:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006bc4:	2313      	movs	r3, #19
 8006bc6:	18fb      	adds	r3, r7, r3
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d103      	bne.n	8006bd6 <HAL_RTC_SetDate+0x10a>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	2229      	movs	r2, #41	; 0x29
 8006bd2:	2101      	movs	r1, #1
 8006bd4:	5499      	strb	r1, [r3, r2]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	2228      	movs	r2, #40	; 0x28
 8006bda:	2100      	movs	r1, #0
 8006bdc:	5499      	strb	r1, [r3, r2]

  return status;
 8006bde:	2313      	movs	r3, #19
 8006be0:	18fb      	adds	r3, r7, r3
 8006be2:	781b      	ldrb	r3, [r3, #0]
}
 8006be4:	0018      	movs	r0, r3
 8006be6:	46bd      	mov	sp, r7
 8006be8:	b006      	add	sp, #24
 8006bea:	bdb0      	pop	{r4, r5, r7, pc}
 8006bec:	00ffff3f 	.word	0x00ffff3f

08006bf0 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006bf0:	b580      	push	{r7, lr}
 8006bf2:	b086      	sub	sp, #24
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	60f8      	str	r0, [r7, #12]
 8006bf8:	60b9      	str	r1, [r7, #8]
 8006bfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	685b      	ldr	r3, [r3, #4]
 8006c02:	4a21      	ldr	r2, [pc, #132]	; (8006c88 <HAL_RTC_GetDate+0x98>)
 8006c04:	4013      	ands	r3, r2
 8006c06:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006c08:	697b      	ldr	r3, [r7, #20]
 8006c0a:	0c1b      	lsrs	r3, r3, #16
 8006c0c:	b2da      	uxtb	r2, r3
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006c12:	697b      	ldr	r3, [r7, #20]
 8006c14:	0a1b      	lsrs	r3, r3, #8
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	221f      	movs	r2, #31
 8006c1a:	4013      	ands	r3, r2
 8006c1c:	b2da      	uxtb	r2, r3
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	b2db      	uxtb	r3, r3
 8006c26:	223f      	movs	r2, #63	; 0x3f
 8006c28:	4013      	ands	r3, r2
 8006c2a:	b2da      	uxtb	r2, r3
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	0b5b      	lsrs	r3, r3, #13
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	2207      	movs	r2, #7
 8006c38:	4013      	ands	r3, r2
 8006c3a:	b2da      	uxtb	r2, r3
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d11a      	bne.n	8006c7c <HAL_RTC_GetDate+0x8c>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	78db      	ldrb	r3, [r3, #3]
 8006c4a:	0018      	movs	r0, r3
 8006c4c:	f000 f8f2 	bl	8006e34 <RTC_Bcd2ToByte>
 8006c50:	0003      	movs	r3, r0
 8006c52:	001a      	movs	r2, r3
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006c58:	68bb      	ldr	r3, [r7, #8]
 8006c5a:	785b      	ldrb	r3, [r3, #1]
 8006c5c:	0018      	movs	r0, r3
 8006c5e:	f000 f8e9 	bl	8006e34 <RTC_Bcd2ToByte>
 8006c62:	0003      	movs	r3, r0
 8006c64:	001a      	movs	r2, r3
 8006c66:	68bb      	ldr	r3, [r7, #8]
 8006c68:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	789b      	ldrb	r3, [r3, #2]
 8006c6e:	0018      	movs	r0, r3
 8006c70:	f000 f8e0 	bl	8006e34 <RTC_Bcd2ToByte>
 8006c74:	0003      	movs	r3, r0
 8006c76:	001a      	movs	r2, r3
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006c7c:	2300      	movs	r3, #0
}
 8006c7e:	0018      	movs	r0, r3
 8006c80:	46bd      	mov	sp, r7
 8006c82:	b006      	add	sp, #24
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	46c0      	nop			; (mov r8, r8)
 8006c88:	00ffff3f 	.word	0x00ffff3f

08006c8c <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b084      	sub	sp, #16
 8006c90:	af00      	add	r7, sp, #0
 8006c92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a0e      	ldr	r2, [pc, #56]	; (8006cd4 <HAL_RTC_WaitForSynchro+0x48>)
 8006c9a:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8006c9c:	f7fd fdf6 	bl	800488c <HAL_GetTick>
 8006ca0:	0003      	movs	r3, r0
 8006ca2:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006ca4:	e00a      	b.n	8006cbc <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006ca6:	f7fd fdf1 	bl	800488c <HAL_GetTick>
 8006caa:	0002      	movs	r2, r0
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	1ad2      	subs	r2, r2, r3
 8006cb0:	23fa      	movs	r3, #250	; 0xfa
 8006cb2:	009b      	lsls	r3, r3, #2
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d901      	bls.n	8006cbc <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8006cb8:	2303      	movs	r3, #3
 8006cba:	e006      	b.n	8006cca <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	68db      	ldr	r3, [r3, #12]
 8006cc2:	2220      	movs	r2, #32
 8006cc4:	4013      	ands	r3, r2
 8006cc6:	d0ee      	beq.n	8006ca6 <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8006cc8:	2300      	movs	r3, #0
}
 8006cca:	0018      	movs	r0, r3
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	b004      	add	sp, #16
 8006cd0:	bd80      	pop	{r7, pc}
 8006cd2:	46c0      	nop			; (mov r8, r8)
 8006cd4:	0001005f 	.word	0x0001005f

08006cd8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8006ce0:	230f      	movs	r3, #15
 8006ce2:	18fb      	adds	r3, r7, r3
 8006ce4:	2200      	movs	r2, #0
 8006ce6:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68db      	ldr	r3, [r3, #12]
 8006cee:	2240      	movs	r2, #64	; 0x40
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	d12c      	bne.n	8006d4e <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68da      	ldr	r2, [r3, #12]
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	2180      	movs	r1, #128	; 0x80
 8006d00:	430a      	orrs	r2, r1
 8006d02:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8006d04:	f7fd fdc2 	bl	800488c <HAL_GetTick>
 8006d08:	0003      	movs	r3, r0
 8006d0a:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006d0c:	e014      	b.n	8006d38 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8006d0e:	f7fd fdbd 	bl	800488c <HAL_GetTick>
 8006d12:	0002      	movs	r2, r0
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	1ad2      	subs	r2, r2, r3
 8006d18:	200f      	movs	r0, #15
 8006d1a:	183b      	adds	r3, r7, r0
 8006d1c:	1839      	adds	r1, r7, r0
 8006d1e:	7809      	ldrb	r1, [r1, #0]
 8006d20:	7019      	strb	r1, [r3, #0]
 8006d22:	23fa      	movs	r3, #250	; 0xfa
 8006d24:	009b      	lsls	r3, r3, #2
 8006d26:	429a      	cmp	r2, r3
 8006d28:	d906      	bls.n	8006d38 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8006d2a:	183b      	adds	r3, r7, r0
 8006d2c:	2203      	movs	r2, #3
 8006d2e:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2229      	movs	r2, #41	; 0x29
 8006d34:	2103      	movs	r1, #3
 8006d36:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	68db      	ldr	r3, [r3, #12]
 8006d3e:	2240      	movs	r2, #64	; 0x40
 8006d40:	4013      	ands	r3, r2
 8006d42:	d104      	bne.n	8006d4e <RTC_EnterInitMode+0x76>
 8006d44:	230f      	movs	r3, #15
 8006d46:	18fb      	adds	r3, r7, r3
 8006d48:	781b      	ldrb	r3, [r3, #0]
 8006d4a:	2b03      	cmp	r3, #3
 8006d4c:	d1df      	bne.n	8006d0e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006d4e:	230f      	movs	r3, #15
 8006d50:	18fb      	adds	r3, r7, r3
 8006d52:	781b      	ldrb	r3, [r3, #0]
}
 8006d54:	0018      	movs	r0, r3
 8006d56:	46bd      	mov	sp, r7
 8006d58:	b004      	add	sp, #16
 8006d5a:	bd80      	pop	{r7, pc}

08006d5c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006d5c:	b590      	push	{r4, r7, lr}
 8006d5e:	b085      	sub	sp, #20
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d64:	240f      	movs	r4, #15
 8006d66:	193b      	adds	r3, r7, r4
 8006d68:	2200      	movs	r2, #0
 8006d6a:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006d6c:	4b1c      	ldr	r3, [pc, #112]	; (8006de0 <RTC_ExitInitMode+0x84>)
 8006d6e:	68da      	ldr	r2, [r3, #12]
 8006d70:	4b1b      	ldr	r3, [pc, #108]	; (8006de0 <RTC_ExitInitMode+0x84>)
 8006d72:	2180      	movs	r1, #128	; 0x80
 8006d74:	438a      	bics	r2, r1
 8006d76:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006d78:	4b19      	ldr	r3, [pc, #100]	; (8006de0 <RTC_ExitInitMode+0x84>)
 8006d7a:	699b      	ldr	r3, [r3, #24]
 8006d7c:	2220      	movs	r2, #32
 8006d7e:	4013      	ands	r3, r2
 8006d80:	d10d      	bne.n	8006d9e <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	0018      	movs	r0, r3
 8006d86:	f7ff ff81 	bl	8006c8c <HAL_RTC_WaitForSynchro>
 8006d8a:	1e03      	subs	r3, r0, #0
 8006d8c:	d021      	beq.n	8006dd2 <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2229      	movs	r2, #41	; 0x29
 8006d92:	2103      	movs	r1, #3
 8006d94:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006d96:	193b      	adds	r3, r7, r4
 8006d98:	2203      	movs	r2, #3
 8006d9a:	701a      	strb	r2, [r3, #0]
 8006d9c:	e019      	b.n	8006dd2 <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006d9e:	4b10      	ldr	r3, [pc, #64]	; (8006de0 <RTC_ExitInitMode+0x84>)
 8006da0:	699a      	ldr	r2, [r3, #24]
 8006da2:	4b0f      	ldr	r3, [pc, #60]	; (8006de0 <RTC_ExitInitMode+0x84>)
 8006da4:	2120      	movs	r1, #32
 8006da6:	438a      	bics	r2, r1
 8006da8:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	0018      	movs	r0, r3
 8006dae:	f7ff ff6d 	bl	8006c8c <HAL_RTC_WaitForSynchro>
 8006db2:	1e03      	subs	r3, r0, #0
 8006db4:	d007      	beq.n	8006dc6 <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2229      	movs	r2, #41	; 0x29
 8006dba:	2103      	movs	r1, #3
 8006dbc:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8006dbe:	230f      	movs	r3, #15
 8006dc0:	18fb      	adds	r3, r7, r3
 8006dc2:	2203      	movs	r2, #3
 8006dc4:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006dc6:	4b06      	ldr	r3, [pc, #24]	; (8006de0 <RTC_ExitInitMode+0x84>)
 8006dc8:	699a      	ldr	r2, [r3, #24]
 8006dca:	4b05      	ldr	r3, [pc, #20]	; (8006de0 <RTC_ExitInitMode+0x84>)
 8006dcc:	2120      	movs	r1, #32
 8006dce:	430a      	orrs	r2, r1
 8006dd0:	619a      	str	r2, [r3, #24]
  }

  return status;
 8006dd2:	230f      	movs	r3, #15
 8006dd4:	18fb      	adds	r3, r7, r3
 8006dd6:	781b      	ldrb	r3, [r3, #0]
}
 8006dd8:	0018      	movs	r0, r3
 8006dda:	46bd      	mov	sp, r7
 8006ddc:	b005      	add	sp, #20
 8006dde:	bd90      	pop	{r4, r7, pc}
 8006de0:	40002800 	.word	0x40002800

08006de4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b084      	sub	sp, #16
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	0002      	movs	r2, r0
 8006dec:	1dfb      	adds	r3, r7, #7
 8006dee:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 8006df0:	2300      	movs	r3, #0
 8006df2:	60fb      	str	r3, [r7, #12]
  uint8_t Param = Value;
 8006df4:	230b      	movs	r3, #11
 8006df6:	18fb      	adds	r3, r7, r3
 8006df8:	1dfa      	adds	r2, r7, #7
 8006dfa:	7812      	ldrb	r2, [r2, #0]
 8006dfc:	701a      	strb	r2, [r3, #0]

  while(Param >= 10U)
 8006dfe:	e008      	b.n	8006e12 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	3301      	adds	r3, #1
 8006e04:	60fb      	str	r3, [r7, #12]
    Param -= 10U;
 8006e06:	220b      	movs	r2, #11
 8006e08:	18bb      	adds	r3, r7, r2
 8006e0a:	18ba      	adds	r2, r7, r2
 8006e0c:	7812      	ldrb	r2, [r2, #0]
 8006e0e:	3a0a      	subs	r2, #10
 8006e10:	701a      	strb	r2, [r3, #0]
  while(Param >= 10U)
 8006e12:	210b      	movs	r1, #11
 8006e14:	187b      	adds	r3, r7, r1
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	2b09      	cmp	r3, #9
 8006e1a:	d8f1      	bhi.n	8006e00 <RTC_ByteToBcd2+0x1c>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Param);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	011b      	lsls	r3, r3, #4
 8006e22:	b2da      	uxtb	r2, r3
 8006e24:	187b      	adds	r3, r7, r1
 8006e26:	781b      	ldrb	r3, [r3, #0]
 8006e28:	4313      	orrs	r3, r2
 8006e2a:	b2db      	uxtb	r3, r3
}
 8006e2c:	0018      	movs	r0, r3
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	b004      	add	sp, #16
 8006e32:	bd80      	pop	{r7, pc}

08006e34 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	b084      	sub	sp, #16
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	0002      	movs	r2, r0
 8006e3c:	1dfb      	adds	r3, r7, #7
 8006e3e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4U) * 10U;
 8006e40:	1dfb      	adds	r3, r7, #7
 8006e42:	781b      	ldrb	r3, [r3, #0]
 8006e44:	091b      	lsrs	r3, r3, #4
 8006e46:	b2db      	uxtb	r3, r3
 8006e48:	001a      	movs	r2, r3
 8006e4a:	0013      	movs	r3, r2
 8006e4c:	009b      	lsls	r3, r3, #2
 8006e4e:	189b      	adds	r3, r3, r2
 8006e50:	005b      	lsls	r3, r3, #1
 8006e52:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	b2da      	uxtb	r2, r3
 8006e58:	1dfb      	adds	r3, r7, #7
 8006e5a:	781b      	ldrb	r3, [r3, #0]
 8006e5c:	210f      	movs	r1, #15
 8006e5e:	400b      	ands	r3, r1
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	18d3      	adds	r3, r2, r3
 8006e64:	b2db      	uxtb	r3, r3
}
 8006e66:	0018      	movs	r0, r3
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	b004      	add	sp, #16
 8006e6c:	bd80      	pop	{r7, pc}

08006e6e <HAL_RTCEx_BKUPWrite>:
  *          specify the register.
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006e6e:	b580      	push	{r7, lr}
 8006e70:	b086      	sub	sp, #24
 8006e72:	af00      	add	r7, sp, #0
 8006e74:	60f8      	str	r0, [r7, #12]
 8006e76:	60b9      	str	r1, [r7, #8]
 8006e78:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  /* Process TAMP instance pointer */
  TAMP_TypeDef *tamp = (TAMP_TypeDef *)((uint32_t)hrtc->Instance + hrtc->TampOffset);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	001a      	movs	r2, r3
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	685b      	ldr	r3, [r3, #4]
 8006e84:	18d3      	adds	r3, r2, r3
 8006e86:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(tamp->BKP0R);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	33ff      	adds	r3, #255	; 0xff
 8006e8e:	613b      	str	r3, [r7, #16]
  tmp += (BackupRegister * 4U);
 8006e90:	68bb      	ldr	r3, [r7, #8]
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	693a      	ldr	r2, [r7, #16]
 8006e96:	18d3      	adds	r3, r2, r3
 8006e98:	613b      	str	r3, [r7, #16]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	601a      	str	r2, [r3, #0]
}
 8006ea0:	46c0      	nop			; (mov r8, r8)
 8006ea2:	46bd      	mov	sp, r7
 8006ea4:	b006      	add	sp, #24
 8006ea6:	bd80      	pop	{r7, pc}

08006ea8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b082      	sub	sp, #8
 8006eac:	af00      	add	r7, sp, #0
 8006eae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d101      	bne.n	8006eba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e04a      	b.n	8006f50 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	223d      	movs	r2, #61	; 0x3d
 8006ebe:	5c9b      	ldrb	r3, [r3, r2]
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d107      	bne.n	8006ed6 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	223c      	movs	r2, #60	; 0x3c
 8006eca:	2100      	movs	r1, #0
 8006ecc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	0018      	movs	r0, r3
 8006ed2:	f7fd faf3 	bl	80044bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	223d      	movs	r2, #61	; 0x3d
 8006eda:	2102      	movs	r1, #2
 8006edc:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	3304      	adds	r3, #4
 8006ee6:	0019      	movs	r1, r3
 8006ee8:	0010      	movs	r0, r2
 8006eea:	f000 fa81 	bl	80073f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2248      	movs	r2, #72	; 0x48
 8006ef2:	2101      	movs	r1, #1
 8006ef4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	223e      	movs	r2, #62	; 0x3e
 8006efa:	2101      	movs	r1, #1
 8006efc:	5499      	strb	r1, [r3, r2]
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	223f      	movs	r2, #63	; 0x3f
 8006f02:	2101      	movs	r1, #1
 8006f04:	5499      	strb	r1, [r3, r2]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2240      	movs	r2, #64	; 0x40
 8006f0a:	2101      	movs	r1, #1
 8006f0c:	5499      	strb	r1, [r3, r2]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2241      	movs	r2, #65	; 0x41
 8006f12:	2101      	movs	r1, #1
 8006f14:	5499      	strb	r1, [r3, r2]
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2242      	movs	r2, #66	; 0x42
 8006f1a:	2101      	movs	r1, #1
 8006f1c:	5499      	strb	r1, [r3, r2]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2243      	movs	r2, #67	; 0x43
 8006f22:	2101      	movs	r1, #1
 8006f24:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2244      	movs	r2, #68	; 0x44
 8006f2a:	2101      	movs	r1, #1
 8006f2c:	5499      	strb	r1, [r3, r2]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2245      	movs	r2, #69	; 0x45
 8006f32:	2101      	movs	r1, #1
 8006f34:	5499      	strb	r1, [r3, r2]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2246      	movs	r2, #70	; 0x46
 8006f3a:	2101      	movs	r1, #1
 8006f3c:	5499      	strb	r1, [r3, r2]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2247      	movs	r2, #71	; 0x47
 8006f42:	2101      	movs	r1, #1
 8006f44:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	223d      	movs	r2, #61	; 0x3d
 8006f4a:	2101      	movs	r1, #1
 8006f4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006f4e:	2300      	movs	r3, #0
}
 8006f50:	0018      	movs	r0, r3
 8006f52:	46bd      	mov	sp, r7
 8006f54:	b002      	add	sp, #8
 8006f56:	bd80      	pop	{r7, pc}

08006f58 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f58:	b580      	push	{r7, lr}
 8006f5a:	b084      	sub	sp, #16
 8006f5c:	af00      	add	r7, sp, #0
 8006f5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	223d      	movs	r2, #61	; 0x3d
 8006f64:	5c9b      	ldrb	r3, [r3, r2]
 8006f66:	b2db      	uxtb	r3, r3
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d001      	beq.n	8006f70 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e037      	b.n	8006fe0 <HAL_TIM_Base_Start_IT+0x88>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	223d      	movs	r2, #61	; 0x3d
 8006f74:	2102      	movs	r1, #2
 8006f76:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	68da      	ldr	r2, [r3, #12]
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2101      	movs	r1, #1
 8006f84:	430a      	orrs	r2, r1
 8006f86:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	4a16      	ldr	r2, [pc, #88]	; (8006fe8 <HAL_TIM_Base_Start_IT+0x90>)
 8006f8e:	4293      	cmp	r3, r2
 8006f90:	d004      	beq.n	8006f9c <HAL_TIM_Base_Start_IT+0x44>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	4a15      	ldr	r2, [pc, #84]	; (8006fec <HAL_TIM_Base_Start_IT+0x94>)
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d116      	bne.n	8006fca <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	689b      	ldr	r3, [r3, #8]
 8006fa2:	4a13      	ldr	r2, [pc, #76]	; (8006ff0 <HAL_TIM_Base_Start_IT+0x98>)
 8006fa4:	4013      	ands	r3, r2
 8006fa6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2b06      	cmp	r3, #6
 8006fac:	d016      	beq.n	8006fdc <HAL_TIM_Base_Start_IT+0x84>
 8006fae:	68fa      	ldr	r2, [r7, #12]
 8006fb0:	2380      	movs	r3, #128	; 0x80
 8006fb2:	025b      	lsls	r3, r3, #9
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d011      	beq.n	8006fdc <HAL_TIM_Base_Start_IT+0x84>
    {
      __HAL_TIM_ENABLE(htim);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	681a      	ldr	r2, [r3, #0]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	2101      	movs	r1, #1
 8006fc4:	430a      	orrs	r2, r1
 8006fc6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fc8:	e008      	b.n	8006fdc <HAL_TIM_Base_Start_IT+0x84>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	2101      	movs	r1, #1
 8006fd6:	430a      	orrs	r2, r1
 8006fd8:	601a      	str	r2, [r3, #0]
 8006fda:	e000      	b.n	8006fde <HAL_TIM_Base_Start_IT+0x86>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006fdc:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8006fde:	2300      	movs	r3, #0
}
 8006fe0:	0018      	movs	r0, r3
 8006fe2:	46bd      	mov	sp, r7
 8006fe4:	b004      	add	sp, #16
 8006fe6:	bd80      	pop	{r7, pc}
 8006fe8:	40012c00 	.word	0x40012c00
 8006fec:	40000400 	.word	0x40000400
 8006ff0:	00010007 	.word	0x00010007

08006ff4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ff4:	b580      	push	{r7, lr}
 8006ff6:	b084      	sub	sp, #16
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68db      	ldr	r3, [r3, #12]
 8007002:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	691b      	ldr	r3, [r3, #16]
 800700a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	2202      	movs	r2, #2
 8007010:	4013      	ands	r3, r2
 8007012:	d021      	beq.n	8007058 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	2202      	movs	r2, #2
 8007018:	4013      	ands	r3, r2
 800701a:	d01d      	beq.n	8007058 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	2203      	movs	r2, #3
 8007022:	4252      	negs	r2, r2
 8007024:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2201      	movs	r2, #1
 800702a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	699b      	ldr	r3, [r3, #24]
 8007032:	2203      	movs	r2, #3
 8007034:	4013      	ands	r3, r2
 8007036:	d004      	beq.n	8007042 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	0018      	movs	r0, r3
 800703c:	f000 f9c0 	bl	80073c0 <HAL_TIM_IC_CaptureCallback>
 8007040:	e007      	b.n	8007052 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	0018      	movs	r0, r3
 8007046:	f000 f9b3 	bl	80073b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	0018      	movs	r0, r3
 800704e:	f000 f9bf 	bl	80073d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	2200      	movs	r2, #0
 8007056:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2204      	movs	r2, #4
 800705c:	4013      	ands	r3, r2
 800705e:	d022      	beq.n	80070a6 <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	2204      	movs	r2, #4
 8007064:	4013      	ands	r3, r2
 8007066:	d01e      	beq.n	80070a6 <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	2205      	movs	r2, #5
 800706e:	4252      	negs	r2, r2
 8007070:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2202      	movs	r2, #2
 8007076:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	699a      	ldr	r2, [r3, #24]
 800707e:	23c0      	movs	r3, #192	; 0xc0
 8007080:	009b      	lsls	r3, r3, #2
 8007082:	4013      	ands	r3, r2
 8007084:	d004      	beq.n	8007090 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	0018      	movs	r0, r3
 800708a:	f000 f999 	bl	80073c0 <HAL_TIM_IC_CaptureCallback>
 800708e:	e007      	b.n	80070a0 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	0018      	movs	r0, r3
 8007094:	f000 f98c 	bl	80073b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	0018      	movs	r0, r3
 800709c:	f000 f998 	bl	80073d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2200      	movs	r2, #0
 80070a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2208      	movs	r2, #8
 80070aa:	4013      	ands	r3, r2
 80070ac:	d021      	beq.n	80070f2 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2208      	movs	r2, #8
 80070b2:	4013      	ands	r3, r2
 80070b4:	d01d      	beq.n	80070f2 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	2209      	movs	r2, #9
 80070bc:	4252      	negs	r2, r2
 80070be:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2204      	movs	r2, #4
 80070c4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	69db      	ldr	r3, [r3, #28]
 80070cc:	2203      	movs	r2, #3
 80070ce:	4013      	ands	r3, r2
 80070d0:	d004      	beq.n	80070dc <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	0018      	movs	r0, r3
 80070d6:	f000 f973 	bl	80073c0 <HAL_TIM_IC_CaptureCallback>
 80070da:	e007      	b.n	80070ec <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	0018      	movs	r0, r3
 80070e0:	f000 f966 	bl	80073b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	0018      	movs	r0, r3
 80070e8:	f000 f972 	bl	80073d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2200      	movs	r2, #0
 80070f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80070f2:	68bb      	ldr	r3, [r7, #8]
 80070f4:	2210      	movs	r2, #16
 80070f6:	4013      	ands	r3, r2
 80070f8:	d022      	beq.n	8007140 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	2210      	movs	r2, #16
 80070fe:	4013      	ands	r3, r2
 8007100:	d01e      	beq.n	8007140 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	2211      	movs	r2, #17
 8007108:	4252      	negs	r2, r2
 800710a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2208      	movs	r2, #8
 8007110:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	69da      	ldr	r2, [r3, #28]
 8007118:	23c0      	movs	r3, #192	; 0xc0
 800711a:	009b      	lsls	r3, r3, #2
 800711c:	4013      	ands	r3, r2
 800711e:	d004      	beq.n	800712a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	0018      	movs	r0, r3
 8007124:	f000 f94c 	bl	80073c0 <HAL_TIM_IC_CaptureCallback>
 8007128:	e007      	b.n	800713a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	0018      	movs	r0, r3
 800712e:	f000 f93f 	bl	80073b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	0018      	movs	r0, r3
 8007136:	f000 f94b 	bl	80073d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007140:	68bb      	ldr	r3, [r7, #8]
 8007142:	2201      	movs	r2, #1
 8007144:	4013      	ands	r3, r2
 8007146:	d00c      	beq.n	8007162 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2201      	movs	r2, #1
 800714c:	4013      	ands	r3, r2
 800714e:	d008      	beq.n	8007162 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	2202      	movs	r2, #2
 8007156:	4252      	negs	r2, r2
 8007158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	0018      	movs	r0, r3
 800715e:	f7fc fd57 	bl	8003c10 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007162:	68bb      	ldr	r3, [r7, #8]
 8007164:	2280      	movs	r2, #128	; 0x80
 8007166:	4013      	ands	r3, r2
 8007168:	d104      	bne.n	8007174 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800716a:	68ba      	ldr	r2, [r7, #8]
 800716c:	2380      	movs	r3, #128	; 0x80
 800716e:	019b      	lsls	r3, r3, #6
 8007170:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007172:	d00b      	beq.n	800718c <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2280      	movs	r2, #128	; 0x80
 8007178:	4013      	ands	r3, r2
 800717a:	d007      	beq.n	800718c <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	681b      	ldr	r3, [r3, #0]
 8007180:	4a1e      	ldr	r2, [pc, #120]	; (80071fc <HAL_TIM_IRQHandler+0x208>)
 8007182:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	0018      	movs	r0, r3
 8007188:	f000 fab2 	bl	80076f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800718c:	68ba      	ldr	r2, [r7, #8]
 800718e:	2380      	movs	r3, #128	; 0x80
 8007190:	005b      	lsls	r3, r3, #1
 8007192:	4013      	ands	r3, r2
 8007194:	d00b      	beq.n	80071ae <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	2280      	movs	r2, #128	; 0x80
 800719a:	4013      	ands	r3, r2
 800719c:	d007      	beq.n	80071ae <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	4a17      	ldr	r2, [pc, #92]	; (8007200 <HAL_TIM_IRQHandler+0x20c>)
 80071a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	0018      	movs	r0, r3
 80071aa:	f000 faa9 	bl	8007700 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	2240      	movs	r2, #64	; 0x40
 80071b2:	4013      	ands	r3, r2
 80071b4:	d00c      	beq.n	80071d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	2240      	movs	r2, #64	; 0x40
 80071ba:	4013      	ands	r3, r2
 80071bc:	d008      	beq.n	80071d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2241      	movs	r2, #65	; 0x41
 80071c4:	4252      	negs	r2, r2
 80071c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	0018      	movs	r0, r3
 80071cc:	f000 f908 	bl	80073e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	2220      	movs	r2, #32
 80071d4:	4013      	ands	r3, r2
 80071d6:	d00c      	beq.n	80071f2 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	2220      	movs	r2, #32
 80071dc:	4013      	ands	r3, r2
 80071de:	d008      	beq.n	80071f2 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	2221      	movs	r2, #33	; 0x21
 80071e6:	4252      	negs	r2, r2
 80071e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	0018      	movs	r0, r3
 80071ee:	f000 fa77 	bl	80076e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80071f2:	46c0      	nop			; (mov r8, r8)
 80071f4:	46bd      	mov	sp, r7
 80071f6:	b004      	add	sp, #16
 80071f8:	bd80      	pop	{r7, pc}
 80071fa:	46c0      	nop			; (mov r8, r8)
 80071fc:	ffffdf7f 	.word	0xffffdf7f
 8007200:	fffffeff 	.word	0xfffffeff

08007204 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007204:	b580      	push	{r7, lr}
 8007206:	b084      	sub	sp, #16
 8007208:	af00      	add	r7, sp, #0
 800720a:	6078      	str	r0, [r7, #4]
 800720c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800720e:	230f      	movs	r3, #15
 8007210:	18fb      	adds	r3, r7, r3
 8007212:	2200      	movs	r2, #0
 8007214:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	223c      	movs	r2, #60	; 0x3c
 800721a:	5c9b      	ldrb	r3, [r3, r2]
 800721c:	2b01      	cmp	r3, #1
 800721e:	d101      	bne.n	8007224 <HAL_TIM_ConfigClockSource+0x20>
 8007220:	2302      	movs	r3, #2
 8007222:	e0bc      	b.n	800739e <HAL_TIM_ConfigClockSource+0x19a>
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	223c      	movs	r2, #60	; 0x3c
 8007228:	2101      	movs	r1, #1
 800722a:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	223d      	movs	r2, #61	; 0x3d
 8007230:	2102      	movs	r1, #2
 8007232:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800723c:	68bb      	ldr	r3, [r7, #8]
 800723e:	4a5a      	ldr	r2, [pc, #360]	; (80073a8 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007240:	4013      	ands	r3, r2
 8007242:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	4a59      	ldr	r2, [pc, #356]	; (80073ac <HAL_TIM_ConfigClockSource+0x1a8>)
 8007248:	4013      	ands	r3, r2
 800724a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007254:	683b      	ldr	r3, [r7, #0]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	2280      	movs	r2, #128	; 0x80
 800725a:	0192      	lsls	r2, r2, #6
 800725c:	4293      	cmp	r3, r2
 800725e:	d040      	beq.n	80072e2 <HAL_TIM_ConfigClockSource+0xde>
 8007260:	2280      	movs	r2, #128	; 0x80
 8007262:	0192      	lsls	r2, r2, #6
 8007264:	4293      	cmp	r3, r2
 8007266:	d900      	bls.n	800726a <HAL_TIM_ConfigClockSource+0x66>
 8007268:	e088      	b.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 800726a:	2280      	movs	r2, #128	; 0x80
 800726c:	0152      	lsls	r2, r2, #5
 800726e:	4293      	cmp	r3, r2
 8007270:	d100      	bne.n	8007274 <HAL_TIM_ConfigClockSource+0x70>
 8007272:	e088      	b.n	8007386 <HAL_TIM_ConfigClockSource+0x182>
 8007274:	2280      	movs	r2, #128	; 0x80
 8007276:	0152      	lsls	r2, r2, #5
 8007278:	4293      	cmp	r3, r2
 800727a:	d900      	bls.n	800727e <HAL_TIM_ConfigClockSource+0x7a>
 800727c:	e07e      	b.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 800727e:	2b70      	cmp	r3, #112	; 0x70
 8007280:	d018      	beq.n	80072b4 <HAL_TIM_ConfigClockSource+0xb0>
 8007282:	d900      	bls.n	8007286 <HAL_TIM_ConfigClockSource+0x82>
 8007284:	e07a      	b.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 8007286:	2b60      	cmp	r3, #96	; 0x60
 8007288:	d04f      	beq.n	800732a <HAL_TIM_ConfigClockSource+0x126>
 800728a:	d900      	bls.n	800728e <HAL_TIM_ConfigClockSource+0x8a>
 800728c:	e076      	b.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 800728e:	2b50      	cmp	r3, #80	; 0x50
 8007290:	d03b      	beq.n	800730a <HAL_TIM_ConfigClockSource+0x106>
 8007292:	d900      	bls.n	8007296 <HAL_TIM_ConfigClockSource+0x92>
 8007294:	e072      	b.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 8007296:	2b40      	cmp	r3, #64	; 0x40
 8007298:	d057      	beq.n	800734a <HAL_TIM_ConfigClockSource+0x146>
 800729a:	d900      	bls.n	800729e <HAL_TIM_ConfigClockSource+0x9a>
 800729c:	e06e      	b.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 800729e:	2b30      	cmp	r3, #48	; 0x30
 80072a0:	d063      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x166>
 80072a2:	d86b      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 80072a4:	2b20      	cmp	r3, #32
 80072a6:	d060      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x166>
 80072a8:	d868      	bhi.n	800737c <HAL_TIM_ConfigClockSource+0x178>
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d05d      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x166>
 80072ae:	2b10      	cmp	r3, #16
 80072b0:	d05b      	beq.n	800736a <HAL_TIM_ConfigClockSource+0x166>
 80072b2:	e063      	b.n	800737c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072bc:	683b      	ldr	r3, [r7, #0]
 80072be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072c4:	f000 f98a 	bl	80075dc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80072d0:	68bb      	ldr	r3, [r7, #8]
 80072d2:	2277      	movs	r2, #119	; 0x77
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	609a      	str	r2, [r3, #8]
      break;
 80072e0:	e052      	b.n	8007388 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80072ea:	683b      	ldr	r3, [r7, #0]
 80072ec:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80072ee:	683b      	ldr	r3, [r7, #0]
 80072f0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80072f2:	f000 f973 	bl	80075dc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	689a      	ldr	r2, [r3, #8]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	2180      	movs	r1, #128	; 0x80
 8007302:	01c9      	lsls	r1, r1, #7
 8007304:	430a      	orrs	r2, r1
 8007306:	609a      	str	r2, [r3, #8]
      break;
 8007308:	e03e      	b.n	8007388 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800730e:	683b      	ldr	r3, [r7, #0]
 8007310:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007316:	001a      	movs	r2, r3
 8007318:	f000 f8e4 	bl	80074e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	2150      	movs	r1, #80	; 0x50
 8007322:	0018      	movs	r0, r3
 8007324:	f000 f93e 	bl	80075a4 <TIM_ITRx_SetConfig>
      break;
 8007328:	e02e      	b.n	8007388 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007332:	683b      	ldr	r3, [r7, #0]
 8007334:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007336:	001a      	movs	r2, r3
 8007338:	f000 f902 	bl	8007540 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2160      	movs	r1, #96	; 0x60
 8007342:	0018      	movs	r0, r3
 8007344:	f000 f92e 	bl	80075a4 <TIM_ITRx_SetConfig>
      break;
 8007348:	e01e      	b.n	8007388 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007356:	001a      	movs	r2, r3
 8007358:	f000 f8c4 	bl	80074e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2140      	movs	r1, #64	; 0x40
 8007362:	0018      	movs	r0, r3
 8007364:	f000 f91e 	bl	80075a4 <TIM_ITRx_SetConfig>
      break;
 8007368:	e00e      	b.n	8007388 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	0019      	movs	r1, r3
 8007374:	0010      	movs	r0, r2
 8007376:	f000 f915 	bl	80075a4 <TIM_ITRx_SetConfig>
      break;
 800737a:	e005      	b.n	8007388 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800737c:	230f      	movs	r3, #15
 800737e:	18fb      	adds	r3, r7, r3
 8007380:	2201      	movs	r2, #1
 8007382:	701a      	strb	r2, [r3, #0]
      break;
 8007384:	e000      	b.n	8007388 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007386:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	223d      	movs	r2, #61	; 0x3d
 800738c:	2101      	movs	r1, #1
 800738e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	223c      	movs	r2, #60	; 0x3c
 8007394:	2100      	movs	r1, #0
 8007396:	5499      	strb	r1, [r3, r2]

  return status;
 8007398:	230f      	movs	r3, #15
 800739a:	18fb      	adds	r3, r7, r3
 800739c:	781b      	ldrb	r3, [r3, #0]
}
 800739e:	0018      	movs	r0, r3
 80073a0:	46bd      	mov	sp, r7
 80073a2:	b004      	add	sp, #16
 80073a4:	bd80      	pop	{r7, pc}
 80073a6:	46c0      	nop			; (mov r8, r8)
 80073a8:	ffceff88 	.word	0xffceff88
 80073ac:	ffff00ff 	.word	0xffff00ff

080073b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b082      	sub	sp, #8
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80073b8:	46c0      	nop			; (mov r8, r8)
 80073ba:	46bd      	mov	sp, r7
 80073bc:	b002      	add	sp, #8
 80073be:	bd80      	pop	{r7, pc}

080073c0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80073c8:	46c0      	nop			; (mov r8, r8)
 80073ca:	46bd      	mov	sp, r7
 80073cc:	b002      	add	sp, #8
 80073ce:	bd80      	pop	{r7, pc}

080073d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80073d0:	b580      	push	{r7, lr}
 80073d2:	b082      	sub	sp, #8
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80073d8:	46c0      	nop			; (mov r8, r8)
 80073da:	46bd      	mov	sp, r7
 80073dc:	b002      	add	sp, #8
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80073e8:	46c0      	nop			; (mov r8, r8)
 80073ea:	46bd      	mov	sp, r7
 80073ec:	b002      	add	sp, #8
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	4a32      	ldr	r2, [pc, #200]	; (80074cc <TIM_Base_SetConfig+0xdc>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d003      	beq.n	8007410 <TIM_Base_SetConfig+0x20>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	4a31      	ldr	r2, [pc, #196]	; (80074d0 <TIM_Base_SetConfig+0xe0>)
 800740c:	4293      	cmp	r3, r2
 800740e:	d108      	bne.n	8007422 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2270      	movs	r2, #112	; 0x70
 8007414:	4393      	bics	r3, r2
 8007416:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007418:	683b      	ldr	r3, [r7, #0]
 800741a:	685b      	ldr	r3, [r3, #4]
 800741c:	68fa      	ldr	r2, [r7, #12]
 800741e:	4313      	orrs	r3, r2
 8007420:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	4a29      	ldr	r2, [pc, #164]	; (80074cc <TIM_Base_SetConfig+0xdc>)
 8007426:	4293      	cmp	r3, r2
 8007428:	d00f      	beq.n	800744a <TIM_Base_SetConfig+0x5a>
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	4a28      	ldr	r2, [pc, #160]	; (80074d0 <TIM_Base_SetConfig+0xe0>)
 800742e:	4293      	cmp	r3, r2
 8007430:	d00b      	beq.n	800744a <TIM_Base_SetConfig+0x5a>
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	4a27      	ldr	r2, [pc, #156]	; (80074d4 <TIM_Base_SetConfig+0xe4>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d007      	beq.n	800744a <TIM_Base_SetConfig+0x5a>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	4a26      	ldr	r2, [pc, #152]	; (80074d8 <TIM_Base_SetConfig+0xe8>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d003      	beq.n	800744a <TIM_Base_SetConfig+0x5a>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	4a25      	ldr	r2, [pc, #148]	; (80074dc <TIM_Base_SetConfig+0xec>)
 8007446:	4293      	cmp	r3, r2
 8007448:	d108      	bne.n	800745c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	4a24      	ldr	r2, [pc, #144]	; (80074e0 <TIM_Base_SetConfig+0xf0>)
 800744e:	4013      	ands	r3, r2
 8007450:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	68db      	ldr	r3, [r3, #12]
 8007456:	68fa      	ldr	r2, [r7, #12]
 8007458:	4313      	orrs	r3, r2
 800745a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	2280      	movs	r2, #128	; 0x80
 8007460:	4393      	bics	r3, r2
 8007462:	001a      	movs	r2, r3
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	695b      	ldr	r3, [r3, #20]
 8007468:	4313      	orrs	r3, r2
 800746a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	68fa      	ldr	r2, [r7, #12]
 8007470:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	689a      	ldr	r2, [r3, #8]
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800747a:	683b      	ldr	r3, [r7, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	4a11      	ldr	r2, [pc, #68]	; (80074cc <TIM_Base_SetConfig+0xdc>)
 8007486:	4293      	cmp	r3, r2
 8007488:	d007      	beq.n	800749a <TIM_Base_SetConfig+0xaa>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	4a12      	ldr	r2, [pc, #72]	; (80074d8 <TIM_Base_SetConfig+0xe8>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d003      	beq.n	800749a <TIM_Base_SetConfig+0xaa>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	4a11      	ldr	r2, [pc, #68]	; (80074dc <TIM_Base_SetConfig+0xec>)
 8007496:	4293      	cmp	r3, r2
 8007498:	d103      	bne.n	80074a2 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	691a      	ldr	r2, [r3, #16]
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2201      	movs	r2, #1
 80074a6:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	691b      	ldr	r3, [r3, #16]
 80074ac:	2201      	movs	r2, #1
 80074ae:	4013      	ands	r3, r2
 80074b0:	2b01      	cmp	r3, #1
 80074b2:	d106      	bne.n	80074c2 <TIM_Base_SetConfig+0xd2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	691b      	ldr	r3, [r3, #16]
 80074b8:	2201      	movs	r2, #1
 80074ba:	4393      	bics	r3, r2
 80074bc:	001a      	movs	r2, r3
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	611a      	str	r2, [r3, #16]
  }
}
 80074c2:	46c0      	nop			; (mov r8, r8)
 80074c4:	46bd      	mov	sp, r7
 80074c6:	b004      	add	sp, #16
 80074c8:	bd80      	pop	{r7, pc}
 80074ca:	46c0      	nop			; (mov r8, r8)
 80074cc:	40012c00 	.word	0x40012c00
 80074d0:	40000400 	.word	0x40000400
 80074d4:	40002000 	.word	0x40002000
 80074d8:	40014400 	.word	0x40014400
 80074dc:	40014800 	.word	0x40014800
 80074e0:	fffffcff 	.word	0xfffffcff

080074e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b086      	sub	sp, #24
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6a1b      	ldr	r3, [r3, #32]
 80074f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	6a1b      	ldr	r3, [r3, #32]
 80074fa:	2201      	movs	r2, #1
 80074fc:	4393      	bics	r3, r2
 80074fe:	001a      	movs	r2, r3
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	699b      	ldr	r3, [r3, #24]
 8007508:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800750a:	693b      	ldr	r3, [r7, #16]
 800750c:	22f0      	movs	r2, #240	; 0xf0
 800750e:	4393      	bics	r3, r2
 8007510:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	011b      	lsls	r3, r3, #4
 8007516:	693a      	ldr	r2, [r7, #16]
 8007518:	4313      	orrs	r3, r2
 800751a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800751c:	697b      	ldr	r3, [r7, #20]
 800751e:	220a      	movs	r2, #10
 8007520:	4393      	bics	r3, r2
 8007522:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007524:	697a      	ldr	r2, [r7, #20]
 8007526:	68bb      	ldr	r3, [r7, #8]
 8007528:	4313      	orrs	r3, r2
 800752a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	693a      	ldr	r2, [r7, #16]
 8007530:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	697a      	ldr	r2, [r7, #20]
 8007536:	621a      	str	r2, [r3, #32]
}
 8007538:	46c0      	nop			; (mov r8, r8)
 800753a:	46bd      	mov	sp, r7
 800753c:	b006      	add	sp, #24
 800753e:	bd80      	pop	{r7, pc}

08007540 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007540:	b580      	push	{r7, lr}
 8007542:	b086      	sub	sp, #24
 8007544:	af00      	add	r7, sp, #0
 8007546:	60f8      	str	r0, [r7, #12]
 8007548:	60b9      	str	r1, [r7, #8]
 800754a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	6a1b      	ldr	r3, [r3, #32]
 8007550:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	6a1b      	ldr	r3, [r3, #32]
 8007556:	2210      	movs	r2, #16
 8007558:	4393      	bics	r3, r2
 800755a:	001a      	movs	r2, r3
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	699b      	ldr	r3, [r3, #24]
 8007564:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	4a0d      	ldr	r2, [pc, #52]	; (80075a0 <TIM_TI2_ConfigInputStage+0x60>)
 800756a:	4013      	ands	r3, r2
 800756c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	031b      	lsls	r3, r3, #12
 8007572:	693a      	ldr	r2, [r7, #16]
 8007574:	4313      	orrs	r3, r2
 8007576:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007578:	697b      	ldr	r3, [r7, #20]
 800757a:	22a0      	movs	r2, #160	; 0xa0
 800757c:	4393      	bics	r3, r2
 800757e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007580:	68bb      	ldr	r3, [r7, #8]
 8007582:	011b      	lsls	r3, r3, #4
 8007584:	697a      	ldr	r2, [r7, #20]
 8007586:	4313      	orrs	r3, r2
 8007588:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	693a      	ldr	r2, [r7, #16]
 800758e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	697a      	ldr	r2, [r7, #20]
 8007594:	621a      	str	r2, [r3, #32]
}
 8007596:	46c0      	nop			; (mov r8, r8)
 8007598:	46bd      	mov	sp, r7
 800759a:	b006      	add	sp, #24
 800759c:	bd80      	pop	{r7, pc}
 800759e:	46c0      	nop			; (mov r8, r8)
 80075a0:	ffff0fff 	.word	0xffff0fff

080075a4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b084      	sub	sp, #16
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
 80075ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	4a08      	ldr	r2, [pc, #32]	; (80075d8 <TIM_ITRx_SetConfig+0x34>)
 80075b8:	4013      	ands	r3, r2
 80075ba:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80075bc:	683a      	ldr	r2, [r7, #0]
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	2207      	movs	r2, #7
 80075c4:	4313      	orrs	r3, r2
 80075c6:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	609a      	str	r2, [r3, #8]
}
 80075ce:	46c0      	nop			; (mov r8, r8)
 80075d0:	46bd      	mov	sp, r7
 80075d2:	b004      	add	sp, #16
 80075d4:	bd80      	pop	{r7, pc}
 80075d6:	46c0      	nop			; (mov r8, r8)
 80075d8:	ffcfff8f 	.word	0xffcfff8f

080075dc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b086      	sub	sp, #24
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	60f8      	str	r0, [r7, #12]
 80075e4:	60b9      	str	r1, [r7, #8]
 80075e6:	607a      	str	r2, [r7, #4]
 80075e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	4a09      	ldr	r2, [pc, #36]	; (8007618 <TIM_ETR_SetConfig+0x3c>)
 80075f4:	4013      	ands	r3, r2
 80075f6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80075f8:	683b      	ldr	r3, [r7, #0]
 80075fa:	021a      	lsls	r2, r3, #8
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	431a      	orrs	r2, r3
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	4313      	orrs	r3, r2
 8007604:	697a      	ldr	r2, [r7, #20]
 8007606:	4313      	orrs	r3, r2
 8007608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800760a:	68fb      	ldr	r3, [r7, #12]
 800760c:	697a      	ldr	r2, [r7, #20]
 800760e:	609a      	str	r2, [r3, #8]
}
 8007610:	46c0      	nop			; (mov r8, r8)
 8007612:	46bd      	mov	sp, r7
 8007614:	b006      	add	sp, #24
 8007616:	bd80      	pop	{r7, pc}
 8007618:	ffff00ff 	.word	0xffff00ff

0800761c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800761c:	b580      	push	{r7, lr}
 800761e:	b084      	sub	sp, #16
 8007620:	af00      	add	r7, sp, #0
 8007622:	6078      	str	r0, [r7, #4]
 8007624:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	223c      	movs	r2, #60	; 0x3c
 800762a:	5c9b      	ldrb	r3, [r3, r2]
 800762c:	2b01      	cmp	r3, #1
 800762e:	d101      	bne.n	8007634 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007630:	2302      	movs	r3, #2
 8007632:	e04a      	b.n	80076ca <HAL_TIMEx_MasterConfigSynchronization+0xae>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	223c      	movs	r2, #60	; 0x3c
 8007638:	2101      	movs	r1, #1
 800763a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	223d      	movs	r2, #61	; 0x3d
 8007640:	2102      	movs	r1, #2
 8007642:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a1e      	ldr	r2, [pc, #120]	; (80076d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d108      	bne.n	8007670 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	4a1d      	ldr	r2, [pc, #116]	; (80076d8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8007662:	4013      	ands	r3, r2
 8007664:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	68fa      	ldr	r2, [r7, #12]
 800766c:	4313      	orrs	r3, r2
 800766e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	2270      	movs	r2, #112	; 0x70
 8007674:	4393      	bics	r3, r2
 8007676:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	68fa      	ldr	r2, [r7, #12]
 800767e:	4313      	orrs	r3, r2
 8007680:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68fa      	ldr	r2, [r7, #12]
 8007688:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a11      	ldr	r2, [pc, #68]	; (80076d4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007690:	4293      	cmp	r3, r2
 8007692:	d004      	beq.n	800769e <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a10      	ldr	r2, [pc, #64]	; (80076dc <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d10c      	bne.n	80076b8 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	2280      	movs	r2, #128	; 0x80
 80076a2:	4393      	bics	r3, r2
 80076a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	689b      	ldr	r3, [r3, #8]
 80076aa:	68ba      	ldr	r2, [r7, #8]
 80076ac:	4313      	orrs	r3, r2
 80076ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68ba      	ldr	r2, [r7, #8]
 80076b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	223d      	movs	r2, #61	; 0x3d
 80076bc:	2101      	movs	r1, #1
 80076be:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	223c      	movs	r2, #60	; 0x3c
 80076c4:	2100      	movs	r1, #0
 80076c6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80076c8:	2300      	movs	r3, #0
}
 80076ca:	0018      	movs	r0, r3
 80076cc:	46bd      	mov	sp, r7
 80076ce:	b004      	add	sp, #16
 80076d0:	bd80      	pop	{r7, pc}
 80076d2:	46c0      	nop			; (mov r8, r8)
 80076d4:	40012c00 	.word	0x40012c00
 80076d8:	ff0fffff 	.word	0xff0fffff
 80076dc:	40000400 	.word	0x40000400

080076e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b082      	sub	sp, #8
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80076e8:	46c0      	nop			; (mov r8, r8)
 80076ea:	46bd      	mov	sp, r7
 80076ec:	b002      	add	sp, #8
 80076ee:	bd80      	pop	{r7, pc}

080076f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80076f8:	46c0      	nop			; (mov r8, r8)
 80076fa:	46bd      	mov	sp, r7
 80076fc:	b002      	add	sp, #8
 80076fe:	bd80      	pop	{r7, pc}

08007700 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007700:	b580      	push	{r7, lr}
 8007702:	b082      	sub	sp, #8
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007708:	46c0      	nop			; (mov r8, r8)
 800770a:	46bd      	mov	sp, r7
 800770c:	b002      	add	sp, #8
 800770e:	bd80      	pop	{r7, pc}

08007710 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b082      	sub	sp, #8
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d101      	bne.n	8007722 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e046      	b.n	80077b0 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	2288      	movs	r2, #136	; 0x88
 8007726:	589b      	ldr	r3, [r3, r2]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d107      	bne.n	800773c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	2284      	movs	r2, #132	; 0x84
 8007730:	2100      	movs	r1, #0
 8007732:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	0018      	movs	r0, r3
 8007738:	f7fc ff68 	bl	800460c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2288      	movs	r2, #136	; 0x88
 8007740:	2124      	movs	r1, #36	; 0x24
 8007742:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2101      	movs	r1, #1
 8007750:	438a      	bics	r2, r1
 8007752:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007758:	2b00      	cmp	r3, #0
 800775a:	d003      	beq.n	8007764 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	0018      	movs	r0, r3
 8007760:	f000 f996 	bl	8007a90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	0018      	movs	r0, r3
 8007768:	f000 f828 	bl	80077bc <UART_SetConfig>
 800776c:	0003      	movs	r3, r0
 800776e:	2b01      	cmp	r3, #1
 8007770:	d101      	bne.n	8007776 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8007772:	2301      	movs	r3, #1
 8007774:	e01c      	b.n	80077b0 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	685a      	ldr	r2, [r3, #4]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	490d      	ldr	r1, [pc, #52]	; (80077b8 <HAL_UART_Init+0xa8>)
 8007782:	400a      	ands	r2, r1
 8007784:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	689a      	ldr	r2, [r3, #8]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	212a      	movs	r1, #42	; 0x2a
 8007792:	438a      	bics	r2, r1
 8007794:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	2101      	movs	r1, #1
 80077a2:	430a      	orrs	r2, r1
 80077a4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	0018      	movs	r0, r3
 80077aa:	f000 fa25 	bl	8007bf8 <UART_CheckIdleState>
 80077ae:	0003      	movs	r3, r0
}
 80077b0:	0018      	movs	r0, r3
 80077b2:	46bd      	mov	sp, r7
 80077b4:	b002      	add	sp, #8
 80077b6:	bd80      	pop	{r7, pc}
 80077b8:	ffffb7ff 	.word	0xffffb7ff

080077bc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	b088      	sub	sp, #32
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80077c4:	231a      	movs	r3, #26
 80077c6:	18fb      	adds	r3, r7, r3
 80077c8:	2200      	movs	r2, #0
 80077ca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	689a      	ldr	r2, [r3, #8]
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	691b      	ldr	r3, [r3, #16]
 80077d4:	431a      	orrs	r2, r3
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	695b      	ldr	r3, [r3, #20]
 80077da:	431a      	orrs	r2, r3
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	69db      	ldr	r3, [r3, #28]
 80077e0:	4313      	orrs	r3, r2
 80077e2:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4aa1      	ldr	r2, [pc, #644]	; (8007a70 <UART_SetConfig+0x2b4>)
 80077ec:	4013      	ands	r3, r2
 80077ee:	0019      	movs	r1, r3
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	69fa      	ldr	r2, [r7, #28]
 80077f6:	430a      	orrs	r2, r1
 80077f8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	4a9c      	ldr	r2, [pc, #624]	; (8007a74 <UART_SetConfig+0x2b8>)
 8007802:	4013      	ands	r3, r2
 8007804:	0019      	movs	r1, r3
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	68da      	ldr	r2, [r3, #12]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	430a      	orrs	r2, r1
 8007810:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a1b      	ldr	r3, [r3, #32]
 800781c:	69fa      	ldr	r2, [r7, #28]
 800781e:	4313      	orrs	r3, r2
 8007820:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	4a93      	ldr	r2, [pc, #588]	; (8007a78 <UART_SetConfig+0x2bc>)
 800782a:	4013      	ands	r3, r2
 800782c:	0019      	movs	r1, r3
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	69fa      	ldr	r2, [r7, #28]
 8007834:	430a      	orrs	r2, r1
 8007836:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800783e:	220f      	movs	r2, #15
 8007840:	4393      	bics	r3, r2
 8007842:	0019      	movs	r1, r3
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	430a      	orrs	r2, r1
 800784e:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	4a89      	ldr	r2, [pc, #548]	; (8007a7c <UART_SetConfig+0x2c0>)
 8007856:	4293      	cmp	r3, r2
 8007858:	d127      	bne.n	80078aa <UART_SetConfig+0xee>
 800785a:	4b89      	ldr	r3, [pc, #548]	; (8007a80 <UART_SetConfig+0x2c4>)
 800785c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800785e:	2203      	movs	r2, #3
 8007860:	4013      	ands	r3, r2
 8007862:	2b03      	cmp	r3, #3
 8007864:	d017      	beq.n	8007896 <UART_SetConfig+0xda>
 8007866:	d81b      	bhi.n	80078a0 <UART_SetConfig+0xe4>
 8007868:	2b02      	cmp	r3, #2
 800786a:	d00a      	beq.n	8007882 <UART_SetConfig+0xc6>
 800786c:	d818      	bhi.n	80078a0 <UART_SetConfig+0xe4>
 800786e:	2b00      	cmp	r3, #0
 8007870:	d002      	beq.n	8007878 <UART_SetConfig+0xbc>
 8007872:	2b01      	cmp	r3, #1
 8007874:	d00a      	beq.n	800788c <UART_SetConfig+0xd0>
 8007876:	e013      	b.n	80078a0 <UART_SetConfig+0xe4>
 8007878:	231b      	movs	r3, #27
 800787a:	18fb      	adds	r3, r7, r3
 800787c:	2200      	movs	r2, #0
 800787e:	701a      	strb	r2, [r3, #0]
 8007880:	e021      	b.n	80078c6 <UART_SetConfig+0x10a>
 8007882:	231b      	movs	r3, #27
 8007884:	18fb      	adds	r3, r7, r3
 8007886:	2202      	movs	r2, #2
 8007888:	701a      	strb	r2, [r3, #0]
 800788a:	e01c      	b.n	80078c6 <UART_SetConfig+0x10a>
 800788c:	231b      	movs	r3, #27
 800788e:	18fb      	adds	r3, r7, r3
 8007890:	2204      	movs	r2, #4
 8007892:	701a      	strb	r2, [r3, #0]
 8007894:	e017      	b.n	80078c6 <UART_SetConfig+0x10a>
 8007896:	231b      	movs	r3, #27
 8007898:	18fb      	adds	r3, r7, r3
 800789a:	2208      	movs	r2, #8
 800789c:	701a      	strb	r2, [r3, #0]
 800789e:	e012      	b.n	80078c6 <UART_SetConfig+0x10a>
 80078a0:	231b      	movs	r3, #27
 80078a2:	18fb      	adds	r3, r7, r3
 80078a4:	2210      	movs	r2, #16
 80078a6:	701a      	strb	r2, [r3, #0]
 80078a8:	e00d      	b.n	80078c6 <UART_SetConfig+0x10a>
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	4a75      	ldr	r2, [pc, #468]	; (8007a84 <UART_SetConfig+0x2c8>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d104      	bne.n	80078be <UART_SetConfig+0x102>
 80078b4:	231b      	movs	r3, #27
 80078b6:	18fb      	adds	r3, r7, r3
 80078b8:	2200      	movs	r2, #0
 80078ba:	701a      	strb	r2, [r3, #0]
 80078bc:	e003      	b.n	80078c6 <UART_SetConfig+0x10a>
 80078be:	231b      	movs	r3, #27
 80078c0:	18fb      	adds	r3, r7, r3
 80078c2:	2210      	movs	r2, #16
 80078c4:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	69da      	ldr	r2, [r3, #28]
 80078ca:	2380      	movs	r3, #128	; 0x80
 80078cc:	021b      	lsls	r3, r3, #8
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d000      	beq.n	80078d4 <UART_SetConfig+0x118>
 80078d2:	e065      	b.n	80079a0 <UART_SetConfig+0x1e4>
  {
    switch (clocksource)
 80078d4:	231b      	movs	r3, #27
 80078d6:	18fb      	adds	r3, r7, r3
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	2b08      	cmp	r3, #8
 80078dc:	d015      	beq.n	800790a <UART_SetConfig+0x14e>
 80078de:	dc18      	bgt.n	8007912 <UART_SetConfig+0x156>
 80078e0:	2b04      	cmp	r3, #4
 80078e2:	d00d      	beq.n	8007900 <UART_SetConfig+0x144>
 80078e4:	dc15      	bgt.n	8007912 <UART_SetConfig+0x156>
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d002      	beq.n	80078f0 <UART_SetConfig+0x134>
 80078ea:	2b02      	cmp	r3, #2
 80078ec:	d005      	beq.n	80078fa <UART_SetConfig+0x13e>
 80078ee:	e010      	b.n	8007912 <UART_SetConfig+0x156>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078f0:	f7fe fe0a 	bl	8006508 <HAL_RCC_GetPCLK1Freq>
 80078f4:	0003      	movs	r3, r0
 80078f6:	617b      	str	r3, [r7, #20]
        break;
 80078f8:	e012      	b.n	8007920 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078fa:	4b63      	ldr	r3, [pc, #396]	; (8007a88 <UART_SetConfig+0x2cc>)
 80078fc:	617b      	str	r3, [r7, #20]
        break;
 80078fe:	e00f      	b.n	8007920 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007900:	f7fe fd76 	bl	80063f0 <HAL_RCC_GetSysClockFreq>
 8007904:	0003      	movs	r3, r0
 8007906:	617b      	str	r3, [r7, #20]
        break;
 8007908:	e00a      	b.n	8007920 <UART_SetConfig+0x164>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800790a:	2380      	movs	r3, #128	; 0x80
 800790c:	021b      	lsls	r3, r3, #8
 800790e:	617b      	str	r3, [r7, #20]
        break;
 8007910:	e006      	b.n	8007920 <UART_SetConfig+0x164>
      default:
        pclk = 0U;
 8007912:	2300      	movs	r3, #0
 8007914:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007916:	231a      	movs	r3, #26
 8007918:	18fb      	adds	r3, r7, r3
 800791a:	2201      	movs	r2, #1
 800791c:	701a      	strb	r2, [r3, #0]
        break;
 800791e:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007920:	697b      	ldr	r3, [r7, #20]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d100      	bne.n	8007928 <UART_SetConfig+0x16c>
 8007926:	e08d      	b.n	8007a44 <UART_SetConfig+0x288>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800792c:	4b57      	ldr	r3, [pc, #348]	; (8007a8c <UART_SetConfig+0x2d0>)
 800792e:	0052      	lsls	r2, r2, #1
 8007930:	5ad3      	ldrh	r3, [r2, r3]
 8007932:	0019      	movs	r1, r3
 8007934:	6978      	ldr	r0, [r7, #20]
 8007936:	f7f8 fbe3 	bl	8000100 <__udivsi3>
 800793a:	0003      	movs	r3, r0
 800793c:	005a      	lsls	r2, r3, #1
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	685b      	ldr	r3, [r3, #4]
 8007942:	085b      	lsrs	r3, r3, #1
 8007944:	18d2      	adds	r2, r2, r3
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	685b      	ldr	r3, [r3, #4]
 800794a:	0019      	movs	r1, r3
 800794c:	0010      	movs	r0, r2
 800794e:	f7f8 fbd7 	bl	8000100 <__udivsi3>
 8007952:	0003      	movs	r3, r0
 8007954:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	2b0f      	cmp	r3, #15
 800795a:	d91c      	bls.n	8007996 <UART_SetConfig+0x1da>
 800795c:	693a      	ldr	r2, [r7, #16]
 800795e:	2380      	movs	r3, #128	; 0x80
 8007960:	025b      	lsls	r3, r3, #9
 8007962:	429a      	cmp	r2, r3
 8007964:	d217      	bcs.n	8007996 <UART_SetConfig+0x1da>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007966:	693b      	ldr	r3, [r7, #16]
 8007968:	b29a      	uxth	r2, r3
 800796a:	200e      	movs	r0, #14
 800796c:	183b      	adds	r3, r7, r0
 800796e:	210f      	movs	r1, #15
 8007970:	438a      	bics	r2, r1
 8007972:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007974:	693b      	ldr	r3, [r7, #16]
 8007976:	085b      	lsrs	r3, r3, #1
 8007978:	b29b      	uxth	r3, r3
 800797a:	2207      	movs	r2, #7
 800797c:	4013      	ands	r3, r2
 800797e:	b299      	uxth	r1, r3
 8007980:	183b      	adds	r3, r7, r0
 8007982:	183a      	adds	r2, r7, r0
 8007984:	8812      	ldrh	r2, [r2, #0]
 8007986:	430a      	orrs	r2, r1
 8007988:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	183a      	adds	r2, r7, r0
 8007990:	8812      	ldrh	r2, [r2, #0]
 8007992:	60da      	str	r2, [r3, #12]
 8007994:	e056      	b.n	8007a44 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8007996:	231a      	movs	r3, #26
 8007998:	18fb      	adds	r3, r7, r3
 800799a:	2201      	movs	r2, #1
 800799c:	701a      	strb	r2, [r3, #0]
 800799e:	e051      	b.n	8007a44 <UART_SetConfig+0x288>
      }
    }
  }
  else
  {
    switch (clocksource)
 80079a0:	231b      	movs	r3, #27
 80079a2:	18fb      	adds	r3, r7, r3
 80079a4:	781b      	ldrb	r3, [r3, #0]
 80079a6:	2b08      	cmp	r3, #8
 80079a8:	d015      	beq.n	80079d6 <UART_SetConfig+0x21a>
 80079aa:	dc18      	bgt.n	80079de <UART_SetConfig+0x222>
 80079ac:	2b04      	cmp	r3, #4
 80079ae:	d00d      	beq.n	80079cc <UART_SetConfig+0x210>
 80079b0:	dc15      	bgt.n	80079de <UART_SetConfig+0x222>
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d002      	beq.n	80079bc <UART_SetConfig+0x200>
 80079b6:	2b02      	cmp	r3, #2
 80079b8:	d005      	beq.n	80079c6 <UART_SetConfig+0x20a>
 80079ba:	e010      	b.n	80079de <UART_SetConfig+0x222>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80079bc:	f7fe fda4 	bl	8006508 <HAL_RCC_GetPCLK1Freq>
 80079c0:	0003      	movs	r3, r0
 80079c2:	617b      	str	r3, [r7, #20]
        break;
 80079c4:	e012      	b.n	80079ec <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80079c6:	4b30      	ldr	r3, [pc, #192]	; (8007a88 <UART_SetConfig+0x2cc>)
 80079c8:	617b      	str	r3, [r7, #20]
        break;
 80079ca:	e00f      	b.n	80079ec <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80079cc:	f7fe fd10 	bl	80063f0 <HAL_RCC_GetSysClockFreq>
 80079d0:	0003      	movs	r3, r0
 80079d2:	617b      	str	r3, [r7, #20]
        break;
 80079d4:	e00a      	b.n	80079ec <UART_SetConfig+0x230>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80079d6:	2380      	movs	r3, #128	; 0x80
 80079d8:	021b      	lsls	r3, r3, #8
 80079da:	617b      	str	r3, [r7, #20]
        break;
 80079dc:	e006      	b.n	80079ec <UART_SetConfig+0x230>
      default:
        pclk = 0U;
 80079de:	2300      	movs	r3, #0
 80079e0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80079e2:	231a      	movs	r3, #26
 80079e4:	18fb      	adds	r3, r7, r3
 80079e6:	2201      	movs	r2, #1
 80079e8:	701a      	strb	r2, [r3, #0]
        break;
 80079ea:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80079ec:	697b      	ldr	r3, [r7, #20]
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d028      	beq.n	8007a44 <UART_SetConfig+0x288>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80079f6:	4b25      	ldr	r3, [pc, #148]	; (8007a8c <UART_SetConfig+0x2d0>)
 80079f8:	0052      	lsls	r2, r2, #1
 80079fa:	5ad3      	ldrh	r3, [r2, r3]
 80079fc:	0019      	movs	r1, r3
 80079fe:	6978      	ldr	r0, [r7, #20]
 8007a00:	f7f8 fb7e 	bl	8000100 <__udivsi3>
 8007a04:	0003      	movs	r3, r0
 8007a06:	001a      	movs	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	085b      	lsrs	r3, r3, #1
 8007a0e:	18d2      	adds	r2, r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	0019      	movs	r1, r3
 8007a16:	0010      	movs	r0, r2
 8007a18:	f7f8 fb72 	bl	8000100 <__udivsi3>
 8007a1c:	0003      	movs	r3, r0
 8007a1e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007a20:	693b      	ldr	r3, [r7, #16]
 8007a22:	2b0f      	cmp	r3, #15
 8007a24:	d90a      	bls.n	8007a3c <UART_SetConfig+0x280>
 8007a26:	693a      	ldr	r2, [r7, #16]
 8007a28:	2380      	movs	r3, #128	; 0x80
 8007a2a:	025b      	lsls	r3, r3, #9
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d205      	bcs.n	8007a3c <UART_SetConfig+0x280>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007a30:	693b      	ldr	r3, [r7, #16]
 8007a32:	b29a      	uxth	r2, r3
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	60da      	str	r2, [r3, #12]
 8007a3a:	e003      	b.n	8007a44 <UART_SetConfig+0x288>
      }
      else
      {
        ret = HAL_ERROR;
 8007a3c:	231a      	movs	r3, #26
 8007a3e:	18fb      	adds	r3, r7, r3
 8007a40:	2201      	movs	r2, #1
 8007a42:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	226a      	movs	r2, #106	; 0x6a
 8007a48:	2101      	movs	r1, #1
 8007a4a:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2268      	movs	r2, #104	; 0x68
 8007a50:	2101      	movs	r1, #1
 8007a52:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	2200      	movs	r2, #0
 8007a58:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8007a60:	231a      	movs	r3, #26
 8007a62:	18fb      	adds	r3, r7, r3
 8007a64:	781b      	ldrb	r3, [r3, #0]
}
 8007a66:	0018      	movs	r0, r3
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	b008      	add	sp, #32
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	46c0      	nop			; (mov r8, r8)
 8007a70:	cfff69f3 	.word	0xcfff69f3
 8007a74:	ffffcfff 	.word	0xffffcfff
 8007a78:	11fff4ff 	.word	0x11fff4ff
 8007a7c:	40013800 	.word	0x40013800
 8007a80:	40021000 	.word	0x40021000
 8007a84:	40004400 	.word	0x40004400
 8007a88:	00f42400 	.word	0x00f42400
 8007a8c:	08008928 	.word	0x08008928

08007a90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007a90:	b580      	push	{r7, lr}
 8007a92:	b082      	sub	sp, #8
 8007a94:	af00      	add	r7, sp, #0
 8007a96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007a9c:	2208      	movs	r2, #8
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	d00b      	beq.n	8007aba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	4a4a      	ldr	r2, [pc, #296]	; (8007bd4 <UART_AdvFeatureConfig+0x144>)
 8007aaa:	4013      	ands	r3, r2
 8007aac:	0019      	movs	r1, r3
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	681b      	ldr	r3, [r3, #0]
 8007ab6:	430a      	orrs	r2, r1
 8007ab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007abe:	2201      	movs	r2, #1
 8007ac0:	4013      	ands	r3, r2
 8007ac2:	d00b      	beq.n	8007adc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	685b      	ldr	r3, [r3, #4]
 8007aca:	4a43      	ldr	r2, [pc, #268]	; (8007bd8 <UART_AdvFeatureConfig+0x148>)
 8007acc:	4013      	ands	r3, r2
 8007ace:	0019      	movs	r1, r3
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	430a      	orrs	r2, r1
 8007ada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ae0:	2202      	movs	r2, #2
 8007ae2:	4013      	ands	r3, r2
 8007ae4:	d00b      	beq.n	8007afe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	685b      	ldr	r3, [r3, #4]
 8007aec:	4a3b      	ldr	r2, [pc, #236]	; (8007bdc <UART_AdvFeatureConfig+0x14c>)
 8007aee:	4013      	ands	r3, r2
 8007af0:	0019      	movs	r1, r3
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	430a      	orrs	r2, r1
 8007afc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b02:	2204      	movs	r2, #4
 8007b04:	4013      	ands	r3, r2
 8007b06:	d00b      	beq.n	8007b20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	4a34      	ldr	r2, [pc, #208]	; (8007be0 <UART_AdvFeatureConfig+0x150>)
 8007b10:	4013      	ands	r3, r2
 8007b12:	0019      	movs	r1, r3
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	430a      	orrs	r2, r1
 8007b1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b24:	2210      	movs	r2, #16
 8007b26:	4013      	ands	r3, r2
 8007b28:	d00b      	beq.n	8007b42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	4a2c      	ldr	r2, [pc, #176]	; (8007be4 <UART_AdvFeatureConfig+0x154>)
 8007b32:	4013      	ands	r3, r2
 8007b34:	0019      	movs	r1, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	430a      	orrs	r2, r1
 8007b40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b46:	2220      	movs	r2, #32
 8007b48:	4013      	ands	r3, r2
 8007b4a:	d00b      	beq.n	8007b64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	4a25      	ldr	r2, [pc, #148]	; (8007be8 <UART_AdvFeatureConfig+0x158>)
 8007b54:	4013      	ands	r3, r2
 8007b56:	0019      	movs	r1, r3
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	430a      	orrs	r2, r1
 8007b62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b68:	2240      	movs	r2, #64	; 0x40
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	d01d      	beq.n	8007baa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	685b      	ldr	r3, [r3, #4]
 8007b74:	4a1d      	ldr	r2, [pc, #116]	; (8007bec <UART_AdvFeatureConfig+0x15c>)
 8007b76:	4013      	ands	r3, r2
 8007b78:	0019      	movs	r1, r3
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	430a      	orrs	r2, r1
 8007b84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007b8a:	2380      	movs	r3, #128	; 0x80
 8007b8c:	035b      	lsls	r3, r3, #13
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	d10b      	bne.n	8007baa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	4a15      	ldr	r2, [pc, #84]	; (8007bf0 <UART_AdvFeatureConfig+0x160>)
 8007b9a:	4013      	ands	r3, r2
 8007b9c:	0019      	movs	r1, r3
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007bae:	2280      	movs	r2, #128	; 0x80
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	d00b      	beq.n	8007bcc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	4a0e      	ldr	r2, [pc, #56]	; (8007bf4 <UART_AdvFeatureConfig+0x164>)
 8007bbc:	4013      	ands	r3, r2
 8007bbe:	0019      	movs	r1, r3
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	430a      	orrs	r2, r1
 8007bca:	605a      	str	r2, [r3, #4]
  }
}
 8007bcc:	46c0      	nop			; (mov r8, r8)
 8007bce:	46bd      	mov	sp, r7
 8007bd0:	b002      	add	sp, #8
 8007bd2:	bd80      	pop	{r7, pc}
 8007bd4:	ffff7fff 	.word	0xffff7fff
 8007bd8:	fffdffff 	.word	0xfffdffff
 8007bdc:	fffeffff 	.word	0xfffeffff
 8007be0:	fffbffff 	.word	0xfffbffff
 8007be4:	ffffefff 	.word	0xffffefff
 8007be8:	ffffdfff 	.word	0xffffdfff
 8007bec:	ffefffff 	.word	0xffefffff
 8007bf0:	ff9fffff 	.word	0xff9fffff
 8007bf4:	fff7ffff 	.word	0xfff7ffff

08007bf8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007bf8:	b580      	push	{r7, lr}
 8007bfa:	b092      	sub	sp, #72	; 0x48
 8007bfc:	af02      	add	r7, sp, #8
 8007bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2290      	movs	r2, #144	; 0x90
 8007c04:	2100      	movs	r1, #0
 8007c06:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007c08:	f7fc fe40 	bl	800488c <HAL_GetTick>
 8007c0c:	0003      	movs	r3, r0
 8007c0e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	2208      	movs	r2, #8
 8007c18:	4013      	ands	r3, r2
 8007c1a:	2b08      	cmp	r3, #8
 8007c1c:	d12d      	bne.n	8007c7a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c20:	2280      	movs	r2, #128	; 0x80
 8007c22:	0391      	lsls	r1, r2, #14
 8007c24:	6878      	ldr	r0, [r7, #4]
 8007c26:	4a47      	ldr	r2, [pc, #284]	; (8007d44 <UART_CheckIdleState+0x14c>)
 8007c28:	9200      	str	r2, [sp, #0]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	f000 f88e 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8007c30:	1e03      	subs	r3, r0, #0
 8007c32:	d022      	beq.n	8007c7a <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c34:	f3ef 8310 	mrs	r3, PRIMASK
 8007c38:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8007c3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007c3c:	63bb      	str	r3, [r7, #56]	; 0x38
 8007c3e:	2301      	movs	r3, #1
 8007c40:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c44:	f383 8810 	msr	PRIMASK, r3
}
 8007c48:	46c0      	nop			; (mov r8, r8)
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	2180      	movs	r1, #128	; 0x80
 8007c56:	438a      	bics	r2, r1
 8007c58:	601a      	str	r2, [r3, #0]
 8007c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c5c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c60:	f383 8810 	msr	PRIMASK, r3
}
 8007c64:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2288      	movs	r2, #136	; 0x88
 8007c6a:	2120      	movs	r1, #32
 8007c6c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2284      	movs	r2, #132	; 0x84
 8007c72:	2100      	movs	r1, #0
 8007c74:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c76:	2303      	movs	r3, #3
 8007c78:	e060      	b.n	8007d3c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2204      	movs	r2, #4
 8007c82:	4013      	ands	r3, r2
 8007c84:	2b04      	cmp	r3, #4
 8007c86:	d146      	bne.n	8007d16 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007c88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007c8a:	2280      	movs	r2, #128	; 0x80
 8007c8c:	03d1      	lsls	r1, r2, #15
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	4a2c      	ldr	r2, [pc, #176]	; (8007d44 <UART_CheckIdleState+0x14c>)
 8007c92:	9200      	str	r2, [sp, #0]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f000 f859 	bl	8007d4c <UART_WaitOnFlagUntilTimeout>
 8007c9a:	1e03      	subs	r3, r0, #0
 8007c9c:	d03b      	beq.n	8007d16 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007c9e:	f3ef 8310 	mrs	r3, PRIMASK
 8007ca2:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ca4:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ca6:	637b      	str	r3, [r7, #52]	; 0x34
 8007ca8:	2301      	movs	r3, #1
 8007caa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cac:	693b      	ldr	r3, [r7, #16]
 8007cae:	f383 8810 	msr	PRIMASK, r3
}
 8007cb2:	46c0      	nop			; (mov r8, r8)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	681b      	ldr	r3, [r3, #0]
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	4922      	ldr	r1, [pc, #136]	; (8007d48 <UART_CheckIdleState+0x150>)
 8007cc0:	400a      	ands	r2, r1
 8007cc2:	601a      	str	r2, [r3, #0]
 8007cc4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007cc6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f383 8810 	msr	PRIMASK, r3
}
 8007cce:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007cd0:	f3ef 8310 	mrs	r3, PRIMASK
 8007cd4:	61bb      	str	r3, [r7, #24]
  return(result);
 8007cd6:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8007cda:	2301      	movs	r3, #1
 8007cdc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	f383 8810 	msr	PRIMASK, r3
}
 8007ce4:	46c0      	nop			; (mov r8, r8)
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	689a      	ldr	r2, [r3, #8]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	2101      	movs	r1, #1
 8007cf2:	438a      	bics	r2, r1
 8007cf4:	609a      	str	r2, [r3, #8]
 8007cf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007cf8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007cfa:	6a3b      	ldr	r3, [r7, #32]
 8007cfc:	f383 8810 	msr	PRIMASK, r3
}
 8007d00:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	228c      	movs	r2, #140	; 0x8c
 8007d06:	2120      	movs	r1, #32
 8007d08:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	2284      	movs	r2, #132	; 0x84
 8007d0e:	2100      	movs	r1, #0
 8007d10:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e012      	b.n	8007d3c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	2288      	movs	r2, #136	; 0x88
 8007d1a:	2120      	movs	r1, #32
 8007d1c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	228c      	movs	r2, #140	; 0x8c
 8007d22:	2120      	movs	r1, #32
 8007d24:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	2284      	movs	r2, #132	; 0x84
 8007d36:	2100      	movs	r1, #0
 8007d38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007d3a:	2300      	movs	r3, #0
}
 8007d3c:	0018      	movs	r0, r3
 8007d3e:	46bd      	mov	sp, r7
 8007d40:	b010      	add	sp, #64	; 0x40
 8007d42:	bd80      	pop	{r7, pc}
 8007d44:	01ffffff 	.word	0x01ffffff
 8007d48:	fffffedf 	.word	0xfffffedf

08007d4c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	603b      	str	r3, [r7, #0]
 8007d58:	1dfb      	adds	r3, r7, #7
 8007d5a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d5c:	e051      	b.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d5e:	69bb      	ldr	r3, [r7, #24]
 8007d60:	3301      	adds	r3, #1
 8007d62:	d04e      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d64:	f7fc fd92 	bl	800488c <HAL_GetTick>
 8007d68:	0002      	movs	r2, r0
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	1ad3      	subs	r3, r2, r3
 8007d6e:	69ba      	ldr	r2, [r7, #24]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d302      	bcc.n	8007d7a <UART_WaitOnFlagUntilTimeout+0x2e>
 8007d74:	69bb      	ldr	r3, [r7, #24]
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d101      	bne.n	8007d7e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e051      	b.n	8007e22 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	2204      	movs	r2, #4
 8007d86:	4013      	ands	r3, r2
 8007d88:	d03b      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	2b80      	cmp	r3, #128	; 0x80
 8007d8e:	d038      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007d90:	68bb      	ldr	r3, [r7, #8]
 8007d92:	2b40      	cmp	r3, #64	; 0x40
 8007d94:	d035      	beq.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	69db      	ldr	r3, [r3, #28]
 8007d9c:	2208      	movs	r2, #8
 8007d9e:	4013      	ands	r3, r2
 8007da0:	2b08      	cmp	r3, #8
 8007da2:	d111      	bne.n	8007dc8 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	2208      	movs	r2, #8
 8007daa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	0018      	movs	r0, r3
 8007db0:	f000 f83c 	bl	8007e2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	2290      	movs	r2, #144	; 0x90
 8007db8:	2108      	movs	r1, #8
 8007dba:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	2284      	movs	r2, #132	; 0x84
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007dc4:	2301      	movs	r3, #1
 8007dc6:	e02c      	b.n	8007e22 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	69da      	ldr	r2, [r3, #28]
 8007dce:	2380      	movs	r3, #128	; 0x80
 8007dd0:	011b      	lsls	r3, r3, #4
 8007dd2:	401a      	ands	r2, r3
 8007dd4:	2380      	movs	r3, #128	; 0x80
 8007dd6:	011b      	lsls	r3, r3, #4
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d112      	bne.n	8007e02 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	2280      	movs	r2, #128	; 0x80
 8007de2:	0112      	lsls	r2, r2, #4
 8007de4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	0018      	movs	r0, r3
 8007dea:	f000 f81f 	bl	8007e2c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2290      	movs	r2, #144	; 0x90
 8007df2:	2120      	movs	r1, #32
 8007df4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2284      	movs	r2, #132	; 0x84
 8007dfa:	2100      	movs	r1, #0
 8007dfc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007dfe:	2303      	movs	r3, #3
 8007e00:	e00f      	b.n	8007e22 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	69db      	ldr	r3, [r3, #28]
 8007e08:	68ba      	ldr	r2, [r7, #8]
 8007e0a:	4013      	ands	r3, r2
 8007e0c:	68ba      	ldr	r2, [r7, #8]
 8007e0e:	1ad3      	subs	r3, r2, r3
 8007e10:	425a      	negs	r2, r3
 8007e12:	4153      	adcs	r3, r2
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	001a      	movs	r2, r3
 8007e18:	1dfb      	adds	r3, r7, #7
 8007e1a:	781b      	ldrb	r3, [r3, #0]
 8007e1c:	429a      	cmp	r2, r3
 8007e1e:	d09e      	beq.n	8007d5e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	0018      	movs	r0, r3
 8007e24:	46bd      	mov	sp, r7
 8007e26:	b004      	add	sp, #16
 8007e28:	bd80      	pop	{r7, pc}
	...

08007e2c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007e2c:	b580      	push	{r7, lr}
 8007e2e:	b08e      	sub	sp, #56	; 0x38
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e34:	f3ef 8310 	mrs	r3, PRIMASK
 8007e38:	617b      	str	r3, [r7, #20]
  return(result);
 8007e3a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007e3c:	637b      	str	r3, [r7, #52]	; 0x34
 8007e3e:	2301      	movs	r3, #1
 8007e40:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e42:	69bb      	ldr	r3, [r7, #24]
 8007e44:	f383 8810 	msr	PRIMASK, r3
}
 8007e48:	46c0      	nop			; (mov r8, r8)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	681a      	ldr	r2, [r3, #0]
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4926      	ldr	r1, [pc, #152]	; (8007ef0 <UART_EndRxTransfer+0xc4>)
 8007e56:	400a      	ands	r2, r1
 8007e58:	601a      	str	r2, [r3, #0]
 8007e5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007e5c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e5e:	69fb      	ldr	r3, [r7, #28]
 8007e60:	f383 8810 	msr	PRIMASK, r3
}
 8007e64:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e66:	f3ef 8310 	mrs	r3, PRIMASK
 8007e6a:	623b      	str	r3, [r7, #32]
  return(result);
 8007e6c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007e6e:	633b      	str	r3, [r7, #48]	; 0x30
 8007e70:	2301      	movs	r3, #1
 8007e72:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e76:	f383 8810 	msr	PRIMASK, r3
}
 8007e7a:	46c0      	nop			; (mov r8, r8)
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	689a      	ldr	r2, [r3, #8]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	491b      	ldr	r1, [pc, #108]	; (8007ef4 <UART_EndRxTransfer+0xc8>)
 8007e88:	400a      	ands	r2, r1
 8007e8a:	609a      	str	r2, [r3, #8]
 8007e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007e8e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007e90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e92:	f383 8810 	msr	PRIMASK, r3
}
 8007e96:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007e9c:	2b01      	cmp	r3, #1
 8007e9e:	d118      	bne.n	8007ed2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007ea0:	f3ef 8310 	mrs	r3, PRIMASK
 8007ea4:	60bb      	str	r3, [r7, #8]
  return(result);
 8007ea6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ea8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eaa:	2301      	movs	r3, #1
 8007eac:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f383 8810 	msr	PRIMASK, r3
}
 8007eb4:	46c0      	nop			; (mov r8, r8)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	681a      	ldr	r2, [r3, #0]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	2110      	movs	r1, #16
 8007ec2:	438a      	bics	r2, r1
 8007ec4:	601a      	str	r2, [r3, #0]
 8007ec6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ec8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007eca:	693b      	ldr	r3, [r7, #16]
 8007ecc:	f383 8810 	msr	PRIMASK, r3
}
 8007ed0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	228c      	movs	r2, #140	; 0x8c
 8007ed6:	2120      	movs	r1, #32
 8007ed8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2200      	movs	r2, #0
 8007ede:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	675a      	str	r2, [r3, #116]	; 0x74
}
 8007ee6:	46c0      	nop			; (mov r8, r8)
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	b00e      	add	sp, #56	; 0x38
 8007eec:	bd80      	pop	{r7, pc}
 8007eee:	46c0      	nop			; (mov r8, r8)
 8007ef0:	fffffedf 	.word	0xfffffedf
 8007ef4:	effffffe 	.word	0xeffffffe

08007ef8 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b084      	sub	sp, #16
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2284      	movs	r2, #132	; 0x84
 8007f04:	5c9b      	ldrb	r3, [r3, r2]
 8007f06:	2b01      	cmp	r3, #1
 8007f08:	d101      	bne.n	8007f0e <HAL_UARTEx_DisableFifoMode+0x16>
 8007f0a:	2302      	movs	r3, #2
 8007f0c:	e027      	b.n	8007f5e <HAL_UARTEx_DisableFifoMode+0x66>
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	2284      	movs	r2, #132	; 0x84
 8007f12:	2101      	movs	r1, #1
 8007f14:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2288      	movs	r2, #136	; 0x88
 8007f1a:	2124      	movs	r1, #36	; 0x24
 8007f1c:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	681a      	ldr	r2, [r3, #0]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	2101      	movs	r1, #1
 8007f32:	438a      	bics	r2, r1
 8007f34:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	4a0b      	ldr	r2, [pc, #44]	; (8007f68 <HAL_UARTEx_DisableFifoMode+0x70>)
 8007f3a:	4013      	ands	r3, r2
 8007f3c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2200      	movs	r2, #0
 8007f42:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	68fa      	ldr	r2, [r7, #12]
 8007f4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2288      	movs	r2, #136	; 0x88
 8007f50:	2120      	movs	r1, #32
 8007f52:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2284      	movs	r2, #132	; 0x84
 8007f58:	2100      	movs	r1, #0
 8007f5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007f5c:	2300      	movs	r3, #0
}
 8007f5e:	0018      	movs	r0, r3
 8007f60:	46bd      	mov	sp, r7
 8007f62:	b004      	add	sp, #16
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	46c0      	nop			; (mov r8, r8)
 8007f68:	dfffffff 	.word	0xdfffffff

08007f6c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b084      	sub	sp, #16
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
 8007f74:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2284      	movs	r2, #132	; 0x84
 8007f7a:	5c9b      	ldrb	r3, [r3, r2]
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d101      	bne.n	8007f84 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007f80:	2302      	movs	r3, #2
 8007f82:	e02e      	b.n	8007fe2 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2284      	movs	r2, #132	; 0x84
 8007f88:	2101      	movs	r1, #1
 8007f8a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	2288      	movs	r2, #136	; 0x88
 8007f90:	2124      	movs	r1, #36	; 0x24
 8007f92:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	2101      	movs	r1, #1
 8007fa8:	438a      	bics	r2, r1
 8007faa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	689b      	ldr	r3, [r3, #8]
 8007fb2:	00db      	lsls	r3, r3, #3
 8007fb4:	08d9      	lsrs	r1, r3, #3
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	683a      	ldr	r2, [r7, #0]
 8007fbc:	430a      	orrs	r2, r1
 8007fbe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	0018      	movs	r0, r3
 8007fc4:	f000 f854 	bl	8008070 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	68fa      	ldr	r2, [r7, #12]
 8007fce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2288      	movs	r2, #136	; 0x88
 8007fd4:	2120      	movs	r1, #32
 8007fd6:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2284      	movs	r2, #132	; 0x84
 8007fdc:	2100      	movs	r1, #0
 8007fde:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007fe0:	2300      	movs	r3, #0
}
 8007fe2:	0018      	movs	r0, r3
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	b004      	add	sp, #16
 8007fe8:	bd80      	pop	{r7, pc}
	...

08007fec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007fec:	b580      	push	{r7, lr}
 8007fee:	b084      	sub	sp, #16
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	6078      	str	r0, [r7, #4]
 8007ff4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	2284      	movs	r2, #132	; 0x84
 8007ffa:	5c9b      	ldrb	r3, [r3, r2]
 8007ffc:	2b01      	cmp	r3, #1
 8007ffe:	d101      	bne.n	8008004 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008000:	2302      	movs	r3, #2
 8008002:	e02f      	b.n	8008064 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2284      	movs	r2, #132	; 0x84
 8008008:	2101      	movs	r1, #1
 800800a:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2288      	movs	r2, #136	; 0x88
 8008010:	2124      	movs	r1, #36	; 0x24
 8008012:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	681a      	ldr	r2, [r3, #0]
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2101      	movs	r1, #1
 8008028:	438a      	bics	r2, r1
 800802a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	4a0e      	ldr	r2, [pc, #56]	; (800806c <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8008034:	4013      	ands	r3, r2
 8008036:	0019      	movs	r1, r3
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	683a      	ldr	r2, [r7, #0]
 800803e:	430a      	orrs	r2, r1
 8008040:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	0018      	movs	r0, r3
 8008046:	f000 f813 	bl	8008070 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	68fa      	ldr	r2, [r7, #12]
 8008050:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2288      	movs	r2, #136	; 0x88
 8008056:	2120      	movs	r1, #32
 8008058:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2284      	movs	r2, #132	; 0x84
 800805e:	2100      	movs	r1, #0
 8008060:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008062:	2300      	movs	r3, #0
}
 8008064:	0018      	movs	r0, r3
 8008066:	46bd      	mov	sp, r7
 8008068:	b004      	add	sp, #16
 800806a:	bd80      	pop	{r7, pc}
 800806c:	f1ffffff 	.word	0xf1ffffff

08008070 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008070:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008072:	b085      	sub	sp, #20
 8008074:	af00      	add	r7, sp, #0
 8008076:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800807c:	2b00      	cmp	r3, #0
 800807e:	d108      	bne.n	8008092 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	226a      	movs	r2, #106	; 0x6a
 8008084:	2101      	movs	r1, #1
 8008086:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	2268      	movs	r2, #104	; 0x68
 800808c:	2101      	movs	r1, #1
 800808e:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008090:	e043      	b.n	800811a <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008092:	260f      	movs	r6, #15
 8008094:	19bb      	adds	r3, r7, r6
 8008096:	2208      	movs	r2, #8
 8008098:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800809a:	200e      	movs	r0, #14
 800809c:	183b      	adds	r3, r7, r0
 800809e:	2208      	movs	r2, #8
 80080a0:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	0e5b      	lsrs	r3, r3, #25
 80080aa:	b2da      	uxtb	r2, r3
 80080ac:	240d      	movs	r4, #13
 80080ae:	193b      	adds	r3, r7, r4
 80080b0:	2107      	movs	r1, #7
 80080b2:	400a      	ands	r2, r1
 80080b4:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	689b      	ldr	r3, [r3, #8]
 80080bc:	0f5b      	lsrs	r3, r3, #29
 80080be:	b2da      	uxtb	r2, r3
 80080c0:	250c      	movs	r5, #12
 80080c2:	197b      	adds	r3, r7, r5
 80080c4:	2107      	movs	r1, #7
 80080c6:	400a      	ands	r2, r1
 80080c8:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80080ca:	183b      	adds	r3, r7, r0
 80080cc:	781b      	ldrb	r3, [r3, #0]
 80080ce:	197a      	adds	r2, r7, r5
 80080d0:	7812      	ldrb	r2, [r2, #0]
 80080d2:	4914      	ldr	r1, [pc, #80]	; (8008124 <UARTEx_SetNbDataToProcess+0xb4>)
 80080d4:	5c8a      	ldrb	r2, [r1, r2]
 80080d6:	435a      	muls	r2, r3
 80080d8:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80080da:	197b      	adds	r3, r7, r5
 80080dc:	781b      	ldrb	r3, [r3, #0]
 80080de:	4a12      	ldr	r2, [pc, #72]	; (8008128 <UARTEx_SetNbDataToProcess+0xb8>)
 80080e0:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80080e2:	0019      	movs	r1, r3
 80080e4:	f7f8 f896 	bl	8000214 <__divsi3>
 80080e8:	0003      	movs	r3, r0
 80080ea:	b299      	uxth	r1, r3
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	226a      	movs	r2, #106	; 0x6a
 80080f0:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80080f2:	19bb      	adds	r3, r7, r6
 80080f4:	781b      	ldrb	r3, [r3, #0]
 80080f6:	193a      	adds	r2, r7, r4
 80080f8:	7812      	ldrb	r2, [r2, #0]
 80080fa:	490a      	ldr	r1, [pc, #40]	; (8008124 <UARTEx_SetNbDataToProcess+0xb4>)
 80080fc:	5c8a      	ldrb	r2, [r1, r2]
 80080fe:	435a      	muls	r2, r3
 8008100:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8008102:	193b      	adds	r3, r7, r4
 8008104:	781b      	ldrb	r3, [r3, #0]
 8008106:	4a08      	ldr	r2, [pc, #32]	; (8008128 <UARTEx_SetNbDataToProcess+0xb8>)
 8008108:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800810a:	0019      	movs	r1, r3
 800810c:	f7f8 f882 	bl	8000214 <__divsi3>
 8008110:	0003      	movs	r3, r0
 8008112:	b299      	uxth	r1, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2268      	movs	r2, #104	; 0x68
 8008118:	5299      	strh	r1, [r3, r2]
}
 800811a:	46c0      	nop			; (mov r8, r8)
 800811c:	46bd      	mov	sp, r7
 800811e:	b005      	add	sp, #20
 8008120:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008122:	46c0      	nop			; (mov r8, r8)
 8008124:	08008940 	.word	0x08008940
 8008128:	08008948 	.word	0x08008948

0800812c <sqrt>:
 800812c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812e:	0004      	movs	r4, r0
 8008130:	000d      	movs	r5, r1
 8008132:	f000 f865 	bl	8008200 <__ieee754_sqrt>
 8008136:	0022      	movs	r2, r4
 8008138:	0006      	movs	r6, r0
 800813a:	000f      	movs	r7, r1
 800813c:	002b      	movs	r3, r5
 800813e:	0020      	movs	r0, r4
 8008140:	0029      	movs	r1, r5
 8008142:	f7fa fe29 	bl	8002d98 <__aeabi_dcmpun>
 8008146:	2800      	cmp	r0, #0
 8008148:	d113      	bne.n	8008172 <sqrt+0x46>
 800814a:	2200      	movs	r2, #0
 800814c:	2300      	movs	r3, #0
 800814e:	0020      	movs	r0, r4
 8008150:	0029      	movs	r1, r5
 8008152:	f7f8 f961 	bl	8000418 <__aeabi_dcmplt>
 8008156:	2800      	cmp	r0, #0
 8008158:	d00b      	beq.n	8008172 <sqrt+0x46>
 800815a:	f000 fb1f 	bl	800879c <__errno>
 800815e:	2321      	movs	r3, #33	; 0x21
 8008160:	2200      	movs	r2, #0
 8008162:	6003      	str	r3, [r0, #0]
 8008164:	2300      	movs	r3, #0
 8008166:	0010      	movs	r0, r2
 8008168:	0019      	movs	r1, r3
 800816a:	f7f9 fbd7 	bl	800191c <__aeabi_ddiv>
 800816e:	0006      	movs	r6, r0
 8008170:	000f      	movs	r7, r1
 8008172:	0030      	movs	r0, r6
 8008174:	0039      	movs	r1, r7
 8008176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008178 <acosf>:
 8008178:	b570      	push	{r4, r5, r6, lr}
 800817a:	1c05      	adds	r5, r0, #0
 800817c:	f000 f9a4 	bl	80084c8 <__ieee754_acosf>
 8008180:	1c29      	adds	r1, r5, #0
 8008182:	1c04      	adds	r4, r0, #0
 8008184:	1c28      	adds	r0, r5, #0
 8008186:	f7f9 f801 	bl	800118c <__aeabi_fcmpun>
 800818a:	2800      	cmp	r0, #0
 800818c:	d110      	bne.n	80081b0 <acosf+0x38>
 800818e:	1c28      	adds	r0, r5, #0
 8008190:	f000 f82e 	bl	80081f0 <fabsf>
 8008194:	21fe      	movs	r1, #254	; 0xfe
 8008196:	0589      	lsls	r1, r1, #22
 8008198:	f7f8 f98c 	bl	80004b4 <__aeabi_fcmpgt>
 800819c:	2800      	cmp	r0, #0
 800819e:	d007      	beq.n	80081b0 <acosf+0x38>
 80081a0:	f000 fafc 	bl	800879c <__errno>
 80081a4:	2321      	movs	r3, #33	; 0x21
 80081a6:	6003      	str	r3, [r0, #0]
 80081a8:	4802      	ldr	r0, [pc, #8]	; (80081b4 <acosf+0x3c>)
 80081aa:	f000 f825 	bl	80081f8 <nanf>
 80081ae:	1c04      	adds	r4, r0, #0
 80081b0:	1c20      	adds	r0, r4, #0
 80081b2:	bd70      	pop	{r4, r5, r6, pc}
 80081b4:	08008950 	.word	0x08008950

080081b8 <sqrtf>:
 80081b8:	b570      	push	{r4, r5, r6, lr}
 80081ba:	1c05      	adds	r5, r0, #0
 80081bc:	f000 f90c 	bl	80083d8 <__ieee754_sqrtf>
 80081c0:	1c29      	adds	r1, r5, #0
 80081c2:	1c04      	adds	r4, r0, #0
 80081c4:	1c28      	adds	r0, r5, #0
 80081c6:	f7f8 ffe1 	bl	800118c <__aeabi_fcmpun>
 80081ca:	2800      	cmp	r0, #0
 80081cc:	d10e      	bne.n	80081ec <sqrtf+0x34>
 80081ce:	2100      	movs	r1, #0
 80081d0:	1c28      	adds	r0, r5, #0
 80081d2:	f7f8 f95b 	bl	800048c <__aeabi_fcmplt>
 80081d6:	2800      	cmp	r0, #0
 80081d8:	d008      	beq.n	80081ec <sqrtf+0x34>
 80081da:	f000 fadf 	bl	800879c <__errno>
 80081de:	2321      	movs	r3, #33	; 0x21
 80081e0:	2100      	movs	r1, #0
 80081e2:	6003      	str	r3, [r0, #0]
 80081e4:	1c08      	adds	r0, r1, #0
 80081e6:	f7f8 fb19 	bl	800081c <__aeabi_fdiv>
 80081ea:	1c04      	adds	r4, r0, #0
 80081ec:	1c20      	adds	r0, r4, #0
 80081ee:	bd70      	pop	{r4, r5, r6, pc}

080081f0 <fabsf>:
 80081f0:	0040      	lsls	r0, r0, #1
 80081f2:	0840      	lsrs	r0, r0, #1
 80081f4:	4770      	bx	lr
	...

080081f8 <nanf>:
 80081f8:	4800      	ldr	r0, [pc, #0]	; (80081fc <nanf+0x4>)
 80081fa:	4770      	bx	lr
 80081fc:	7fc00000 	.word	0x7fc00000

08008200 <__ieee754_sqrt>:
 8008200:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008202:	000a      	movs	r2, r1
 8008204:	000c      	movs	r4, r1
 8008206:	496f      	ldr	r1, [pc, #444]	; (80083c4 <__ieee754_sqrt+0x1c4>)
 8008208:	0005      	movs	r5, r0
 800820a:	0003      	movs	r3, r0
 800820c:	0008      	movs	r0, r1
 800820e:	b087      	sub	sp, #28
 8008210:	4020      	ands	r0, r4
 8008212:	4288      	cmp	r0, r1
 8008214:	d111      	bne.n	800823a <__ieee754_sqrt+0x3a>
 8008216:	002a      	movs	r2, r5
 8008218:	0023      	movs	r3, r4
 800821a:	0028      	movs	r0, r5
 800821c:	0021      	movs	r1, r4
 800821e:	f7f9 ff77 	bl	8002110 <__aeabi_dmul>
 8008222:	0002      	movs	r2, r0
 8008224:	000b      	movs	r3, r1
 8008226:	0028      	movs	r0, r5
 8008228:	0021      	movs	r1, r4
 800822a:	f7f9 f817 	bl	800125c <__aeabi_dadd>
 800822e:	0005      	movs	r5, r0
 8008230:	000c      	movs	r4, r1
 8008232:	0028      	movs	r0, r5
 8008234:	0021      	movs	r1, r4
 8008236:	b007      	add	sp, #28
 8008238:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800823a:	2c00      	cmp	r4, #0
 800823c:	dc12      	bgt.n	8008264 <__ieee754_sqrt+0x64>
 800823e:	0061      	lsls	r1, r4, #1
 8008240:	0849      	lsrs	r1, r1, #1
 8008242:	4329      	orrs	r1, r5
 8008244:	d0f5      	beq.n	8008232 <__ieee754_sqrt+0x32>
 8008246:	2100      	movs	r1, #0
 8008248:	428c      	cmp	r4, r1
 800824a:	d100      	bne.n	800824e <__ieee754_sqrt+0x4e>
 800824c:	e09f      	b.n	800838e <__ieee754_sqrt+0x18e>
 800824e:	002a      	movs	r2, r5
 8008250:	0023      	movs	r3, r4
 8008252:	0028      	movs	r0, r5
 8008254:	0021      	movs	r1, r4
 8008256:	f7fa fa1d 	bl	8002694 <__aeabi_dsub>
 800825a:	0002      	movs	r2, r0
 800825c:	000b      	movs	r3, r1
 800825e:	f7f9 fb5d 	bl	800191c <__aeabi_ddiv>
 8008262:	e7e4      	b.n	800822e <__ieee754_sqrt+0x2e>
 8008264:	1521      	asrs	r1, r4, #20
 8008266:	d100      	bne.n	800826a <__ieee754_sqrt+0x6a>
 8008268:	e091      	b.n	800838e <__ieee754_sqrt+0x18e>
 800826a:	4857      	ldr	r0, [pc, #348]	; (80083c8 <__ieee754_sqrt+0x1c8>)
 800826c:	0312      	lsls	r2, r2, #12
 800826e:	180c      	adds	r4, r1, r0
 8008270:	2080      	movs	r0, #128	; 0x80
 8008272:	0b12      	lsrs	r2, r2, #12
 8008274:	0340      	lsls	r0, r0, #13
 8008276:	4310      	orrs	r0, r2
 8008278:	07c9      	lsls	r1, r1, #31
 800827a:	d403      	bmi.n	8008284 <__ieee754_sqrt+0x84>
 800827c:	0fda      	lsrs	r2, r3, #31
 800827e:	0040      	lsls	r0, r0, #1
 8008280:	1810      	adds	r0, r2, r0
 8008282:	005b      	lsls	r3, r3, #1
 8008284:	2500      	movs	r5, #0
 8008286:	1062      	asrs	r2, r4, #1
 8008288:	0040      	lsls	r0, r0, #1
 800828a:	2480      	movs	r4, #128	; 0x80
 800828c:	9205      	str	r2, [sp, #20]
 800828e:	0fda      	lsrs	r2, r3, #31
 8008290:	1812      	adds	r2, r2, r0
 8008292:	0029      	movs	r1, r5
 8008294:	2016      	movs	r0, #22
 8008296:	005b      	lsls	r3, r3, #1
 8008298:	03a4      	lsls	r4, r4, #14
 800829a:	190e      	adds	r6, r1, r4
 800829c:	4296      	cmp	r6, r2
 800829e:	dc02      	bgt.n	80082a6 <__ieee754_sqrt+0xa6>
 80082a0:	1931      	adds	r1, r6, r4
 80082a2:	1b92      	subs	r2, r2, r6
 80082a4:	192d      	adds	r5, r5, r4
 80082a6:	0fde      	lsrs	r6, r3, #31
 80082a8:	0052      	lsls	r2, r2, #1
 80082aa:	3801      	subs	r0, #1
 80082ac:	18b2      	adds	r2, r6, r2
 80082ae:	005b      	lsls	r3, r3, #1
 80082b0:	0864      	lsrs	r4, r4, #1
 80082b2:	2800      	cmp	r0, #0
 80082b4:	d1f1      	bne.n	800829a <__ieee754_sqrt+0x9a>
 80082b6:	2620      	movs	r6, #32
 80082b8:	2780      	movs	r7, #128	; 0x80
 80082ba:	0004      	movs	r4, r0
 80082bc:	9604      	str	r6, [sp, #16]
 80082be:	063f      	lsls	r7, r7, #24
 80082c0:	183e      	adds	r6, r7, r0
 80082c2:	46b4      	mov	ip, r6
 80082c4:	428a      	cmp	r2, r1
 80082c6:	dc02      	bgt.n	80082ce <__ieee754_sqrt+0xce>
 80082c8:	d114      	bne.n	80082f4 <__ieee754_sqrt+0xf4>
 80082ca:	429e      	cmp	r6, r3
 80082cc:	d812      	bhi.n	80082f4 <__ieee754_sqrt+0xf4>
 80082ce:	4660      	mov	r0, ip
 80082d0:	4666      	mov	r6, ip
 80082d2:	19c0      	adds	r0, r0, r7
 80082d4:	9100      	str	r1, [sp, #0]
 80082d6:	2e00      	cmp	r6, #0
 80082d8:	da03      	bge.n	80082e2 <__ieee754_sqrt+0xe2>
 80082da:	43c6      	mvns	r6, r0
 80082dc:	0ff6      	lsrs	r6, r6, #31
 80082de:	198e      	adds	r6, r1, r6
 80082e0:	9600      	str	r6, [sp, #0]
 80082e2:	1a52      	subs	r2, r2, r1
 80082e4:	4563      	cmp	r3, ip
 80082e6:	4189      	sbcs	r1, r1
 80082e8:	4249      	negs	r1, r1
 80082ea:	1a52      	subs	r2, r2, r1
 80082ec:	4661      	mov	r1, ip
 80082ee:	1a5b      	subs	r3, r3, r1
 80082f0:	9900      	ldr	r1, [sp, #0]
 80082f2:	19e4      	adds	r4, r4, r7
 80082f4:	0fde      	lsrs	r6, r3, #31
 80082f6:	0052      	lsls	r2, r2, #1
 80082f8:	18b2      	adds	r2, r6, r2
 80082fa:	9e04      	ldr	r6, [sp, #16]
 80082fc:	005b      	lsls	r3, r3, #1
 80082fe:	3e01      	subs	r6, #1
 8008300:	087f      	lsrs	r7, r7, #1
 8008302:	9604      	str	r6, [sp, #16]
 8008304:	2e00      	cmp	r6, #0
 8008306:	d1db      	bne.n	80082c0 <__ieee754_sqrt+0xc0>
 8008308:	431a      	orrs	r2, r3
 800830a:	d01f      	beq.n	800834c <__ieee754_sqrt+0x14c>
 800830c:	4e2f      	ldr	r6, [pc, #188]	; (80083cc <__ieee754_sqrt+0x1cc>)
 800830e:	4f30      	ldr	r7, [pc, #192]	; (80083d0 <__ieee754_sqrt+0x1d0>)
 8008310:	6830      	ldr	r0, [r6, #0]
 8008312:	6871      	ldr	r1, [r6, #4]
 8008314:	683a      	ldr	r2, [r7, #0]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	9200      	str	r2, [sp, #0]
 800831a:	9301      	str	r3, [sp, #4]
 800831c:	6832      	ldr	r2, [r6, #0]
 800831e:	6873      	ldr	r3, [r6, #4]
 8008320:	9202      	str	r2, [sp, #8]
 8008322:	9303      	str	r3, [sp, #12]
 8008324:	9a00      	ldr	r2, [sp, #0]
 8008326:	9b01      	ldr	r3, [sp, #4]
 8008328:	f7fa f9b4 	bl	8002694 <__aeabi_dsub>
 800832c:	0002      	movs	r2, r0
 800832e:	000b      	movs	r3, r1
 8008330:	9802      	ldr	r0, [sp, #8]
 8008332:	9903      	ldr	r1, [sp, #12]
 8008334:	f7f8 f87a 	bl	800042c <__aeabi_dcmple>
 8008338:	2800      	cmp	r0, #0
 800833a:	d007      	beq.n	800834c <__ieee754_sqrt+0x14c>
 800833c:	6830      	ldr	r0, [r6, #0]
 800833e:	6871      	ldr	r1, [r6, #4]
 8008340:	683a      	ldr	r2, [r7, #0]
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	1c67      	adds	r7, r4, #1
 8008346:	d127      	bne.n	8008398 <__ieee754_sqrt+0x198>
 8008348:	9c04      	ldr	r4, [sp, #16]
 800834a:	3501      	adds	r5, #1
 800834c:	4b21      	ldr	r3, [pc, #132]	; (80083d4 <__ieee754_sqrt+0x1d4>)
 800834e:	1069      	asrs	r1, r5, #1
 8008350:	18c9      	adds	r1, r1, r3
 8008352:	0864      	lsrs	r4, r4, #1
 8008354:	07ed      	lsls	r5, r5, #31
 8008356:	d502      	bpl.n	800835e <__ieee754_sqrt+0x15e>
 8008358:	2380      	movs	r3, #128	; 0x80
 800835a:	061b      	lsls	r3, r3, #24
 800835c:	431c      	orrs	r4, r3
 800835e:	9b05      	ldr	r3, [sp, #20]
 8008360:	0025      	movs	r5, r4
 8008362:	0518      	lsls	r0, r3, #20
 8008364:	1843      	adds	r3, r0, r1
 8008366:	001c      	movs	r4, r3
 8008368:	e763      	b.n	8008232 <__ieee754_sqrt+0x32>
 800836a:	0ada      	lsrs	r2, r3, #11
 800836c:	3815      	subs	r0, #21
 800836e:	055b      	lsls	r3, r3, #21
 8008370:	2a00      	cmp	r2, #0
 8008372:	d0fa      	beq.n	800836a <__ieee754_sqrt+0x16a>
 8008374:	2480      	movs	r4, #128	; 0x80
 8008376:	0364      	lsls	r4, r4, #13
 8008378:	4222      	tst	r2, r4
 800837a:	d00a      	beq.n	8008392 <__ieee754_sqrt+0x192>
 800837c:	2420      	movs	r4, #32
 800837e:	001e      	movs	r6, r3
 8008380:	1a64      	subs	r4, r4, r1
 8008382:	40e6      	lsrs	r6, r4
 8008384:	1e4d      	subs	r5, r1, #1
 8008386:	408b      	lsls	r3, r1
 8008388:	4332      	orrs	r2, r6
 800838a:	1b41      	subs	r1, r0, r5
 800838c:	e76d      	b.n	800826a <__ieee754_sqrt+0x6a>
 800838e:	2000      	movs	r0, #0
 8008390:	e7ee      	b.n	8008370 <__ieee754_sqrt+0x170>
 8008392:	0052      	lsls	r2, r2, #1
 8008394:	3101      	adds	r1, #1
 8008396:	e7ef      	b.n	8008378 <__ieee754_sqrt+0x178>
 8008398:	f7f8 ff60 	bl	800125c <__aeabi_dadd>
 800839c:	6877      	ldr	r7, [r6, #4]
 800839e:	6836      	ldr	r6, [r6, #0]
 80083a0:	0002      	movs	r2, r0
 80083a2:	000b      	movs	r3, r1
 80083a4:	0030      	movs	r0, r6
 80083a6:	0039      	movs	r1, r7
 80083a8:	f7f8 f836 	bl	8000418 <__aeabi_dcmplt>
 80083ac:	2800      	cmp	r0, #0
 80083ae:	d004      	beq.n	80083ba <__ieee754_sqrt+0x1ba>
 80083b0:	3402      	adds	r4, #2
 80083b2:	4263      	negs	r3, r4
 80083b4:	4163      	adcs	r3, r4
 80083b6:	18ed      	adds	r5, r5, r3
 80083b8:	e7c8      	b.n	800834c <__ieee754_sqrt+0x14c>
 80083ba:	2301      	movs	r3, #1
 80083bc:	3401      	adds	r4, #1
 80083be:	439c      	bics	r4, r3
 80083c0:	e7c4      	b.n	800834c <__ieee754_sqrt+0x14c>
 80083c2:	46c0      	nop			; (mov r8, r8)
 80083c4:	7ff00000 	.word	0x7ff00000
 80083c8:	fffffc01 	.word	0xfffffc01
 80083cc:	20000010 	.word	0x20000010
 80083d0:	20000018 	.word	0x20000018
 80083d4:	3fe00000 	.word	0x3fe00000

080083d8 <__ieee754_sqrtf>:
 80083d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80083da:	0003      	movs	r3, r0
 80083dc:	0042      	lsls	r2, r0, #1
 80083de:	1c04      	adds	r4, r0, #0
 80083e0:	20ff      	movs	r0, #255	; 0xff
 80083e2:	0852      	lsrs	r2, r2, #1
 80083e4:	05c0      	lsls	r0, r0, #23
 80083e6:	4282      	cmp	r2, r0
 80083e8:	d30a      	bcc.n	8008400 <__ieee754_sqrtf+0x28>
 80083ea:	1c21      	adds	r1, r4, #0
 80083ec:	1c20      	adds	r0, r4, #0
 80083ee:	f7f8 fbdf 	bl	8000bb0 <__aeabi_fmul>
 80083f2:	1c01      	adds	r1, r0, #0
 80083f4:	1c20      	adds	r0, r4, #0
 80083f6:	f7f8 f871 	bl	80004dc <__aeabi_fadd>
 80083fa:	1c04      	adds	r4, r0, #0
 80083fc:	1c20      	adds	r0, r4, #0
 80083fe:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008400:	2a00      	cmp	r2, #0
 8008402:	d0fb      	beq.n	80083fc <__ieee754_sqrtf+0x24>
 8008404:	2c00      	cmp	r4, #0
 8008406:	da07      	bge.n	8008418 <__ieee754_sqrtf+0x40>
 8008408:	1c21      	adds	r1, r4, #0
 800840a:	1c20      	adds	r0, r4, #0
 800840c:	f7f8 fd1e 	bl	8000e4c <__aeabi_fsub>
 8008410:	1c01      	adds	r1, r0, #0
 8008412:	f7f8 fa03 	bl	800081c <__aeabi_fdiv>
 8008416:	e7f0      	b.n	80083fa <__ieee754_sqrtf+0x22>
 8008418:	0022      	movs	r2, r4
 800841a:	15e1      	asrs	r1, r4, #23
 800841c:	4002      	ands	r2, r0
 800841e:	4204      	tst	r4, r0
 8008420:	d047      	beq.n	80084b2 <__ieee754_sqrtf+0xda>
 8008422:	2280      	movs	r2, #128	; 0x80
 8008424:	0008      	movs	r0, r1
 8008426:	025b      	lsls	r3, r3, #9
 8008428:	0a5b      	lsrs	r3, r3, #9
 800842a:	0412      	lsls	r2, r2, #16
 800842c:	387f      	subs	r0, #127	; 0x7f
 800842e:	4313      	orrs	r3, r2
 8008430:	07c9      	lsls	r1, r1, #31
 8008432:	d400      	bmi.n	8008436 <__ieee754_sqrtf+0x5e>
 8008434:	005b      	lsls	r3, r3, #1
 8008436:	2400      	movs	r4, #0
 8008438:	2180      	movs	r1, #128	; 0x80
 800843a:	1042      	asrs	r2, r0, #1
 800843c:	0026      	movs	r6, r4
 800843e:	2019      	movs	r0, #25
 8008440:	9201      	str	r2, [sp, #4]
 8008442:	005b      	lsls	r3, r3, #1
 8008444:	0449      	lsls	r1, r1, #17
 8008446:	1875      	adds	r5, r6, r1
 8008448:	001a      	movs	r2, r3
 800844a:	429d      	cmp	r5, r3
 800844c:	dc02      	bgt.n	8008454 <__ieee754_sqrtf+0x7c>
 800844e:	186e      	adds	r6, r5, r1
 8008450:	1b5a      	subs	r2, r3, r5
 8008452:	1864      	adds	r4, r4, r1
 8008454:	3801      	subs	r0, #1
 8008456:	0053      	lsls	r3, r2, #1
 8008458:	0849      	lsrs	r1, r1, #1
 800845a:	2800      	cmp	r0, #0
 800845c:	d1f3      	bne.n	8008446 <__ieee754_sqrtf+0x6e>
 800845e:	2a00      	cmp	r2, #0
 8008460:	d018      	beq.n	8008494 <__ieee754_sqrtf+0xbc>
 8008462:	4d17      	ldr	r5, [pc, #92]	; (80084c0 <__ieee754_sqrtf+0xe8>)
 8008464:	4e17      	ldr	r6, [pc, #92]	; (80084c4 <__ieee754_sqrtf+0xec>)
 8008466:	6828      	ldr	r0, [r5, #0]
 8008468:	6831      	ldr	r1, [r6, #0]
 800846a:	f7f8 fcef 	bl	8000e4c <__aeabi_fsub>
 800846e:	682f      	ldr	r7, [r5, #0]
 8008470:	1c01      	adds	r1, r0, #0
 8008472:	1c38      	adds	r0, r7, #0
 8008474:	f7f8 f814 	bl	80004a0 <__aeabi_fcmple>
 8008478:	2800      	cmp	r0, #0
 800847a:	d00b      	beq.n	8008494 <__ieee754_sqrtf+0xbc>
 800847c:	6828      	ldr	r0, [r5, #0]
 800847e:	6831      	ldr	r1, [r6, #0]
 8008480:	f7f8 f82c 	bl	80004dc <__aeabi_fadd>
 8008484:	682d      	ldr	r5, [r5, #0]
 8008486:	1c01      	adds	r1, r0, #0
 8008488:	1c28      	adds	r0, r5, #0
 800848a:	f7f7 ffff 	bl	800048c <__aeabi_fcmplt>
 800848e:	2800      	cmp	r0, #0
 8008490:	d012      	beq.n	80084b8 <__ieee754_sqrtf+0xe0>
 8008492:	3402      	adds	r4, #2
 8008494:	22fc      	movs	r2, #252	; 0xfc
 8008496:	1063      	asrs	r3, r4, #1
 8008498:	0592      	lsls	r2, r2, #22
 800849a:	189b      	adds	r3, r3, r2
 800849c:	9a01      	ldr	r2, [sp, #4]
 800849e:	05d4      	lsls	r4, r2, #23
 80084a0:	18e4      	adds	r4, r4, r3
 80084a2:	e7ab      	b.n	80083fc <__ieee754_sqrtf+0x24>
 80084a4:	005b      	lsls	r3, r3, #1
 80084a6:	3201      	adds	r2, #1
 80084a8:	4203      	tst	r3, r0
 80084aa:	d0fb      	beq.n	80084a4 <__ieee754_sqrtf+0xcc>
 80084ac:	3a01      	subs	r2, #1
 80084ae:	1a89      	subs	r1, r1, r2
 80084b0:	e7b7      	b.n	8008422 <__ieee754_sqrtf+0x4a>
 80084b2:	2080      	movs	r0, #128	; 0x80
 80084b4:	0400      	lsls	r0, r0, #16
 80084b6:	e7f7      	b.n	80084a8 <__ieee754_sqrtf+0xd0>
 80084b8:	2301      	movs	r3, #1
 80084ba:	3401      	adds	r4, #1
 80084bc:	439c      	bics	r4, r3
 80084be:	e7e9      	b.n	8008494 <__ieee754_sqrtf+0xbc>
 80084c0:	20000020 	.word	0x20000020
 80084c4:	20000024 	.word	0x20000024

080084c8 <__ieee754_acosf>:
 80084c8:	21fe      	movs	r1, #254	; 0xfe
 80084ca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084cc:	0043      	lsls	r3, r0, #1
 80084ce:	1c04      	adds	r4, r0, #0
 80084d0:	085b      	lsrs	r3, r3, #1
 80084d2:	0589      	lsls	r1, r1, #22
 80084d4:	428b      	cmp	r3, r1
 80084d6:	d104      	bne.n	80084e2 <__ieee754_acosf+0x1a>
 80084d8:	2000      	movs	r0, #0
 80084da:	2c00      	cmp	r4, #0
 80084dc:	dc00      	bgt.n	80084e0 <__ieee754_acosf+0x18>
 80084de:	489c      	ldr	r0, [pc, #624]	; (8008750 <__ieee754_acosf+0x288>)
 80084e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80084e2:	428b      	cmp	r3, r1
 80084e4:	dd06      	ble.n	80084f4 <__ieee754_acosf+0x2c>
 80084e6:	1c01      	adds	r1, r0, #0
 80084e8:	f7f8 fcb0 	bl	8000e4c <__aeabi_fsub>
 80084ec:	1c01      	adds	r1, r0, #0
 80084ee:	f7f8 f995 	bl	800081c <__aeabi_fdiv>
 80084f2:	e7f5      	b.n	80084e0 <__ieee754_acosf+0x18>
 80084f4:	21fc      	movs	r1, #252	; 0xfc
 80084f6:	0589      	lsls	r1, r1, #22
 80084f8:	428b      	cmp	r3, r1
 80084fa:	da58      	bge.n	80085ae <__ieee754_acosf+0xe6>
 80084fc:	228c      	movs	r2, #140	; 0x8c
 80084fe:	0592      	lsls	r2, r2, #22
 8008500:	4293      	cmp	r3, r2
 8008502:	dc00      	bgt.n	8008506 <__ieee754_acosf+0x3e>
 8008504:	e121      	b.n	800874a <__ieee754_acosf+0x282>
 8008506:	1c01      	adds	r1, r0, #0
 8008508:	f7f8 fb52 	bl	8000bb0 <__aeabi_fmul>
 800850c:	4991      	ldr	r1, [pc, #580]	; (8008754 <__ieee754_acosf+0x28c>)
 800850e:	1c05      	adds	r5, r0, #0
 8008510:	f7f8 fb4e 	bl	8000bb0 <__aeabi_fmul>
 8008514:	4990      	ldr	r1, [pc, #576]	; (8008758 <__ieee754_acosf+0x290>)
 8008516:	f7f7 ffe1 	bl	80004dc <__aeabi_fadd>
 800851a:	1c29      	adds	r1, r5, #0
 800851c:	f7f8 fb48 	bl	8000bb0 <__aeabi_fmul>
 8008520:	498e      	ldr	r1, [pc, #568]	; (800875c <__ieee754_acosf+0x294>)
 8008522:	f7f8 fc93 	bl	8000e4c <__aeabi_fsub>
 8008526:	1c29      	adds	r1, r5, #0
 8008528:	f7f8 fb42 	bl	8000bb0 <__aeabi_fmul>
 800852c:	498c      	ldr	r1, [pc, #560]	; (8008760 <__ieee754_acosf+0x298>)
 800852e:	f7f7 ffd5 	bl	80004dc <__aeabi_fadd>
 8008532:	1c29      	adds	r1, r5, #0
 8008534:	f7f8 fb3c 	bl	8000bb0 <__aeabi_fmul>
 8008538:	498a      	ldr	r1, [pc, #552]	; (8008764 <__ieee754_acosf+0x29c>)
 800853a:	f7f8 fc87 	bl	8000e4c <__aeabi_fsub>
 800853e:	1c29      	adds	r1, r5, #0
 8008540:	f7f8 fb36 	bl	8000bb0 <__aeabi_fmul>
 8008544:	4988      	ldr	r1, [pc, #544]	; (8008768 <__ieee754_acosf+0x2a0>)
 8008546:	f7f7 ffc9 	bl	80004dc <__aeabi_fadd>
 800854a:	1c29      	adds	r1, r5, #0
 800854c:	f7f8 fb30 	bl	8000bb0 <__aeabi_fmul>
 8008550:	4986      	ldr	r1, [pc, #536]	; (800876c <__ieee754_acosf+0x2a4>)
 8008552:	1c06      	adds	r6, r0, #0
 8008554:	1c28      	adds	r0, r5, #0
 8008556:	f7f8 fb2b 	bl	8000bb0 <__aeabi_fmul>
 800855a:	4985      	ldr	r1, [pc, #532]	; (8008770 <__ieee754_acosf+0x2a8>)
 800855c:	f7f8 fc76 	bl	8000e4c <__aeabi_fsub>
 8008560:	1c29      	adds	r1, r5, #0
 8008562:	f7f8 fb25 	bl	8000bb0 <__aeabi_fmul>
 8008566:	4983      	ldr	r1, [pc, #524]	; (8008774 <__ieee754_acosf+0x2ac>)
 8008568:	f7f7 ffb8 	bl	80004dc <__aeabi_fadd>
 800856c:	1c29      	adds	r1, r5, #0
 800856e:	f7f8 fb1f 	bl	8000bb0 <__aeabi_fmul>
 8008572:	4981      	ldr	r1, [pc, #516]	; (8008778 <__ieee754_acosf+0x2b0>)
 8008574:	f7f8 fc6a 	bl	8000e4c <__aeabi_fsub>
 8008578:	1c29      	adds	r1, r5, #0
 800857a:	f7f8 fb19 	bl	8000bb0 <__aeabi_fmul>
 800857e:	21fe      	movs	r1, #254	; 0xfe
 8008580:	0589      	lsls	r1, r1, #22
 8008582:	f7f7 ffab 	bl	80004dc <__aeabi_fadd>
 8008586:	1c01      	adds	r1, r0, #0
 8008588:	1c30      	adds	r0, r6, #0
 800858a:	f7f8 f947 	bl	800081c <__aeabi_fdiv>
 800858e:	1c21      	adds	r1, r4, #0
 8008590:	f7f8 fb0e 	bl	8000bb0 <__aeabi_fmul>
 8008594:	1c01      	adds	r1, r0, #0
 8008596:	4879      	ldr	r0, [pc, #484]	; (800877c <__ieee754_acosf+0x2b4>)
 8008598:	f7f8 fc58 	bl	8000e4c <__aeabi_fsub>
 800859c:	1c01      	adds	r1, r0, #0
 800859e:	1c20      	adds	r0, r4, #0
 80085a0:	f7f8 fc54 	bl	8000e4c <__aeabi_fsub>
 80085a4:	1c01      	adds	r1, r0, #0
 80085a6:	4876      	ldr	r0, [pc, #472]	; (8008780 <__ieee754_acosf+0x2b8>)
 80085a8:	f7f8 fc50 	bl	8000e4c <__aeabi_fsub>
 80085ac:	e798      	b.n	80084e0 <__ieee754_acosf+0x18>
 80085ae:	2800      	cmp	r0, #0
 80085b0:	da5b      	bge.n	800866a <__ieee754_acosf+0x1a2>
 80085b2:	21fe      	movs	r1, #254	; 0xfe
 80085b4:	0589      	lsls	r1, r1, #22
 80085b6:	f7f7 ff91 	bl	80004dc <__aeabi_fadd>
 80085ba:	21fc      	movs	r1, #252	; 0xfc
 80085bc:	0589      	lsls	r1, r1, #22
 80085be:	f7f8 faf7 	bl	8000bb0 <__aeabi_fmul>
 80085c2:	4964      	ldr	r1, [pc, #400]	; (8008754 <__ieee754_acosf+0x28c>)
 80085c4:	1c04      	adds	r4, r0, #0
 80085c6:	f7f8 faf3 	bl	8000bb0 <__aeabi_fmul>
 80085ca:	4963      	ldr	r1, [pc, #396]	; (8008758 <__ieee754_acosf+0x290>)
 80085cc:	f7f7 ff86 	bl	80004dc <__aeabi_fadd>
 80085d0:	1c21      	adds	r1, r4, #0
 80085d2:	f7f8 faed 	bl	8000bb0 <__aeabi_fmul>
 80085d6:	4961      	ldr	r1, [pc, #388]	; (800875c <__ieee754_acosf+0x294>)
 80085d8:	f7f8 fc38 	bl	8000e4c <__aeabi_fsub>
 80085dc:	1c21      	adds	r1, r4, #0
 80085de:	f7f8 fae7 	bl	8000bb0 <__aeabi_fmul>
 80085e2:	495f      	ldr	r1, [pc, #380]	; (8008760 <__ieee754_acosf+0x298>)
 80085e4:	f7f7 ff7a 	bl	80004dc <__aeabi_fadd>
 80085e8:	1c21      	adds	r1, r4, #0
 80085ea:	f7f8 fae1 	bl	8000bb0 <__aeabi_fmul>
 80085ee:	495d      	ldr	r1, [pc, #372]	; (8008764 <__ieee754_acosf+0x29c>)
 80085f0:	f7f8 fc2c 	bl	8000e4c <__aeabi_fsub>
 80085f4:	1c21      	adds	r1, r4, #0
 80085f6:	f7f8 fadb 	bl	8000bb0 <__aeabi_fmul>
 80085fa:	495b      	ldr	r1, [pc, #364]	; (8008768 <__ieee754_acosf+0x2a0>)
 80085fc:	f7f7 ff6e 	bl	80004dc <__aeabi_fadd>
 8008600:	1c21      	adds	r1, r4, #0
 8008602:	f7f8 fad5 	bl	8000bb0 <__aeabi_fmul>
 8008606:	1c06      	adds	r6, r0, #0
 8008608:	1c20      	adds	r0, r4, #0
 800860a:	f7ff fee5 	bl	80083d8 <__ieee754_sqrtf>
 800860e:	4957      	ldr	r1, [pc, #348]	; (800876c <__ieee754_acosf+0x2a4>)
 8008610:	1c05      	adds	r5, r0, #0
 8008612:	1c20      	adds	r0, r4, #0
 8008614:	f7f8 facc 	bl	8000bb0 <__aeabi_fmul>
 8008618:	4955      	ldr	r1, [pc, #340]	; (8008770 <__ieee754_acosf+0x2a8>)
 800861a:	f7f8 fc17 	bl	8000e4c <__aeabi_fsub>
 800861e:	1c21      	adds	r1, r4, #0
 8008620:	f7f8 fac6 	bl	8000bb0 <__aeabi_fmul>
 8008624:	4953      	ldr	r1, [pc, #332]	; (8008774 <__ieee754_acosf+0x2ac>)
 8008626:	f7f7 ff59 	bl	80004dc <__aeabi_fadd>
 800862a:	1c21      	adds	r1, r4, #0
 800862c:	f7f8 fac0 	bl	8000bb0 <__aeabi_fmul>
 8008630:	4951      	ldr	r1, [pc, #324]	; (8008778 <__ieee754_acosf+0x2b0>)
 8008632:	f7f8 fc0b 	bl	8000e4c <__aeabi_fsub>
 8008636:	1c21      	adds	r1, r4, #0
 8008638:	f7f8 faba 	bl	8000bb0 <__aeabi_fmul>
 800863c:	21fe      	movs	r1, #254	; 0xfe
 800863e:	0589      	lsls	r1, r1, #22
 8008640:	f7f7 ff4c 	bl	80004dc <__aeabi_fadd>
 8008644:	1c01      	adds	r1, r0, #0
 8008646:	1c30      	adds	r0, r6, #0
 8008648:	f7f8 f8e8 	bl	800081c <__aeabi_fdiv>
 800864c:	1c29      	adds	r1, r5, #0
 800864e:	f7f8 faaf 	bl	8000bb0 <__aeabi_fmul>
 8008652:	494a      	ldr	r1, [pc, #296]	; (800877c <__ieee754_acosf+0x2b4>)
 8008654:	f7f8 fbfa 	bl	8000e4c <__aeabi_fsub>
 8008658:	1c29      	adds	r1, r5, #0
 800865a:	f7f7 ff3f 	bl	80004dc <__aeabi_fadd>
 800865e:	1c01      	adds	r1, r0, #0
 8008660:	f7f7 ff3c 	bl	80004dc <__aeabi_fadd>
 8008664:	1c01      	adds	r1, r0, #0
 8008666:	4847      	ldr	r0, [pc, #284]	; (8008784 <__ieee754_acosf+0x2bc>)
 8008668:	e79e      	b.n	80085a8 <__ieee754_acosf+0xe0>
 800866a:	1c01      	adds	r1, r0, #0
 800866c:	20fe      	movs	r0, #254	; 0xfe
 800866e:	0580      	lsls	r0, r0, #22
 8008670:	f7f8 fbec 	bl	8000e4c <__aeabi_fsub>
 8008674:	21fc      	movs	r1, #252	; 0xfc
 8008676:	0589      	lsls	r1, r1, #22
 8008678:	f7f8 fa9a 	bl	8000bb0 <__aeabi_fmul>
 800867c:	1c04      	adds	r4, r0, #0
 800867e:	f7ff feab 	bl	80083d8 <__ieee754_sqrtf>
 8008682:	4934      	ldr	r1, [pc, #208]	; (8008754 <__ieee754_acosf+0x28c>)
 8008684:	1c06      	adds	r6, r0, #0
 8008686:	0b05      	lsrs	r5, r0, #12
 8008688:	1c20      	adds	r0, r4, #0
 800868a:	f7f8 fa91 	bl	8000bb0 <__aeabi_fmul>
 800868e:	4932      	ldr	r1, [pc, #200]	; (8008758 <__ieee754_acosf+0x290>)
 8008690:	f7f7 ff24 	bl	80004dc <__aeabi_fadd>
 8008694:	1c21      	adds	r1, r4, #0
 8008696:	f7f8 fa8b 	bl	8000bb0 <__aeabi_fmul>
 800869a:	4930      	ldr	r1, [pc, #192]	; (800875c <__ieee754_acosf+0x294>)
 800869c:	f7f8 fbd6 	bl	8000e4c <__aeabi_fsub>
 80086a0:	1c21      	adds	r1, r4, #0
 80086a2:	f7f8 fa85 	bl	8000bb0 <__aeabi_fmul>
 80086a6:	492e      	ldr	r1, [pc, #184]	; (8008760 <__ieee754_acosf+0x298>)
 80086a8:	f7f7 ff18 	bl	80004dc <__aeabi_fadd>
 80086ac:	1c21      	adds	r1, r4, #0
 80086ae:	f7f8 fa7f 	bl	8000bb0 <__aeabi_fmul>
 80086b2:	492c      	ldr	r1, [pc, #176]	; (8008764 <__ieee754_acosf+0x29c>)
 80086b4:	f7f8 fbca 	bl	8000e4c <__aeabi_fsub>
 80086b8:	1c21      	adds	r1, r4, #0
 80086ba:	f7f8 fa79 	bl	8000bb0 <__aeabi_fmul>
 80086be:	492a      	ldr	r1, [pc, #168]	; (8008768 <__ieee754_acosf+0x2a0>)
 80086c0:	f7f7 ff0c 	bl	80004dc <__aeabi_fadd>
 80086c4:	1c21      	adds	r1, r4, #0
 80086c6:	f7f8 fa73 	bl	8000bb0 <__aeabi_fmul>
 80086ca:	4928      	ldr	r1, [pc, #160]	; (800876c <__ieee754_acosf+0x2a4>)
 80086cc:	1c07      	adds	r7, r0, #0
 80086ce:	1c20      	adds	r0, r4, #0
 80086d0:	f7f8 fa6e 	bl	8000bb0 <__aeabi_fmul>
 80086d4:	4926      	ldr	r1, [pc, #152]	; (8008770 <__ieee754_acosf+0x2a8>)
 80086d6:	f7f8 fbb9 	bl	8000e4c <__aeabi_fsub>
 80086da:	1c21      	adds	r1, r4, #0
 80086dc:	f7f8 fa68 	bl	8000bb0 <__aeabi_fmul>
 80086e0:	4924      	ldr	r1, [pc, #144]	; (8008774 <__ieee754_acosf+0x2ac>)
 80086e2:	f7f7 fefb 	bl	80004dc <__aeabi_fadd>
 80086e6:	1c21      	adds	r1, r4, #0
 80086e8:	f7f8 fa62 	bl	8000bb0 <__aeabi_fmul>
 80086ec:	4922      	ldr	r1, [pc, #136]	; (8008778 <__ieee754_acosf+0x2b0>)
 80086ee:	f7f8 fbad 	bl	8000e4c <__aeabi_fsub>
 80086f2:	1c21      	adds	r1, r4, #0
 80086f4:	f7f8 fa5c 	bl	8000bb0 <__aeabi_fmul>
 80086f8:	21fe      	movs	r1, #254	; 0xfe
 80086fa:	0589      	lsls	r1, r1, #22
 80086fc:	f7f7 feee 	bl	80004dc <__aeabi_fadd>
 8008700:	1c01      	adds	r1, r0, #0
 8008702:	1c38      	adds	r0, r7, #0
 8008704:	f7f8 f88a 	bl	800081c <__aeabi_fdiv>
 8008708:	1c31      	adds	r1, r6, #0
 800870a:	f7f8 fa51 	bl	8000bb0 <__aeabi_fmul>
 800870e:	032d      	lsls	r5, r5, #12
 8008710:	1c07      	adds	r7, r0, #0
 8008712:	1c29      	adds	r1, r5, #0
 8008714:	1c28      	adds	r0, r5, #0
 8008716:	f7f8 fa4b 	bl	8000bb0 <__aeabi_fmul>
 800871a:	1c01      	adds	r1, r0, #0
 800871c:	1c20      	adds	r0, r4, #0
 800871e:	f7f8 fb95 	bl	8000e4c <__aeabi_fsub>
 8008722:	1c29      	adds	r1, r5, #0
 8008724:	1c04      	adds	r4, r0, #0
 8008726:	1c30      	adds	r0, r6, #0
 8008728:	f7f7 fed8 	bl	80004dc <__aeabi_fadd>
 800872c:	1c01      	adds	r1, r0, #0
 800872e:	1c20      	adds	r0, r4, #0
 8008730:	f7f8 f874 	bl	800081c <__aeabi_fdiv>
 8008734:	1c01      	adds	r1, r0, #0
 8008736:	1c38      	adds	r0, r7, #0
 8008738:	f7f7 fed0 	bl	80004dc <__aeabi_fadd>
 800873c:	1c29      	adds	r1, r5, #0
 800873e:	f7f7 fecd 	bl	80004dc <__aeabi_fadd>
 8008742:	1c01      	adds	r1, r0, #0
 8008744:	f7f7 feca 	bl	80004dc <__aeabi_fadd>
 8008748:	e6ca      	b.n	80084e0 <__ieee754_acosf+0x18>
 800874a:	480f      	ldr	r0, [pc, #60]	; (8008788 <__ieee754_acosf+0x2c0>)
 800874c:	e6c8      	b.n	80084e0 <__ieee754_acosf+0x18>
 800874e:	46c0      	nop			; (mov r8, r8)
 8008750:	40490fdb 	.word	0x40490fdb
 8008754:	3811ef08 	.word	0x3811ef08
 8008758:	3a4f7f04 	.word	0x3a4f7f04
 800875c:	3d241146 	.word	0x3d241146
 8008760:	3e4e0aa8 	.word	0x3e4e0aa8
 8008764:	3ea6b090 	.word	0x3ea6b090
 8008768:	3e2aaaab 	.word	0x3e2aaaab
 800876c:	3d9dc62e 	.word	0x3d9dc62e
 8008770:	3f303361 	.word	0x3f303361
 8008774:	4001572d 	.word	0x4001572d
 8008778:	4019d139 	.word	0x4019d139
 800877c:	33a22168 	.word	0x33a22168
 8008780:	3fc90fda 	.word	0x3fc90fda
 8008784:	40490fda 	.word	0x40490fda
 8008788:	3fc90fdb 	.word	0x3fc90fdb

0800878c <memset>:
 800878c:	0003      	movs	r3, r0
 800878e:	1882      	adds	r2, r0, r2
 8008790:	4293      	cmp	r3, r2
 8008792:	d100      	bne.n	8008796 <memset+0xa>
 8008794:	4770      	bx	lr
 8008796:	7019      	strb	r1, [r3, #0]
 8008798:	3301      	adds	r3, #1
 800879a:	e7f9      	b.n	8008790 <memset+0x4>

0800879c <__errno>:
 800879c:	4b01      	ldr	r3, [pc, #4]	; (80087a4 <__errno+0x8>)
 800879e:	6818      	ldr	r0, [r3, #0]
 80087a0:	4770      	bx	lr
 80087a2:	46c0      	nop			; (mov r8, r8)
 80087a4:	20000074 	.word	0x20000074

080087a8 <__libc_init_array>:
 80087a8:	b570      	push	{r4, r5, r6, lr}
 80087aa:	2600      	movs	r6, #0
 80087ac:	4c0c      	ldr	r4, [pc, #48]	; (80087e0 <__libc_init_array+0x38>)
 80087ae:	4d0d      	ldr	r5, [pc, #52]	; (80087e4 <__libc_init_array+0x3c>)
 80087b0:	1b64      	subs	r4, r4, r5
 80087b2:	10a4      	asrs	r4, r4, #2
 80087b4:	42a6      	cmp	r6, r4
 80087b6:	d109      	bne.n	80087cc <__libc_init_array+0x24>
 80087b8:	2600      	movs	r6, #0
 80087ba:	f000 f819 	bl	80087f0 <_init>
 80087be:	4c0a      	ldr	r4, [pc, #40]	; (80087e8 <__libc_init_array+0x40>)
 80087c0:	4d0a      	ldr	r5, [pc, #40]	; (80087ec <__libc_init_array+0x44>)
 80087c2:	1b64      	subs	r4, r4, r5
 80087c4:	10a4      	asrs	r4, r4, #2
 80087c6:	42a6      	cmp	r6, r4
 80087c8:	d105      	bne.n	80087d6 <__libc_init_array+0x2e>
 80087ca:	bd70      	pop	{r4, r5, r6, pc}
 80087cc:	00b3      	lsls	r3, r6, #2
 80087ce:	58eb      	ldr	r3, [r5, r3]
 80087d0:	4798      	blx	r3
 80087d2:	3601      	adds	r6, #1
 80087d4:	e7ee      	b.n	80087b4 <__libc_init_array+0xc>
 80087d6:	00b3      	lsls	r3, r6, #2
 80087d8:	58eb      	ldr	r3, [r5, r3]
 80087da:	4798      	blx	r3
 80087dc:	3601      	adds	r6, #1
 80087de:	e7f2      	b.n	80087c6 <__libc_init_array+0x1e>
 80087e0:	08008954 	.word	0x08008954
 80087e4:	08008954 	.word	0x08008954
 80087e8:	08008958 	.word	0x08008958
 80087ec:	08008954 	.word	0x08008954

080087f0 <_init>:
 80087f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087f2:	46c0      	nop			; (mov r8, r8)
 80087f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087f6:	bc08      	pop	{r3}
 80087f8:	469e      	mov	lr, r3
 80087fa:	4770      	bx	lr

080087fc <_fini>:
 80087fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087fe:	46c0      	nop			; (mov r8, r8)
 8008800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008802:	bc08      	pop	{r3}
 8008804:	469e      	mov	lr, r3
 8008806:	4770      	bx	lr
