{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746947347606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746947347606 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 08:09:07 2025 " "Processing started: Sun May 11 08:09:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746947347606 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746947347606 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off xtea_top_duplex -c xtea_top_duplex " "Command: quartus_map --read_settings_files=on --write_settings_files=off xtea_top_duplex -c xtea_top_duplex" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746947347607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746947347756 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746947347756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xtea_top_duplex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/xtea_top_duplex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_top_duplex-Behavioral " "Found design unit 1: xtea_top_duplex-Behavioral" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746947352737 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_top_duplex " "Found entity 1: xtea_top_duplex" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746947352737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746947352737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xtea_enc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/xtea_enc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_enc-Behavioral " "Found design unit 1: xtea_enc-Behavioral" {  } { { "src/xtea_enc.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_enc.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746947352737 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_enc " "Found entity 1: xtea_enc" {  } { { "src/xtea_enc.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_enc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746947352737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746947352737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/xtea_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/xtea_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xtea_dec-Behavioral " "Found design unit 1: xtea_dec-Behavioral" {  } { { "src/xtea_dec.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_dec.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746947352738 ""} { "Info" "ISGN_ENTITY_NAME" "1 xtea_dec " "Found entity 1: xtea_dec" {  } { { "src/xtea_dec.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_dec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746947352738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746947352738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "xtea_top_duplex " "Elaborating entity \"xtea_top_duplex\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746947352766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_enc xtea_enc:ENC_UNIT " "Elaborating entity \"xtea_enc\" for hierarchy \"xtea_enc:ENC_UNIT\"" {  } { { "src/xtea_top_duplex.vhd" "ENC_UNIT" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746947352803 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_counter xtea_enc.vhd(36) " "Verilog HDL or VHDL warning at xtea_enc.vhd(36): object \"out_counter\" assigned a value but never read" {  } { { "src/xtea_enc.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_enc.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746947352804 "|xtea_top_duplex|xtea_enc:ENC_UNIT"}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "xtea_enc.vhd(145) " "Verilog HDL or VHDL warning at xtea_enc.vhd(145): conditional expression evaluates to a constant" {  } { { "src/xtea_enc.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_enc.vhd" 145 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1746947352805 "|xtea_top_duplex|xtea_enc:ENC_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xtea_dec xtea_dec:DEC_UNIT " "Elaborating entity \"xtea_dec\" for hierarchy \"xtea_dec:DEC_UNIT\"" {  } { { "src/xtea_top_duplex.vhd" "DEC_UNIT" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746947352861 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "xtea_dec.vhd(106) " "Verilog HDL or VHDL warning at xtea_dec.vhd(106): conditional expression evaluates to a constant" {  } { { "src/xtea_dec.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_dec.vhd" 106 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1746947352862 "|xtea_top_duplex|xtea_dec:DEC_UNIT"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746947353731 "|xtea_top_duplex|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746947353731 "|xtea_top_duplex|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746947353731 "|xtea_top_duplex|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746947353731 "|xtea_top_duplex|leds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[8\] GND " "Pin \"leds\[8\]\" is stuck at GND" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746947353731 "|xtea_top_duplex|leds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[9\] GND " "Pin \"leds\[9\]\" is stuck at GND" {  } { { "src/xtea_top_duplex.vhd" "" { Text "/home/pcvj2/xteapart1/src/xtea_top_duplex.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746947353731 "|xtea_top_duplex|leds[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746947353731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746947353824 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746947354217 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746947354217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2606 " "Implemented 2606 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746947354329 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746947354329 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2428 " "Implemented 2428 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746947354329 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746947354329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746947354336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 08:09:14 2025 " "Processing ended: Sun May 11 08:09:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746947354336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746947354336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746947354336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746947354336 ""}
