<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p351" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_351{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_351{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_351{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_351{left:190px;bottom:979px;letter-spacing:-0.15px;}
#t5_351{left:529px;bottom:979px;letter-spacing:-0.12px;}
#t6_351{left:529px;bottom:958px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t7_351{left:190px;bottom:933px;letter-spacing:-0.13px;}
#t8_351{left:529px;bottom:933px;letter-spacing:-0.11px;}
#t9_351{left:529px;bottom:912px;letter-spacing:-0.13px;word-spacing:0.06px;}
#ta_351{left:190px;bottom:888px;letter-spacing:-0.14px;}
#tb_351{left:529px;bottom:888px;letter-spacing:-0.14px;}
#tc_351{left:82px;bottom:863px;letter-spacing:-0.15px;}
#td_351{left:143px;bottom:863px;letter-spacing:-0.18px;}
#te_351{left:190px;bottom:863px;letter-spacing:-0.14px;}
#tf_351{left:436px;bottom:863px;letter-spacing:-0.14px;}
#tg_351{left:530px;bottom:863px;letter-spacing:-0.11px;}
#th_351{left:529px;bottom:846px;letter-spacing:-0.11px;}
#ti_351{left:529px;bottom:830px;letter-spacing:-0.11px;word-spacing:-0.69px;}
#tj_351{left:529px;bottom:813px;letter-spacing:-0.11px;}
#tk_351{left:529px;bottom:796px;letter-spacing:-0.11px;}
#tl_351{left:529px;bottom:779px;letter-spacing:-0.09px;}
#tm_351{left:529px;bottom:758px;}
#tn_351{left:546px;bottom:758px;letter-spacing:-0.11px;}
#to_351{left:546px;bottom:742px;letter-spacing:-0.11px;}
#tp_351{left:529px;bottom:727px;}
#tq_351{left:546px;bottom:727px;letter-spacing:-0.11px;}
#tr_351{left:190px;bottom:703px;letter-spacing:-0.11px;}
#ts_351{left:529px;bottom:703px;letter-spacing:-0.15px;}
#tt_351{left:529px;bottom:681px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tu_351{left:190px;bottom:657px;letter-spacing:-0.14px;}
#tv_351{left:529px;bottom:657px;letter-spacing:-0.15px;}
#tw_351{left:529px;bottom:635px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tx_351{left:190px;bottom:611px;letter-spacing:-0.14px;}
#ty_351{left:529px;bottom:611px;letter-spacing:-0.15px;}
#tz_351{left:529px;bottom:590px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t10_351{left:190px;bottom:565px;letter-spacing:-0.14px;}
#t11_351{left:529px;bottom:565px;letter-spacing:-0.15px;}
#t12_351{left:529px;bottom:544px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t13_351{left:190px;bottom:519px;letter-spacing:-0.14px;}
#t14_351{left:529px;bottom:519px;letter-spacing:-0.15px;}
#t15_351{left:529px;bottom:498px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_351{left:190px;bottom:474px;letter-spacing:-0.14px;}
#t17_351{left:529px;bottom:474px;letter-spacing:-0.15px;}
#t18_351{left:529px;bottom:452px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_351{left:190px;bottom:428px;letter-spacing:-0.14px;}
#t1a_351{left:529px;bottom:428px;letter-spacing:-0.15px;}
#t1b_351{left:529px;bottom:406px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1c_351{left:190px;bottom:382px;letter-spacing:-0.14px;}
#t1d_351{left:529px;bottom:382px;letter-spacing:-0.15px;}
#t1e_351{left:529px;bottom:360px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1f_351{left:82px;bottom:336px;letter-spacing:-0.17px;}
#t1g_351{left:143px;bottom:336px;letter-spacing:-0.18px;}
#t1h_351{left:190px;bottom:336px;letter-spacing:-0.15px;}
#t1i_351{left:436px;bottom:336px;letter-spacing:-0.14px;}
#t1j_351{left:529px;bottom:336px;letter-spacing:-0.11px;}
#t1k_351{left:529px;bottom:319px;letter-spacing:-0.12px;}
#t1l_351{left:529px;bottom:302px;letter-spacing:-0.12px;}
#t1m_351{left:529px;bottom:286px;letter-spacing:-0.11px;}
#t1n_351{left:529px;bottom:269px;letter-spacing:-0.12px;}
#t1o_351{left:529px;bottom:252px;letter-spacing:-0.11px;}
#t1p_351{left:529px;bottom:235px;letter-spacing:-0.11px;word-spacing:-0.38px;}
#t1q_351{left:190px;bottom:211px;letter-spacing:-0.11px;}
#t1r_351{left:529px;bottom:211px;letter-spacing:-0.16px;}
#t1s_351{left:529px;bottom:189px;letter-spacing:-0.12px;}
#t1t_351{left:529px;bottom:173px;letter-spacing:-0.11px;}
#t1u_351{left:123px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t1v_351{left:209px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1w_351{left:273px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1x_351{left:596px;bottom:1068px;letter-spacing:0.11px;}
#t1y_351{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t1z_351{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t20_351{left:226px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t21_351{left:245px;bottom:1011px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t22_351{left:458px;bottom:1028px;letter-spacing:-0.16px;}
#t23_351{left:642px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t24_351{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t25_351{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_351{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_351{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_351{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_351{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_351{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts351" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg351Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg351" style="-webkit-user-select: none;"><object width="935" height="1210" data="351/351.svg" type="image/svg+xml" id="pdf351" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_351" class="t s1_351">Vol. 4 </span><span id="t2_351" class="t s1_351">2-335 </span>
<span id="t3_351" class="t s2_351">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_351" class="t s3_351">23:16 </span><span id="t5_351" class="t s3_351">Temperature Target (R/O) </span>
<span id="t6_351" class="t s3_351">See Table 2-26. </span>
<span id="t7_351" class="t s3_351">27:24 </span><span id="t8_351" class="t s3_351">TCC Activation Offset (R/W) </span>
<span id="t9_351" class="t s3_351">See Table 2-26. </span>
<span id="ta_351" class="t s3_351">63:28 </span><span id="tb_351" class="t s3_351">Reserved </span>
<span id="tc_351" class="t s3_351">1ADH </span><span id="td_351" class="t s3_351">429 </span><span id="te_351" class="t s3_351">MSR_TURBO_RATIO_LIMIT </span><span id="tf_351" class="t s3_351">Package </span><span id="tg_351" class="t s3_351">This register defines the ratio limits. RATIO[0:7] must </span>
<span id="th_351" class="t s3_351">be populated in ascending order. RATIO[i+1] must be </span>
<span id="ti_351" class="t s3_351">less than or equal to RATIO[i]. Entries with RATIO[i] will </span>
<span id="tj_351" class="t s3_351">be ignored. If any of the rules above are broken, the </span>
<span id="tk_351" class="t s3_351">configuration is silently rejected. If the programmed </span>
<span id="tl_351" class="t s3_351">ratio is: </span>
<span id="tm_351" class="t s3_351">• </span><span id="tn_351" class="t s3_351">Above the fused ratio for that core count, it will be </span>
<span id="to_351" class="t s3_351">clipped to the fuse limits (assuming !OC). </span>
<span id="tp_351" class="t s3_351">• </span><span id="tq_351" class="t s3_351">Below the min supported ratio, it will be clipped. </span>
<span id="tr_351" class="t s3_351">7:0 </span><span id="ts_351" class="t s3_351">RATIO_0 </span>
<span id="tt_351" class="t s3_351">Defines ratio limits. </span>
<span id="tu_351" class="t s3_351">15:8 </span><span id="tv_351" class="t s3_351">RATIO_1 </span>
<span id="tw_351" class="t s3_351">Defines ratio limits. </span>
<span id="tx_351" class="t s3_351">23:16 </span><span id="ty_351" class="t s3_351">RATIO_2 </span>
<span id="tz_351" class="t s3_351">Defines ratio limits. </span>
<span id="t10_351" class="t s3_351">31:24 </span><span id="t11_351" class="t s3_351">RATIO_3 </span>
<span id="t12_351" class="t s3_351">Defines ratio limits. </span>
<span id="t13_351" class="t s3_351">39:32 </span><span id="t14_351" class="t s3_351">RATIO_4 </span>
<span id="t15_351" class="t s3_351">Defines ratio limits. </span>
<span id="t16_351" class="t s3_351">47:40 </span><span id="t17_351" class="t s3_351">RATIO_5 </span>
<span id="t18_351" class="t s3_351">Defines ratio limits. </span>
<span id="t19_351" class="t s3_351">55:48 </span><span id="t1a_351" class="t s3_351">RATIO_6 </span>
<span id="t1b_351" class="t s3_351">Defines ratio limits. </span>
<span id="t1c_351" class="t s3_351">63:56 </span><span id="t1d_351" class="t s3_351">RATIO_7 </span>
<span id="t1e_351" class="t s3_351">Defines ratio limits. </span>
<span id="t1f_351" class="t s3_351">1AEH </span><span id="t1g_351" class="t s3_351">430 </span><span id="t1h_351" class="t s3_351">MSR_TURBO_RATIO_LIMIT_CORES </span><span id="t1i_351" class="t s3_351">Package </span><span id="t1j_351" class="t s3_351">This register defines the active core ranges for each </span>
<span id="t1k_351" class="t s3_351">frequency point. NUMCORE[0:7] must be populated in </span>
<span id="t1l_351" class="t s3_351">ascending order. NUMCORE[i+1] must be greater than </span>
<span id="t1m_351" class="t s3_351">NUMCORE[i]. Entries with NUMCORE[i] == 0 will be </span>
<span id="t1n_351" class="t s3_351">ignored. The last valid entry must have NUMCORE &gt;= </span>
<span id="t1o_351" class="t s3_351">the number of cores in the SKU. If any of the rules </span>
<span id="t1p_351" class="t s3_351">above are broken, the configuration is silently rejected. </span>
<span id="t1q_351" class="t s3_351">7:0 </span><span id="t1r_351" class="t s3_351">NUMCORE_0 </span>
<span id="t1s_351" class="t s3_351">Defines the active core ranges for each frequency </span>
<span id="t1t_351" class="t s3_351">point. </span>
<span id="t1u_351" class="t s4_351">Table 2-50. </span><span id="t1v_351" class="t s4_351">MSRs Supported by the Intel® Xeon® Scalable Processor Family with a CPUID Signature </span>
<span id="t1w_351" class="t s4_351">DisplayFamily_DisplayModel Value of 06_55H </span><span id="t1x_351" class="t s4_351">(Contd.) </span>
<span id="t1y_351" class="t s5_351">Register </span>
<span id="t1z_351" class="t s5_351">Address </span><span id="t20_351" class="t s5_351">Register Name / Bit Fields </span>
<span id="t21_351" class="t s5_351">(Former MSR Name) </span>
<span id="t22_351" class="t s5_351">Scope </span><span id="t23_351" class="t s5_351">Bit Description </span>
<span id="t24_351" class="t s5_351">Hex </span><span id="t25_351" class="t s5_351">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
