port_direction
ordered_port_connection
continuous_assign
net_type_declaration
vectored
constant_range
function_statement
class_item
restrict_property_statement
return
s_always
:
formal_argument
genvar_initialization
primary_literal
use
input_port_identifier
~|
drive_strength
>
always_comb
param_expression
#-#
checker_port_direction
casex
sequence_declaration
assertion_variable_declaration
unary_operator
concatenation
[*]
port_reference
'{
s_eventually
constraint_primary
)
local_parameter_declaration
function_identifier
endgroup
class_declaration
simple_immediate_assume_statement
pass_switchtype
1'B1
'b0
simple_immediate_assert_statement
time_literal
assert_property_statement
index_variable_identifier
initial
enum_base_type
1'bx
clocking_skew
package_declaration
timing_check_limit
list_of_variable_assignments
method_qualifier
ms
interface_nonansi_header
+
accept_on
s_until_with
event_based_flag
strong1
udp_nonansi_declaration
wait_statement
goto_repetition
tranif0
id_directive
combinational_entry
supply1
type_reference
property_port_item
const_identifier
var
~^
<<<
shortreal
cmos_switch_instance
case_generate_construct
1step
enum_name_declaration
$root
#0
if_generate_construct
us
data_type_or_implicit1
module_path_expression
list_of_type_assignments
struct
until
case_inside_item
for
/
cross
interface_class_type
trans_set
01
global
trior
%=
for_initialization
n_output_gatetype
udp_ansi_declaration
$recrem
endinterface
cond_predicate
tf_port_direction
cover_property_statement
path_delay_expression
variable_port_header
gate_instantiation
posedge
combinational_body
std
cycle_delay_range
data_declaration
endgenerate
block_item_declaration
1'b0
source_file
expect_property_statement
pulsestyle_declaration
timeprecision
udp_initial_statement
macromodule
<
<=
highz0
ncontrol_terminal
unbased_unsized_literal
first_match
––
endtable
tf_item_declaration
assign
context
threshold
within
$error
timeunits_declaration
real
this
begin_keywords
covergroup_value_range
property_expr
<<<=
assignment_operator
:/
edge_input_list
list_of_net_assignments
rnmos
checker_port_item
"
default_skew
*
$hold_timing_check
loop_variables1
pcontrol_terminal
parallel_edge_sensitive_path_description
cover_sequence_statement
wildcard
class
union
$fullskew
procedural_continuous_assignment
endclocking
!
specify_input_terminal_descriptor
negedge
list_of_variable_decl_assignments
sequence_port_item
list_of_port_connections
|=
data_type
scalar_constant
strength1
$info
remain_active_flag
sequence_formal_type1
cover_point
*::*
dynamic_array_new
$removal_timing_check
interface_port_declaration
function_data_type_or_implicit1
net_type
implicit_class_handle
list_of_port_identifiers
function_statement_or_null
input_identifier
inout_declaration
output_terminal
case
ref
list_of_arguments
pass_enable_switch_instance
endprimitive
delay2
method_identifier
net_port_type1
sequence_method_call
constraint_expression
covergroup
case_statement
s
full_edge_sensitive_path_description
byte
program_declaration
small
method_call
default_nettype_value
integral_number
sequential_body
list_of_param_assignments
checker_instantiation
module_ansi_header
throughout
–
module_declaration
list_of_interface_identifiers
next_state
case_pattern_item
ps
stream_operator
case_item
data_type_or_void
eventually
wand
$skew_timing_check
extern
full_path_description
edge_control_specifier
endproperty
void'
$nochange
large
'
checker
for_step
*)
/=
deferred_immediate_assert_statement
pulse_control_specparam
bins_selection_or_option
net_lvalue
class_method
array_method_name
|->
cell_identifier
checker_or_generate_item_declaration
constant_multiple_concatenation
clocking_declaration
property_list_of_arguments
%
forkjoin
$period_timing_check
constraint_prototype_qualifier
loop_statement
module_path_mintypmax_expression
trans_range_list
2
constant_select1
[->
>>>=
constraint_set
design_statement
procedural_timing_control_statement
const
rtran
until_with
udp_instantiation
property_formal_type1
::
bufif1
named_parameter_assignment
parameter_override
$warning
bins_selection
cond_pattern
endclass
$unit
type_option
constraint_declaration
super
udp_reg_declaration
streaming_concatenation
type_declaration
alias
import_export
[=
dpi_spec_string
bind_target_scope
ifnone
class_qualifier
let_list_of_arguments
cross_body_item
net_alias
program_item
shortint
module
supply0
specify_output_terminal_descriptor
conditional_statement
do
let_expression
trans_list
ignore_bins
PATHPULSE$=
reject_limit_value
tf_port_list
'0
data_source_expression
escaped_identifier
event_trigger
inout_port_identifier
input_terminal
import
intersect
strong0
fs
uniqueness_constraint
checker_port_list
attr_spec
cover_cross
bufif0
rtranif0
parameter_port_declaration
generate_block_identifier
statement_or_null
defparam_assignment
udp_output_declaration
unpacked_dimension
reg
terminal_identifier
enable_gate_instance
modport_declaration
level_input_list
pull_gate_instance
property_spec
deferred_immediate_assertion_item
variable_identifier_list
block_event_expression
mintypmax_expression
\
bins_or_options
pulsestyle_ondetect
udp_port_declaration
package_export_declaration
non_integer_type
udp_port_list
overload_proto_formals
;
wait
cover
statement
mos_switch_instance
clockvar
$setup
'1
*>
unsized_dimension
new
triand
case_expression
time_unit
begin
endconfig
enum
action_block
implicit_data_type1
consecutive_repetition
dpi_function_import_property
type_assignment
<<
timescale_compiler_directive
simple_text_macro_usage
$setuphold_timing_check
specparam_declaration
module_path_primary
longint
constraint_identifier
foreach
octal_number
always
edge_indicator
module_header
extends
final
interface_class_declaration
pull1
param_assignment
clocking_direction
scalared
pull0
simple_path_declaration
enable_gatetype
task_prototype
always_construct
random_qualifier
disable
s_until
list_of_genvar_identifiers
sequence_instance
strong
$removal
line_compiler_directive
list_of_ports
hierarchical_instance
udp_declaration
initial_construct
!=
class_item_qualifier
#=#
event
noshowcancelled
module_path_multiple_concatenation
endtask
bins_or_empty
class_new
include_compiler_directive_standard
concurrent_assertion_item
modport_ports_declaration
|=>
loop_generate_construct
clocking_identifier
integer_vector_type
select_condition
subroutine_call
blocking_assignment
delay_value
output_port_identifier
simple_identifier
sync_accept_on
sequence
simple_immediate_cover_statement
virtual
generate_region
bins
property_port_list
interface_class_item
time
list_of_path_delay_expressions
>>>
randc
dist_weight
string_literal
option
pmos
[
_ordered_parameter_assignment
trireg
endcase
non_port_program_item
"DPI-C"
implies
liblist_clause
module_keyword
property_lvar_port_direction
cast
system_tf_call
notif0
1'bX
package_import_declaration
inside
topmodule_identifier
case_generate_item
parameter
state_dependent_path_declaration
reject_on
udp_input_declaration
clocking_item
extern_tf_declaration
+:
specify
->
$fatal
$timeskew_timing_check
forever
timing_check_event_control
@*
attribute_instance
realtime
sequence_lvar_port_direction
constant_primary
instance
include_compiler_directive
non_consecutive_repetition
##
wait_order
interface_port_header
cross_body
class_scope
use_clause
edge
bind
default_clause
$recovery
net_decl_assignment
expression
interface_class_method
input_declaration
interface_ansi_header
clocking_event
let_port_list
modport_clocking_declaration
delay3
$timeskew
>=
$period
bind_target_instance_list
$fullskew_timing_check
class_constructor_prototype
^=
modport_identifier
1
liblist
output
genvar_iteration
null
edge_symbol
enable_terminal
generate_block
delay_or_event_control
join_keyword
property_case_item
array_range_expression
level_symbol
identifier_list
===
macro_text
design
name_of_instance
timeunit
iff
constant_expression
$recrem_timing_check
covergroup_declaration
disable_statement
checker_declaration
finish_number
constant_function_call
stream_concatenation
stream_expression
always_keyword
break
interface_item
library_identifier
$skew
?
task_body_declaration
$setuphold
end_edge_offset
coverpoint
list_of_port_declarations
constraint_prototype
parameter_declaration
par_block
data_event
net_declaration
specparam_assignment
binary_number
fork
interface
rtranif1
list_of_udp_port_identifiers
text_macro_name
tf_port_declaration
ps_identifier
tf_port_item1
cycle_delay
anonymous_program_item
package
bind_directive
case_item_expression
function_declaration
==?
open_range_list
xor
udp_declaration_port_list
join_any
list_of_clocking_decl_assign
list_of_parameter_assignments
=
struct_union_member
program_instantiation
inst_clause
named_port_connection
int
task_declaration
statement_item
hierarchical_btf_identifier
#
let_port_item
'B0
dist
endpackage
ns
task
<->
select_expression
always_ff
typedef
casting_type
empty_unpacked_array_concatenation
genvar_declaration
modport_tf_ports_declaration
packed_dimension
solve
table
net_assignment
<<=
program_ansi_header
cmos_switchtype
->>
method_call_body
deferred_immediate_assume_statement
dist_item
>>
edge_descriptor
^
let_actual_arg
bit
nettype
ps_or_hierarchical_array_identifier
soft
endmodule
error_limit_value
module_instantiation
overload_operator
timing_check_event
repeat
1'b1
list_of_arguments_parent
modport_item
event_control
clocking_decl_assign
buf
class_constructor_declaration
timing_check_condition
generate
unconnected_drive
n_output_gate_instance
unique
weak1
with
list_of_formal_arguments
text_macro_usage
##[*]
integer_atom_type
'b1
input
multiple_concatenation
default
weak
trans_item
queue_dimension
for_variable_declaration
range_expression
showcancelled_declaration
list_of_net_decl_assignments
sample
strength0
elaboration_system_task
parameter_value_assignment
+=
=>
cell_clause
assignment_pattern_expression
$hold
rpmos
assignment_pattern_key
assignment_pattern_net_lvalue
list_of_variable_port_identifiers
slice_size
pulsestyle_onevent
randomize
list_of_tf_variable_identifiers
deassign
cell
pullup
ansi_port_declaration
tagged
endsequence
modport
lifetime
restrict
endprogram
nonblocking_assignment
(
bins_keyword
function_body_declaration
package_import_item
polarity_operator
$width
join
sequence_abbrev
pure
task_identifier
interconnect
implements
matches
endchecker
sequence_port_list
##[+]
uwire
$
-
module_nonansi_header
force
untyped
illegal_bins
randcase_statement
coverage_option
primitive
@@
signed
1'BX
++
config
10
list_of_cross_items
inout
medium
logic
system_tf_identifier
event_expression
clockvar_expression
type
constant_cast
and
*=
assert
local
list_of_path_inputs
]
sequence_expr
class_property
rcmos
interface_or_generate_item
delayed_reference
~
tf_call
protected
parallel_path_description
automatic
wor
module_path_concatenation
sequence_list_of_arguments
program_nonansi_header
constant_concatenation
packed
&
function_prototype
default_nettype_compiler_directive
continue
$width_timing_check
double_quoted_string
n_input_gatetype
property
s_nexttime
@
bit_select1
path_declaration
^~
c_identifier
string
unique_priority
tranif1
real_number
weak0
nonrange_variable_lvalue
port_declaration
assume
endspecify
let_formal_type1
modport_simple_port
nor
zero_directive
specparam
xnor
notif1
void
edge_identifier
covergroup_range_list
timestamp_condition
parameter_port_list
udp_instance
constraint_block_item
tagged_union_expression
nmos
!=?
unsigned_number
edge_sensitive_path_declaration
charge_strength
variable_decl_assignment
:=
expect
join_none
always_latch
controlled_reference_event
$recovery_timing_check
inout_terminal
bins_expression
.
deferred_immediate_cover_statement
defparam
interface_declaration
variable_lvalue
solve_before_list
inst_name
cycle_delay_const_range_expression
showcancelled
list_of_defparam_assignments
tri0
(*
binsof
text_macro_definition
if
list_of_path_outputs
$setup_timing_check
nonrange_select1
default_text
nexttime
ordered_parameter_assignment
$nochange_timing_check
class_type
pass_en_switchtype
value_range
list_of_variable_identifiers
dpi_import_export
fixed_point_number
config_identifier
delayed_data
randomize_call
tran
inc_or_dec_operator
&&&
release
constant_indexed_range
pattern
tri
coverage_event
pullup_strength
variable_assignment
dpi_function_proto
output_symbol
unique0
n_input_gate_instance
property_declaration
package_scope
}
package_or_generate_item_declaration
|
**
hex_number
dist_list
port
,
config_rule_statement
||
[–>
else
path_delay_value
'B1
not
modport_simple_ports_declaration
[*
pass_switch_instance
start_edge_offset
output_identifier
clocking
export
module_or_generate_item
constant_mintypmax_expression
primary
pulldown_strength
function
program
let_declaration
cmos
output_declaration
end
text_macro_identifier
final_construct
~&
-=
coverage_spec_or_option
bind_target_instance
casez
-:
constant_param_expression
open_value_range
--
let
extern_constraint_declaration
indexed_range
timecheck_condition
assume_property_statement
case_keyword
clocking_drive
constant_bit_select1
tri1
unsigned
inside_expression
specify_block
repeat_range
anonymous_program
–>
reference_event
static
integer
wire
init_val
highz1
operator_assignment
priority
assignment_pattern
mos_switchtype
randcase_item
!==
0
pulldown
overload_declaration
>>=
sequential_entry
seq_block
==
before
jump_statement
chandle
randcase
associative_dimension
none
{
while
limit_value
list_of_actual_arguments
decimal_number
"DPI"
inc_or_dec_expression
endfunction
genvar
localparam
&&
net_port_header1
rand
.*
constraint_block
scalar_timing_check_condition
list_of_specparam_assignments
dpi_task_import_property
sync_reject_on
[+]
delay_control
dpi_task_proto
notifier
array_manipulation_call
interface_instantiation
select1
struct_union
ref_declaration
constraint
function_subroutine_call
assignment_pattern_variable_lvalue
nand
or
`
&=
expression_or_dist
1'B0
1'Bx
conditional_expression
