// Seed: 773729050
module module_0 (
    output tri1  id_0,
    input  uwire id_1,
    input  wor   id_2
);
  tri id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2,
    input logic id_3
    , id_5
);
  assign id_1 = 1;
  final @(posedge id_5 or posedge (1) - 1) @(posedge id_3) #0 @(1) if (id_3) id_0 = 1;
  wire id_6;
  module_0(
      id_1, id_2, id_2
  );
  wire id_7;
endmodule : id_8
