{"Anant Agarwal": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "Ricardo Bianchini": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "David Chaiken": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "Kirk L. Johnson": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "David A. Kranz": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "John Kubiatowicz": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "Beng-Hong Lim": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "Kenneth Mackenzie": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "Donald Yeung": [["The MIT Alewife Machine: Architecture and Performance", ["Anant Agarwal", "Ricardo Bianchini", "David Chaiken", "Kirk L. Johnson", "David A. Kranz", "John Kubiatowicz", "Beng-Hong Lim", "Kenneth Mackenzie", "Donald Yeung"], "https://doi.org/10.1145/223982.223985", "isca", 1995]], "Yuetsu Kodama": [["The EM-X Parallel Computer: Architecture and Basic Performance", ["Yuetsu Kodama", "Hirohumi Sakane", "Mitsuhisa Sato", "Hayato Yamana", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/223982.223987", "isca", 1995]], "Hirohumi Sakane": [["The EM-X Parallel Computer: Architecture and Basic Performance", ["Yuetsu Kodama", "Hirohumi Sakane", "Mitsuhisa Sato", "Hayato Yamana", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/223982.223987", "isca", 1995]], "Mitsuhisa Sato": [["The EM-X Parallel Computer: Architecture and Basic Performance", ["Yuetsu Kodama", "Hirohumi Sakane", "Mitsuhisa Sato", "Hayato Yamana", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/223982.223987", "isca", 1995]], "Hayato Yamana": [["The EM-X Parallel Computer: Architecture and Basic Performance", ["Yuetsu Kodama", "Hirohumi Sakane", "Mitsuhisa Sato", "Hayato Yamana", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/223982.223987", "isca", 1995]], "Shuichi Sakai": [["The EM-X Parallel Computer: Architecture and Basic Performance", ["Yuetsu Kodama", "Hirohumi Sakane", "Mitsuhisa Sato", "Hayato Yamana", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/223982.223987", "isca", 1995]], "Yoshinori Yamaguchi": [["The EM-X Parallel Computer: Architecture and Basic Performance", ["Yuetsu Kodama", "Hirohumi Sakane", "Mitsuhisa Sato", "Hayato Yamana", "Shuichi Sakai", "Yoshinori Yamaguchi"], "https://doi.org/10.1145/223982.223987", "isca", 1995]], "Steven Cameron Woo": [["The SPLASH-2 Programs: Characterization and Methodological Considerations", ["Steven Cameron Woo", "Moriyoshi Ohara", "Evan Torrie", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/223982.223990", "isca", 1995]], "Moriyoshi Ohara": [["The SPLASH-2 Programs: Characterization and Methodological Considerations", ["Steven Cameron Woo", "Moriyoshi Ohara", "Evan Torrie", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/223982.223990", "isca", 1995]], "Evan Torrie": [["The SPLASH-2 Programs: Characterization and Methodological Considerations", ["Steven Cameron Woo", "Moriyoshi Ohara", "Evan Torrie", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/223982.223990", "isca", 1995]], "Jaswinder Pal Singh": [["The SPLASH-2 Programs: Characterization and Methodological Considerations", ["Steven Cameron Woo", "Moriyoshi Ohara", "Evan Torrie", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/223982.223990", "isca", 1995]], "Anoop Gupta": [["The SPLASH-2 Programs: Characterization and Methodological Considerations", ["Steven Cameron Woo", "Moriyoshi Ohara", "Evan Torrie", "Jaswinder Pal Singh", "Anoop Gupta"], "https://doi.org/10.1145/223982.223990", "isca", 1995]], "Hakan Grahn": [["Efficient Strategies for Software-Only Protocols in Shared-Memory Multiprocessors", ["Hakan Grahn", "Per Stenstrom"], "https://doi.org/10.1145/223982.225958", "isca", 1995]], "Per Stenstrom": [["Efficient Strategies for Software-Only Protocols in Shared-Memory Multiprocessors", ["Hakan Grahn", "Per Stenstrom"], "https://doi.org/10.1145/223982.225958", "isca", 1995]], "Alvin R. Lebeck": [["Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors", ["Alvin R. Lebeck", "David A. Wood"], "https://doi.org/10.1145/223982.223995", "isca", 1995]], "David A. Wood": [["Dynamic Self-Invalidation: Reducing Coherence Overhead in Shared-Memory Multiprocessors", ["Alvin R. Lebeck", "David A. Wood"], "https://doi.org/10.1145/223982.223995", "isca", 1995]], "Fredrik Dahlgren": [["Boosting the Performance of Hybrid Snooping Cache Protocols", ["Fredrik Dahlgren"], "https://doi.org/10.1145/223982.223998", "isca", 1995]], "Andreas Nowatzyk": [["S-Connect: From Networks of Workstations to Supercomputer Performance", ["Andreas Nowatzyk", "Michael C. Browne", "Edmund J. Kelly", "Michael Parkin"], "https://doi.org/10.1145/223982.224004", "isca", 1995], ["Are Crossbars Really Dead? The Case for Optical Multiprocessor Interconnect Systems", ["Andreas Nowatzyk", "Paul R. Prucnal"], "https://doi.org/10.1145/223982.224364", "isca", 1995]], "Michael C. Browne": [["S-Connect: From Networks of Workstations to Supercomputer Performance", ["Andreas Nowatzyk", "Michael C. Browne", "Edmund J. Kelly", "Michael Parkin"], "https://doi.org/10.1145/223982.224004", "isca", 1995]], "Edmund J. Kelly": [["S-Connect: From Networks of Workstations to Supercomputer Performance", ["Andreas Nowatzyk", "Michael C. Browne", "Edmund J. Kelly", "Michael Parkin"], "https://doi.org/10.1145/223982.224004", "isca", 1995]], "Michael Parkin": [["S-Connect: From Networks of Workstations to Supercomputer Performance", ["Andreas Nowatzyk", "Michael C. Browne", "Edmund J. Kelly", "Michael Parkin"], "https://doi.org/10.1145/223982.224004", "isca", 1995]], "Anujan Varma": [["Destage Algorithms for Disk Arrays with Non-Volatile Caches", ["Anujan Varma", "Quinn Jacobson"], "https://doi.org/10.1145/223982.224042", "isca", 1995]], "Quinn Jacobson": [["Destage Algorithms for Disk Arrays with Non-Volatile Caches", ["Anujan Varma", "Quinn Jacobson"], "https://doi.org/10.1145/223982.224042", "isca", 1995]], "Gordon Stoll": [["Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer", ["Gordon Stoll", "Bin Wei", "Douglas W. Clark", "Edward W. Felten", "Kai Li", "Pat Hanrahan"], "https://doi.org/10.1145/223982.224043", "isca", 1995]], "Bin Wei": [["Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer", ["Gordon Stoll", "Bin Wei", "Douglas W. Clark", "Edward W. Felten", "Kai Li", "Pat Hanrahan"], "https://doi.org/10.1145/223982.224043", "isca", 1995]], "Douglas W. Clark": [["Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer", ["Gordon Stoll", "Bin Wei", "Douglas W. Clark", "Edward W. Felten", "Kai Li", "Pat Hanrahan"], "https://doi.org/10.1145/223982.224043", "isca", 1995]], "Edward W. Felten": [["Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer", ["Gordon Stoll", "Bin Wei", "Douglas W. Clark", "Edward W. Felten", "Kai Li", "Pat Hanrahan"], "https://doi.org/10.1145/223982.224043", "isca", 1995]], "Kai Li": [["Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer", ["Gordon Stoll", "Bin Wei", "Douglas W. Clark", "Edward W. Felten", "Kai Li", "Pat Hanrahan"], "https://doi.org/10.1145/223982.224043", "isca", 1995]], "Pat Hanrahan": [["Evaluating Multi-Port Frame Buffer Designs for a Mesh-Connected Multicomputer", ["Gordon Stoll", "Bin Wei", "Douglas W. Clark", "Edward W. Felten", "Kai Li", "Pat Hanrahan"], "https://doi.org/10.1145/223982.224043", "isca", 1995]], "Paul R. Prucnal": [["Are Crossbars Really Dead? The Case for Optical Multiprocessor Interconnect Systems", ["Andreas Nowatzyk", "Paul R. Prucnal"], "https://doi.org/10.1145/223982.224364", "isca", 1995]], "Stephan Jourdan": [["Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor", ["Stephan Jourdan", "Pascal Sainrat", "Daniel Litaize"], "https://doi.org/10.1145/223982.224366", "isca", 1995]], "Pascal Sainrat": [["Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor", ["Stephan Jourdan", "Pascal Sainrat", "Daniel Litaize"], "https://doi.org/10.1145/223982.224366", "isca", 1995]], "Daniel Litaize": [["Exploring Configurations of Functional Units in an Out-of-Order Superscalar Processor", ["Stephan Jourdan", "Pascal Sainrat", "Daniel Litaize"], "https://doi.org/10.1145/223982.224366", "isca", 1995]], "Hideki Ando": [["Unconstrained Speculative Execution with Predicated State Buffering", ["Hideki Ando", "Chikako Nakanishi", "Tetsuya Hara", "Masao Nakaya"], "https://doi.org/10.1145/223982.224367", "isca", 1995]], "Chikako Nakanishi": [["Unconstrained Speculative Execution with Predicated State Buffering", ["Hideki Ando", "Chikako Nakanishi", "Tetsuya Hara", "Masao Nakaya"], "https://doi.org/10.1145/223982.224367", "isca", 1995]], "Tetsuya Hara": [["Unconstrained Speculative Execution with Predicated State Buffering", ["Hideki Ando", "Chikako Nakanishi", "Tetsuya Hara", "Masao Nakaya"], "https://doi.org/10.1145/223982.224367", "isca", 1995]], "Masao Nakaya": [["Unconstrained Speculative Execution with Predicated State Buffering", ["Hideki Ando", "Chikako Nakanishi", "Tetsuya Hara", "Masao Nakaya"], "https://doi.org/10.1145/223982.224367", "isca", 1995]], "Scott A. Mahlke": [["A Comparison of Full and Partial Predicated Execution Support for ILP Processors", ["Scott A. Mahlke", "Richard E. Hank", "James E. McCormick", "David I. August", "Wen-mei W. Hwu"], "https://doi.org/10.1145/223982.225965", "isca", 1995]], "Richard E. Hank": [["A Comparison of Full and Partial Predicated Execution Support for ILP Processors", ["Scott A. Mahlke", "Richard E. Hank", "James E. McCormick", "David I. August", "Wen-mei W. Hwu"], "https://doi.org/10.1145/223982.225965", "isca", 1995]], "James E. McCormick": [["A Comparison of Full and Partial Predicated Execution Support for ILP Processors", ["Scott A. Mahlke", "Richard E. Hank", "James E. McCormick", "David I. August", "Wen-mei W. Hwu"], "https://doi.org/10.1145/223982.225965", "isca", 1995]], "David I. August": [["A Comparison of Full and Partial Predicated Execution Support for ILP Processors", ["Scott A. Mahlke", "Richard E. Hank", "James E. McCormick", "David I. August", "Wen-mei W. Hwu"], "https://doi.org/10.1145/223982.225965", "isca", 1995]], "Wen-mei W. Hwu": [["A Comparison of Full and Partial Predicated Execution Support for ILP Processors", ["Scott A. Mahlke", "Richard E. Hank", "James E. McCormick", "David I. August", "Wen-mei W. Hwu"], "https://doi.org/10.1145/223982.225965", "isca", 1995]], "Mike Simone": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "A. Essen": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "A. Ike": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "A. Krishnamoorthy": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "Tak Maruyama": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "Niteen Patkar": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "M. Ramaswami": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "Michael Shebanow": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "V. Thirumalaiswamy": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "DeForest Tovey": [["Implementation Trade-Offs in Using a Restricted Data Flow Architecture in a High Performance RISC Microprocessor", ["Mike Simone", "A. Essen", "A. Ike", "A. Krishnamoorthy", "Tak Maruyama", "Niteen Patkar", "M. Ramaswami", "Michael Shebanow", "V. Thirumalaiswamy", "DeForest Tovey"], "https://doi.org/10.1145/223982.224411", "isca", 1995]], "Trung A. Diep": [["Performance Evaluation of the PowerPC 620 Microarchitecture", ["Trung A. Diep", "Christopher Nelson", "John Paul Shen"], "https://doi.org/10.1145/223982.224417", "isca", 1995]], "Christopher Nelson": [["Performance Evaluation of the PowerPC 620 Microarchitecture", ["Trung A. Diep", "Christopher Nelson", "John Paul Shen"], "https://doi.org/10.1145/223982.224417", "isca", 1995]], "John Paul Shen": [["Performance Evaluation of the PowerPC 620 Microarchitecture", ["Trung A. Diep", "Christopher Nelson", "John Paul Shen"], "https://doi.org/10.1145/223982.224417", "isca", 1995]], "Theodore H. Romer": [["Reducing TLB and Memory Overhead Using Online Superpage Promotion", ["Theodore H. Romer", "Wayne H. Ohlrich", "Anna R. Karlin", "Brian N. Bershad"], "https://doi.org/10.1145/223982.224419", "isca", 1995]], "Wayne H. Ohlrich": [["Reducing TLB and Memory Overhead Using Online Superpage Promotion", ["Theodore H. Romer", "Wayne H. Ohlrich", "Anna R. Karlin", "Brian N. Bershad"], "https://doi.org/10.1145/223982.224419", "isca", 1995]], "Anna R. Karlin": [["Reducing TLB and Memory Overhead Using Online Superpage Promotion", ["Theodore H. Romer", "Wayne H. Ohlrich", "Anna R. Karlin", "Brian N. Bershad"], "https://doi.org/10.1145/223982.224419", "isca", 1995]], "Brian N. Bershad": [["Reducing TLB and Memory Overhead Using Online Superpage Promotion", ["Theodore H. Romer", "Wayne H. Ohlrich", "Anna R. Karlin", "Brian N. Bershad"], "https://doi.org/10.1145/223982.224419", "isca", 1995]], "Zheng Zhang": [["Speeding Up Irregular Applications in Shared-Memory Multiprocessors: Memory Binding and Group Prefetching", ["Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1145/223982.224423", "isca", 1995]], "Josep Torrellas": [["Speeding Up Irregular Applications in Shared-Memory Multiprocessors: Memory Binding and Group Prefetching", ["Zheng Zhang", "Josep Torrellas"], "https://doi.org/10.1145/223982.224423", "isca", 1995]], "K. V. Anjan": [["An Efficient, Fully Adaptive Deadlock Recovery Scheme: DISHA", ["K. V. Anjan", "Timothy Mark Pinkston"], "https://doi.org/10.1145/223982.224431", "isca", 1995]], "Timothy Mark Pinkston": [["An Efficient, Fully Adaptive Deadlock Recovery Scheme: DISHA", ["K. V. Anjan", "Timothy Mark Pinkston"], "https://doi.org/10.1145/223982.224431", "isca", 1995]], "Kang G. Shin": [["Analysis and implementation of hybrid switching", ["Kang G. Shin", "Stuart W. Daniel"], "https://doi.org/10.1145/223982.224432", "isca", 1995]], "Stuart W. Daniel": [["Analysis and implementation of hybrid switching", ["Kang G. Shin", "Stuart W. Daniel"], "https://doi.org/10.1145/223982.224432", "isca", 1995]], "Binh Vien Dao": [["Configurable Flow Control Mechanisms for Fault-Tolerant Routing", ["Binh Vien Dao", "Jose Duato", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/223982.224433", "isca", 1995]], "Jose Duato": [["Configurable Flow Control Mechanisms for Fault-Tolerant Routing", ["Binh Vien Dao", "Jose Duato", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/223982.224433", "isca", 1995]], "Sudhakar Yalamanchili": [["Configurable Flow Control Mechanisms for Fault-Tolerant Routing", ["Binh Vien Dao", "Jose Duato", "Sudhakar Yalamanchili"], "https://doi.org/10.1145/223982.224433", "isca", 1995]], "Timothy J. Callahan": [["NIFDY: A Low Overhead, High Throughput Network Interface", ["Timothy J. Callahan", "Seth Copen Goldstein"], "https://doi.org/10.1145/223982.224434", "isca", 1995]], "Seth Copen Goldstein": [["NIFDY: A Low Overhead, High Throughput Network Interface", ["Timothy J. Callahan", "Seth Copen Goldstein"], "https://doi.org/10.1145/223982.224434", "isca", 1995]], "Montse Peiron": [["Vector Multiprocessors with Arbitrated Memory Access", ["Montse Peiron", "Mateo Valero", "Eduard Ayguade", "Tomas Lang"], "https://doi.org/10.1145/223982.224435", "isca", 1995]], "Mateo Valero": [["Vector Multiprocessors with Arbitrated Memory Access", ["Montse Peiron", "Mateo Valero", "Eduard Ayguade", "Tomas Lang"], "https://doi.org/10.1145/223982.224435", "isca", 1995]], "Eduard Ayguade": [["Vector Multiprocessors with Arbitrated Memory Access", ["Montse Peiron", "Mateo Valero", "Eduard Ayguade", "Tomas Lang"], "https://doi.org/10.1145/223982.224435", "isca", 1995]], "Tomas Lang": [["Vector Multiprocessors with Arbitrated Memory Access", ["Montse Peiron", "Mateo Valero", "Eduard Ayguade", "Tomas Lang"], "https://doi.org/10.1145/223982.224435", "isca", 1995]], "Krishna M. Kavi": [["Design of Cache Memories for Multi-Threaded Dataflow Architecture", ["Krishna M. Kavi", "Ali R. Hurson", "Phenil Patadia", "Elizabeth Abraham", "Ponnarasu Shanmugam"], "https://doi.org/10.1145/223982.224436", "isca", 1995]], "Ali R. Hurson": [["Design of Cache Memories for Multi-Threaded Dataflow Architecture", ["Krishna M. Kavi", "Ali R. Hurson", "Phenil Patadia", "Elizabeth Abraham", "Ponnarasu Shanmugam"], "https://doi.org/10.1145/223982.224436", "isca", 1995]], "Phenil Patadia": [["Design of Cache Memories for Multi-Threaded Dataflow Architecture", ["Krishna M. Kavi", "Ali R. Hurson", "Phenil Patadia", "Elizabeth Abraham", "Ponnarasu Shanmugam"], "https://doi.org/10.1145/223982.224436", "isca", 1995]], "Elizabeth Abraham": [["Design of Cache Memories for Multi-Threaded Dataflow Architecture", ["Krishna M. Kavi", "Ali R. Hurson", "Phenil Patadia", "Elizabeth Abraham", "Ponnarasu Shanmugam"], "https://doi.org/10.1145/223982.224436", "isca", 1995]], "Ponnarasu Shanmugam": [["Design of Cache Memories for Multi-Threaded Dataflow Architecture", ["Krishna M. Kavi", "Ali R. Hurson", "Phenil Patadia", "Elizabeth Abraham", "Ponnarasu Shanmugam"], "https://doi.org/10.1145/223982.224436", "isca", 1995]], "Francois Bodin": [["Skewed Associativity Enhances Performance Predictability", ["Francois Bodin", "Andre Seznec"], "https://doi.org/10.1145/223982.224437", "isca", 1995]], "Andre Seznec": [["Skewed Associativity Enhances Performance Predictability", ["Francois Bodin", "Andre Seznec"], "https://doi.org/10.1145/223982.224437", "isca", 1995]], "Cliff Young": [["A Comparative Analysis of Schemes for Correlated Branch Prediction", ["Cliff Young", "Nicholas C. Gloy", "Michael D. Smith"], "https://doi.org/10.1145/223982.224438", "isca", 1995]], "Nicholas C. Gloy": [["A Comparative Analysis of Schemes for Correlated Branch Prediction", ["Cliff Young", "Nicholas C. Gloy", "Michael D. Smith"], "https://doi.org/10.1145/223982.224438", "isca", 1995]], "Michael D. Smith": [["A Comparative Analysis of Schemes for Correlated Branch Prediction", ["Cliff Young", "Nicholas C. Gloy", "Michael D. Smith"], "https://doi.org/10.1145/223982.224438", "isca", 1995]], "Brad Calder": [["Next Cache Line and Set Prediction", ["Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224439", "isca", 1995], ["Instruction Cache Fetch Policies for Speculative Execution", ["Dennis Lee", "Jean-Loup Baer", "Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224446", "isca", 1995]], "Dirk Grunwald": [["Next Cache Line and Set Prediction", ["Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224439", "isca", 1995], ["Instruction Cache Fetch Policies for Speculative Execution", ["Dennis Lee", "Jean-Loup Baer", "Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224446", "isca", 1995]], "Vijay Karamcheti": [["A Comparison of Architectural Support for Messaging in the TMC CM-5 and the Cray T3D", ["Vijay Karamcheti", "Andrew A. Chien"], "https://doi.org/10.1145/223982.224440", "isca", 1995]], "Andrew A. Chien": [["A Comparison of Architectural Support for Messaging in the TMC CM-5 and the Cray T3D", ["Vijay Karamcheti", "Andrew A. Chien"], "https://doi.org/10.1145/223982.224440", "isca", 1995]], "Thomas Stricker": [["Optimizing Memory System Performance for Communication in Parallel Computers", ["Thomas Stricker", "Thomas R. Gross"], "https://doi.org/10.1145/223982.224442", "isca", 1995]], "Thomas R. Gross": [["Optimizing Memory System Performance for Communication in Parallel Computers", ["Thomas Stricker", "Thomas R. Gross"], "https://doi.org/10.1145/223982.224442", "isca", 1995]], "Remzi H. Arpaci": [["Empirical Evaluation of the CRAY-T3D: A Compiler Perspective", ["Remzi H. Arpaci", "David E. Culler", "Arvind Krishnamurthy", "Steve G. Steinberg", "Katherine A. Yelick"], "https://doi.org/10.1145/223982.224443", "isca", 1995]], "David E. Culler": [["Empirical Evaluation of the CRAY-T3D: A Compiler Perspective", ["Remzi H. Arpaci", "David E. Culler", "Arvind Krishnamurthy", "Steve G. Steinberg", "Katherine A. Yelick"], "https://doi.org/10.1145/223982.224443", "isca", 1995]], "Arvind Krishnamurthy": [["Empirical Evaluation of the CRAY-T3D: A Compiler Perspective", ["Remzi H. Arpaci", "David E. Culler", "Arvind Krishnamurthy", "Steve G. Steinberg", "Katherine A. Yelick"], "https://doi.org/10.1145/223982.224443", "isca", 1995]], "Steve G. Steinberg": [["Empirical Evaluation of the CRAY-T3D: A Compiler Perspective", ["Remzi H. Arpaci", "David E. Culler", "Arvind Krishnamurthy", "Steve G. Steinberg", "Katherine A. Yelick"], "https://doi.org/10.1145/223982.224443", "isca", 1995]], "Katherine A. Yelick": [["Empirical Evaluation of the CRAY-T3D: A Compiler Perspective", ["Remzi H. Arpaci", "David E. Culler", "Arvind Krishnamurthy", "Steve G. Steinberg", "Katherine A. Yelick"], "https://doi.org/10.1145/223982.224443", "isca", 1995]], "Thomas M. Conte": [["Optimization of Instruction Fetch Mechanisms for High Issue Rates", ["Thomas M. Conte", "Kishore N. Menezes", "Patrick M. Mills", "Burzin A. Patel"], "https://doi.org/10.1145/223982.224444", "isca", 1995]], "Kishore N. Menezes": [["Optimization of Instruction Fetch Mechanisms for High Issue Rates", ["Thomas M. Conte", "Kishore N. Menezes", "Patrick M. Mills", "Burzin A. Patel"], "https://doi.org/10.1145/223982.224444", "isca", 1995]], "Patrick M. Mills": [["Optimization of Instruction Fetch Mechanisms for High Issue Rates", ["Thomas M. Conte", "Kishore N. Menezes", "Patrick M. Mills", "Burzin A. Patel"], "https://doi.org/10.1145/223982.224444", "isca", 1995]], "Burzin A. Patel": [["Optimization of Instruction Fetch Mechanisms for High Issue Rates", ["Thomas M. Conte", "Kishore N. Menezes", "Patrick M. Mills", "Burzin A. Patel"], "https://doi.org/10.1145/223982.224444", "isca", 1995]], "Richard Uhlig": [["Instruction Fetching: Coping with Code Bloat", ["Richard Uhlig", "David Nagle", "Trevor N. Mudge", "Stuart Sechrest", "Joel S. Emer"], "https://doi.org/10.1145/223982.224445", "isca", 1995]], "David Nagle": [["Instruction Fetching: Coping with Code Bloat", ["Richard Uhlig", "David Nagle", "Trevor N. Mudge", "Stuart Sechrest", "Joel S. Emer"], "https://doi.org/10.1145/223982.224445", "isca", 1995]], "Trevor N. Mudge": [["Instruction Fetching: Coping with Code Bloat", ["Richard Uhlig", "David Nagle", "Trevor N. Mudge", "Stuart Sechrest", "Joel S. Emer"], "https://doi.org/10.1145/223982.224445", "isca", 1995]], "Stuart Sechrest": [["Instruction Fetching: Coping with Code Bloat", ["Richard Uhlig", "David Nagle", "Trevor N. Mudge", "Stuart Sechrest", "Joel S. Emer"], "https://doi.org/10.1145/223982.224445", "isca", 1995]], "Joel S. Emer": [["Instruction Fetching: Coping with Code Bloat", ["Richard Uhlig", "David Nagle", "Trevor N. Mudge", "Stuart Sechrest", "Joel S. Emer"], "https://doi.org/10.1145/223982.224445", "isca", 1995]], "Dennis Lee": [["Instruction Cache Fetch Policies for Speculative Execution", ["Dennis Lee", "Jean-Loup Baer", "Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224446", "isca", 1995]], "Jean-Loup Baer": [["Instruction Cache Fetch Policies for Speculative Execution", ["Dennis Lee", "Jean-Loup Baer", "Brad Calder", "Dirk Grunwald"], "https://doi.org/10.1145/223982.224446", "isca", 1995]], "Todd M. Austin": [["Streamlining Data Cache Access with Fast Address Calculation", ["Todd M. Austin", "Dionisios N. Pnevmatikatos", "Gurindar S. Sohi"], "https://doi.org/10.1145/223982.224447", "isca", 1995]], "Dionisios N. Pnevmatikatos": [["Streamlining Data Cache Access with Fast Address Calculation", ["Todd M. Austin", "Dionisios N. Pnevmatikatos", "Gurindar S. Sohi"], "https://doi.org/10.1145/223982.224447", "isca", 1995]], "Gurindar S. Sohi": [["Streamlining Data Cache Access with Fast Address Calculation", ["Todd M. Austin", "Dionisios N. Pnevmatikatos", "Gurindar S. Sohi"], "https://doi.org/10.1145/223982.224447", "isca", 1995], ["Multiscalar Processors", ["Gurindar S. Sohi", "Scott E. Breach", "T. N. Vijaykumar"], "https://doi.org/10.1145/223982.224451", "isca", 1995]], "Hong Wang": [["CAT - Caching Address Tags: A Technique for Reducing Area Cost of On-Chip Caches", ["Hong Wang", "Tong Sun", "Qing Yang"], "https://doi.org/10.1145/223982.224448", "isca", 1995]], "Tong Sun": [["CAT - Caching Address Tags: A Technique for Reducing Area Cost of On-Chip Caches", ["Hong Wang", "Tong Sun", "Qing Yang"], "https://doi.org/10.1145/223982.224448", "isca", 1995]], "Qing Yang": [["CAT - Caching Address Tags: A Technique for Reducing Area Cost of On-Chip Caches", ["Hong Wang", "Tong Sun", "Qing Yang"], "https://doi.org/10.1145/223982.224448", "isca", 1995]], "Dean M. Tullsen": [["Simultaneous Multithreading: Maximizing On-Chip Parallelism", ["Dean M. Tullsen", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/223982.224449", "isca", 1995]], "Susan J. Eggers": [["Simultaneous Multithreading: Maximizing On-Chip Parallelism", ["Dean M. Tullsen", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/223982.224449", "isca", 1995]], "Henry M. Levy": [["Simultaneous Multithreading: Maximizing On-Chip Parallelism", ["Dean M. Tullsen", "Susan J. Eggers", "Henry M. Levy"], "https://doi.org/10.1145/223982.224449", "isca", 1995]], "Richard C. Ho": [["Architecture Validation for Processors", ["Richard C. Ho", "C. Han Yang", "Mark Horowitz", "David L. Dill"], "https://doi.org/10.1145/223982.224450", "isca", 1995]], "C. Han Yang": [["Architecture Validation for Processors", ["Richard C. Ho", "C. Han Yang", "Mark Horowitz", "David L. Dill"], "https://doi.org/10.1145/223982.224450", "isca", 1995]], "Mark Horowitz": [["Architecture Validation for Processors", ["Richard C. Ho", "C. Han Yang", "Mark Horowitz", "David L. Dill"], "https://doi.org/10.1145/223982.224450", "isca", 1995]], "David L. Dill": [["Architecture Validation for Processors", ["Richard C. Ho", "C. Han Yang", "Mark Horowitz", "David L. Dill"], "https://doi.org/10.1145/223982.224450", "isca", 1995]], "Scott E. Breach": [["Multiscalar Processors", ["Gurindar S. Sohi", "Scott E. Breach", "T. N. Vijaykumar"], "https://doi.org/10.1145/223982.224451", "isca", 1995]], "T. N. Vijaykumar": [["Multiscalar Processors", ["Gurindar S. Sohi", "Scott E. Breach", "T. N. Vijaykumar"], "https://doi.org/10.1145/223982.224451", "isca", 1995]]}