

================================================================
== Vitis HLS Report for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'
================================================================
* Date:           Wed Nov 19 13:55:04 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        edge_project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.640 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |           Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sobel_loop_VITIS_LOOP_42_4  |        ?|        ?|        38|          1|          1|     ?|       yes|
        +------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 39


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 1
  Pipeline-0 : II = 1, D = 39, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%c_1 = alloca i32 1" [edge_detect.cpp:42]   --->   Operation 41 'alloca' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [edge_detect.cpp:41]   --->   Operation 42 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten10 = alloca i32 1"   --->   Operation 43 'alloca' 'indvar_flatten10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mul_ln27_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %mul_ln27"   --->   Operation 44 'read' 'mul_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%add_ln27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln27"   --->   Operation 45 'read' 'add_ln27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.38ns)   --->   "%store_ln0 = store i63 0, i63 %indvar_flatten10"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln41 = store i31 1, i31 %r" [edge_detect.cpp:41]   --->   Operation 47 'store' 'store_ln41' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln42 = store i31 1, i31 %c_1" [edge_detect.cpp:42]   --->   Operation 48 'store' 'store_ln42' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_44_5"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c = load i31 %c_1" [edge_detect.cpp:42]   --->   Operation 50 'load' 'c' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten10_load = load i63 %indvar_flatten10" [edge_detect.cpp:41]   --->   Operation 51 'load' 'indvar_flatten10_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i31 %c" [edge_detect.cpp:42]   --->   Operation 52 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.88ns)   --->   "%icmp_ln42 = icmp_slt  i32 %zext_ln42, i32 %add_ln27_read" [edge_detect.cpp:42]   --->   Operation 53 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.13ns)   --->   "%icmp_ln41 = icmp_eq  i63 %indvar_flatten10_load, i63 %mul_ln27_read" [edge_detect.cpp:41]   --->   Operation 54 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.13ns)   --->   "%add_ln41 = add i63 %indvar_flatten10_load, i63 1" [edge_detect.cpp:41]   --->   Operation 55 'add' 'add_ln41' <Predicate = true> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %icmp_ln41, void %for.inc95.loopexit, void %for.body109.preheader.exitStub" [edge_detect.cpp:41]   --->   Operation 56 'br' 'br_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%r_load = load i31 %r" [edge_detect.cpp:41]   --->   Operation 57 'load' 'r_load' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.25ns)   --->   "%select_ln41 = select i1 %icmp_ln42, i31 %c, i31 1" [edge_detect.cpp:41]   --->   Operation 58 'select' 'select_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.87ns)   --->   "%add_ln41_1 = add i31 %r_load, i31 2" [edge_detect.cpp:41]   --->   Operation 59 'add' 'add_ln41_1' <Predicate = (!icmp_ln41)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.87ns)   --->   "%add_ln41_2 = add i31 %r_load, i31 1" [edge_detect.cpp:41]   --->   Operation 60 'add' 'add_ln41_2' <Predicate = (!icmp_ln41)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.25ns)   --->   "%select_ln41_2 = select i1 %icmp_ln42, i31 %r_load, i31 %add_ln41_2" [edge_detect.cpp:41]   --->   Operation 61 'select' 'select_ln41_2' <Predicate = (!icmp_ln41)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i31 %select_ln41_2" [edge_detect.cpp:51]   --->   Operation 62 'trunc' 'trunc_ln51' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i31 %select_ln41_2" [edge_detect.cpp:51]   --->   Operation 63 'trunc' 'trunc_ln51_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %trunc_ln51_1, i10 0" [edge_detect.cpp:51]   --->   Operation 64 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i6, i13 %trunc_ln51, i6 0" [edge_detect.cpp:51]   --->   Operation 65 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln51 = sub i19 %tmp_24, i19 %tmp_25" [edge_detect.cpp:51]   --->   Operation 66 'sub' 'sub_ln51' <Predicate = (!icmp_ln41)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [35/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 67 'urem' 'urem_ln41' <Predicate = (!icmp_ln41)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i31 %select_ln41" [edge_detect.cpp:51]   --->   Operation 68 'trunc' 'trunc_ln51_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln51_1 = add i19 %sub_ln51, i19 %trunc_ln51_2" [edge_detect.cpp:51]   --->   Operation 69 'add' 'add_ln51_1' <Predicate = (!icmp_ln41)> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.87ns)   --->   "%add_ln42 = add i31 %select_ln41, i31 1" [edge_detect.cpp:42]   --->   Operation 70 'add' 'add_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [35/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 71 'urem' 'urem_ln42' <Predicate = (!icmp_ln41)> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.38ns)   --->   "%store_ln41 = store i63 %add_ln41, i63 %indvar_flatten10" [edge_detect.cpp:41]   --->   Operation 72 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_2 : Operation 73 [1/1] (0.38ns)   --->   "%store_ln41 = store i31 %select_ln41_2, i31 %r" [edge_detect.cpp:41]   --->   Operation 73 'store' 'store_ln41' <Predicate = (!icmp_ln41)> <Delay = 0.38>
ST_2 : Operation 74 [1/1] (0.38ns)   --->   "%store_ln42 = store i31 %add_ln42, i31 %c_1" [edge_detect.cpp:42]   --->   Operation 74 'store' 'store_ln42' <Predicate = (!icmp_ln41)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 3.39>
ST_3 : Operation 75 [1/1] (0.25ns)   --->   "%select_ln41_1 = select i1 %icmp_ln42, i31 %add_ln41_2, i31 %add_ln41_1" [edge_detect.cpp:41]   --->   Operation 75 'select' 'select_ln41_1' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [34/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 76 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [34/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 77 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i31 %select_ln41_1" [edge_detect.cpp:43]   --->   Operation 78 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (3.14ns)   --->   "%mul_ln43 = mul i63 %zext_ln43, i63 2863311531" [edge_detect.cpp:43]   --->   Operation 79 'mul' 'mul_ln43' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_38_cast6 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln43, i32 33, i32 42" [edge_detect.cpp:46]   --->   Operation 80 'partselect' 'tmp_38_cast6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_38_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln43, i32 33, i32 40" [edge_detect.cpp:46]   --->   Operation 81 'partselect' 'tmp_38_cast' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 82 [33/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 82 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [33/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 83 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_38_cast, i8 0" [edge_detect.cpp:46]   --->   Operation 84 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_38_cast6, i6 0" [edge_detect.cpp:46]   --->   Operation 85 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.78ns)   --->   "%add_ln46_8 = add i16 %tmp_30, i16 %tmp_31" [edge_detect.cpp:46]   --->   Operation 86 'add' 'add_ln46_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 87 [32/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 87 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [32/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 88 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 89 [31/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 89 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [31/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 90 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 91 [30/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 91 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [30/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 92 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 93 [29/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 93 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 94 [29/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 94 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 95 [28/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 95 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [28/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 96 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 97 [27/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 97 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [27/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 98 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 99 [26/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 99 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 100 [26/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 100 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 101 [25/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 101 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [25/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 102 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 103 [24/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 103 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [24/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 104 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 105 [23/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 105 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 106 [23/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 106 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 107 [22/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 107 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 108 [22/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 108 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 109 [21/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 109 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [21/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 110 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 111 [20/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 111 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [20/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 112 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 113 [19/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 113 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 114 [19/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 114 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 115 [18/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 115 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 116 [18/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 116 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 117 [17/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 117 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 118 [17/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 118 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 119 [16/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 119 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 120 [16/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 120 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 121 [15/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 121 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 122 [15/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 122 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 123 [14/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 123 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 124 [14/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 124 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 125 [13/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 125 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 126 [13/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 126 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 127 [12/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 127 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 128 [12/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 128 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 129 [11/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 129 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 130 [11/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 130 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 131 [10/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 131 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 132 [10/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 132 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 133 [9/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 133 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 134 [9/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 134 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.16>
ST_29 : Operation 135 [8/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 135 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 136 [8/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 136 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.16>
ST_30 : Operation 137 [7/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 137 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 138 [7/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 138 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.16>
ST_31 : Operation 139 [6/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 139 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 140 [6/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 140 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.16>
ST_32 : Operation 141 [5/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 141 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 142 [5/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 142 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.16>
ST_33 : Operation 143 [4/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 143 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 144 [4/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 144 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.16>
ST_34 : Operation 145 [3/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 145 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 146 [3/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 146 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.14>
ST_35 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i31 %select_ln41_2" [edge_detect.cpp:41]   --->   Operation 147 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 148 [1/1] (3.14ns)   --->   "%mul_ln41 = mul i63 %zext_ln41, i63 2863311531" [edge_detect.cpp:41]   --->   Operation 148 'mul' 'mul_ln41' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_30_cast3 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln41, i32 33, i32 42" [edge_detect.cpp:46]   --->   Operation 149 'partselect' 'tmp_30_cast3' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_30_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln41, i32 33, i32 40" [edge_detect.cpp:46]   --->   Operation 150 'partselect' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 151 [2/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 151 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 152 [2/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 152 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 153 [1/1] (0.87ns)   --->   "%empty = add i31 %select_ln41_2, i31 2147483647" [edge_detect.cpp:41]   --->   Operation 153 'add' 'empty' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 154 [1/1] (0.87ns)   --->   "%add_ln46 = add i31 %select_ln41, i31 2147483647" [edge_detect.cpp:46]   --->   Operation 154 'add' 'add_ln46' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.14>
ST_36 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_30_cast, i8 0" [edge_detect.cpp:46]   --->   Operation 155 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_30_cast3, i6 0" [edge_detect.cpp:46]   --->   Operation 156 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 157 [1/1] (0.78ns)   --->   "%add_ln46_1 = add i16 %tmp_26, i16 %tmp_27" [edge_detect.cpp:46]   --->   Operation 157 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 158 [1/35] (1.16ns)   --->   "%urem_ln41 = urem i31 %select_ln41_2, i31 3" [edge_detect.cpp:41]   --->   Operation 158 'urem' 'urem_ln41' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i2 %urem_ln41" [edge_detect.cpp:41]   --->   Operation 159 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i31 %select_ln41" [edge_detect.cpp:42]   --->   Operation 160 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 161 [1/1] (3.14ns)   --->   "%mul_ln42 = mul i63 %zext_ln42_1, i63 2863311531" [edge_detect.cpp:42]   --->   Operation 161 'mul' 'mul_ln42' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 162 [1/1] (0.00ns)   --->   "%udiv_ln1_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln42, i32 33, i32 48" [edge_detect.cpp:42]   --->   Operation 162 'partselect' 'udiv_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 163 [1/35] (1.16ns)   --->   "%urem_ln42 = urem i31 %select_ln41, i31 3" [edge_detect.cpp:42]   --->   Operation 163 'urem' 'urem_ln42' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 34> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i2 %urem_ln42" [edge_detect.cpp:42]   --->   Operation 164 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i31 %empty" [edge_detect.cpp:46]   --->   Operation 165 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 166 [1/1] (3.14ns)   --->   "%mul_ln46 = mul i63 %zext_ln46, i63 2863311531" [edge_detect.cpp:46]   --->   Operation 166 'mul' 'mul_ln46' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_34_cast5 = partselect i10 @_ssdm_op_PartSelect.i10.i63.i32.i32, i63 %mul_ln46, i32 33, i32 42" [edge_detect.cpp:46]   --->   Operation 167 'partselect' 'tmp_34_cast5' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_34_cast = partselect i8 @_ssdm_op_PartSelect.i8.i63.i32.i32, i63 %mul_ln46, i32 33, i32 40" [edge_detect.cpp:46]   --->   Operation 168 'partselect' 'tmp_34_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i31 %add_ln46" [edge_detect.cpp:46]   --->   Operation 169 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 170 [1/1] (3.14ns)   --->   "%mul_ln46_1 = mul i63 %zext_ln46_3, i63 2863311531" [edge_detect.cpp:46]   --->   Operation 170 'mul' 'mul_ln46_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 171 [1/1] (0.00ns)   --->   "%udiv_ln46_1_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln46_1, i32 33, i32 48" [edge_detect.cpp:46]   --->   Operation 171 'partselect' 'udiv_ln46_1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i31 %add_ln42" [edge_detect.cpp:46]   --->   Operation 172 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 173 [1/1] (3.14ns)   --->   "%mul_ln46_2 = mul i63 %zext_ln46_6, i63 2863311531" [edge_detect.cpp:46]   --->   Operation 173 'mul' 'mul_ln46_2' <Predicate = true> <Delay = 3.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 174 [1/1] (0.00ns)   --->   "%udiv_ln46_2_cast = partselect i16 @_ssdm_op_PartSelect.i16.i63.i32.i32, i63 %mul_ln46_2, i32 33, i32 48" [edge_detect.cpp:46]   --->   Operation 174 'partselect' 'udiv_ln46_2_cast' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 2.81>
ST_37 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_34_cast, i8 0" [edge_detect.cpp:46]   --->   Operation 175 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_34_cast5, i6 0" [edge_detect.cpp:46]   --->   Operation 176 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 177 [1/1] (0.78ns)   --->   "%add_ln46_2 = add i16 %tmp_28, i16 %tmp_29" [edge_detect.cpp:46]   --->   Operation 177 'add' 'add_ln46_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 178 [1/1] (0.78ns)   --->   "%add_ln46_3 = add i16 %add_ln46_2, i16 %udiv_ln1_cast" [edge_detect.cpp:46]   --->   Operation 178 'add' 'add_ln46_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i16 %add_ln46_3" [edge_detect.cpp:46]   --->   Operation 179 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 180 [1/1] (0.00ns)   --->   "%blur_addr = getelementptr i8 %blur, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 180 'getelementptr' 'blur_addr' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 181 [1/1] (0.00ns)   --->   "%blur_1_addr = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 181 'getelementptr' 'blur_1_addr' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 182 [1/1] (0.00ns)   --->   "%blur_2_addr = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 182 'getelementptr' 'blur_2_addr' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 183 [1/1] (0.00ns)   --->   "%blur_3_addr = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 183 'getelementptr' 'blur_3_addr' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 184 [1/1] (0.00ns)   --->   "%blur_4_addr = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 184 'getelementptr' 'blur_4_addr' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 185 [1/1] (0.00ns)   --->   "%blur_5_addr = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 185 'getelementptr' 'blur_5_addr' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 186 [1/1] (0.00ns)   --->   "%blur_6_addr = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 186 'getelementptr' 'blur_6_addr' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 187 [1/1] (0.00ns)   --->   "%blur_7_addr = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 187 'getelementptr' 'blur_7_addr' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 188 [1/1] (0.00ns)   --->   "%blur_8_addr = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_1" [edge_detect.cpp:46]   --->   Operation 188 'getelementptr' 'blur_8_addr' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 189 [1/1] (0.78ns)   --->   "%add_ln46_4 = add i16 %add_ln46_2, i16 %udiv_ln46_1_cast" [edge_detect.cpp:46]   --->   Operation 189 'add' 'add_ln46_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i16 %add_ln46_4" [edge_detect.cpp:46]   --->   Operation 190 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 191 [1/1] (0.00ns)   --->   "%blur_addr_1 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 191 'getelementptr' 'blur_addr_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 192 [1/1] (0.78ns)   --->   "%add_ln46_5 = add i16 %add_ln46_1, i16 %udiv_ln46_1_cast" [edge_detect.cpp:46]   --->   Operation 192 'add' 'add_ln46_5' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i16 %add_ln46_5" [edge_detect.cpp:46]   --->   Operation 193 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%blur_addr_2 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 194 'getelementptr' 'blur_addr_2' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%blur_1_addr_1 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 195 'getelementptr' 'blur_1_addr_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%blur_1_addr_2 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 196 'getelementptr' 'blur_1_addr_2' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%blur_2_addr_1 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 197 'getelementptr' 'blur_2_addr_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (0.00ns)   --->   "%blur_2_addr_2 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 198 'getelementptr' 'blur_2_addr_2' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "%blur_3_addr_1 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 199 'getelementptr' 'blur_3_addr_1' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 200 [1/1] (0.00ns)   --->   "%blur_3_addr_2 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 200 'getelementptr' 'blur_3_addr_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%blur_4_addr_1 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 201 'getelementptr' 'blur_4_addr_1' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 202 [1/1] (0.00ns)   --->   "%blur_4_addr_2 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 202 'getelementptr' 'blur_4_addr_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 203 [1/1] (0.00ns)   --->   "%blur_5_addr_1 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 203 'getelementptr' 'blur_5_addr_1' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%blur_5_addr_2 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 204 'getelementptr' 'blur_5_addr_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 205 [1/1] (0.00ns)   --->   "%blur_6_addr_1 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 205 'getelementptr' 'blur_6_addr_1' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 206 [1/1] (0.00ns)   --->   "%blur_6_addr_2 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 206 'getelementptr' 'blur_6_addr_2' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%blur_7_addr_1 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 207 'getelementptr' 'blur_7_addr_1' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%blur_7_addr_2 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 208 'getelementptr' 'blur_7_addr_2' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 209 [1/1] (0.00ns)   --->   "%blur_8_addr_1 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_4" [edge_detect.cpp:46]   --->   Operation 209 'getelementptr' 'blur_8_addr_1' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 210 [1/1] (0.00ns)   --->   "%blur_8_addr_2 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_5" [edge_detect.cpp:46]   --->   Operation 210 'getelementptr' 'blur_8_addr_2' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 211 [2/2] (1.24ns)   --->   "%blur_load = load i16 %blur_addr_1" [edge_detect.cpp:46]   --->   Operation 211 'load' 'blur_load' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 212 [2/2] (1.24ns)   --->   "%blur_1_load = load i16 %blur_1_addr_1" [edge_detect.cpp:46]   --->   Operation 212 'load' 'blur_1_load' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 213 [2/2] (1.24ns)   --->   "%blur_2_load = load i16 %blur_2_addr_1" [edge_detect.cpp:46]   --->   Operation 213 'load' 'blur_2_load' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 214 [2/2] (1.24ns)   --->   "%blur_3_load = load i16 %blur_3_addr_1" [edge_detect.cpp:46]   --->   Operation 214 'load' 'blur_3_load' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 215 [2/2] (1.24ns)   --->   "%blur_4_load = load i16 %blur_4_addr_1" [edge_detect.cpp:46]   --->   Operation 215 'load' 'blur_4_load' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 216 [2/2] (1.24ns)   --->   "%blur_5_load = load i16 %blur_5_addr_1" [edge_detect.cpp:46]   --->   Operation 216 'load' 'blur_5_load' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 217 [2/2] (1.24ns)   --->   "%blur_6_load = load i16 %blur_6_addr_1" [edge_detect.cpp:46]   --->   Operation 217 'load' 'blur_6_load' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 218 [2/2] (1.24ns)   --->   "%blur_7_load = load i16 %blur_7_addr_1" [edge_detect.cpp:46]   --->   Operation 218 'load' 'blur_7_load' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 219 [2/2] (1.24ns)   --->   "%blur_8_load = load i16 %blur_8_addr_1" [edge_detect.cpp:46]   --->   Operation 219 'load' 'blur_8_load' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 220 [2/2] (1.24ns)   --->   "%blur_load_1 = load i16 %blur_addr" [edge_detect.cpp:46]   --->   Operation 220 'load' 'blur_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 221 [2/2] (1.24ns)   --->   "%blur_1_load_1 = load i16 %blur_1_addr" [edge_detect.cpp:46]   --->   Operation 221 'load' 'blur_1_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 222 [2/2] (1.24ns)   --->   "%blur_2_load_1 = load i16 %blur_2_addr" [edge_detect.cpp:46]   --->   Operation 222 'load' 'blur_2_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 223 [2/2] (1.24ns)   --->   "%blur_3_load_1 = load i16 %blur_3_addr" [edge_detect.cpp:46]   --->   Operation 223 'load' 'blur_3_load_1' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 224 [2/2] (1.24ns)   --->   "%blur_4_load_1 = load i16 %blur_4_addr" [edge_detect.cpp:46]   --->   Operation 224 'load' 'blur_4_load_1' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 225 [2/2] (1.24ns)   --->   "%blur_5_load_1 = load i16 %blur_5_addr" [edge_detect.cpp:46]   --->   Operation 225 'load' 'blur_5_load_1' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 226 [2/2] (1.24ns)   --->   "%blur_6_load_1 = load i16 %blur_6_addr" [edge_detect.cpp:46]   --->   Operation 226 'load' 'blur_6_load_1' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 227 [2/2] (1.24ns)   --->   "%blur_7_load_1 = load i16 %blur_7_addr" [edge_detect.cpp:46]   --->   Operation 227 'load' 'blur_7_load_1' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 228 [2/2] (1.24ns)   --->   "%blur_8_load_1 = load i16 %blur_8_addr" [edge_detect.cpp:46]   --->   Operation 228 'load' 'blur_8_load_1' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 229 [1/1] (0.78ns)   --->   "%add_ln46_6 = add i16 %add_ln46_2, i16 %udiv_ln46_2_cast" [edge_detect.cpp:46]   --->   Operation 229 'add' 'add_ln46_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln46_9 = zext i16 %add_ln46_6" [edge_detect.cpp:46]   --->   Operation 230 'zext' 'zext_ln46_9' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 231 [1/1] (0.00ns)   --->   "%blur_addr_3 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 231 'getelementptr' 'blur_addr_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 232 [1/1] (0.78ns)   --->   "%add_ln46_7 = add i16 %add_ln46_1, i16 %udiv_ln46_2_cast" [edge_detect.cpp:46]   --->   Operation 232 'add' 'add_ln46_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln46_10 = zext i16 %add_ln46_7" [edge_detect.cpp:46]   --->   Operation 233 'zext' 'zext_ln46_10' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 234 [1/1] (0.00ns)   --->   "%blur_addr_4 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 234 'getelementptr' 'blur_addr_4' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 235 [1/1] (0.00ns)   --->   "%blur_1_addr_3 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 235 'getelementptr' 'blur_1_addr_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 236 [1/1] (0.00ns)   --->   "%blur_1_addr_4 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 236 'getelementptr' 'blur_1_addr_4' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 237 [1/1] (0.00ns)   --->   "%blur_2_addr_3 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 237 'getelementptr' 'blur_2_addr_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 238 [1/1] (0.00ns)   --->   "%blur_2_addr_4 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 238 'getelementptr' 'blur_2_addr_4' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 239 [1/1] (0.00ns)   --->   "%blur_3_addr_3 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 239 'getelementptr' 'blur_3_addr_3' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 240 [1/1] (0.00ns)   --->   "%blur_3_addr_4 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 240 'getelementptr' 'blur_3_addr_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 241 [1/1] (0.00ns)   --->   "%blur_4_addr_3 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 241 'getelementptr' 'blur_4_addr_3' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 242 [1/1] (0.00ns)   --->   "%blur_4_addr_4 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 242 'getelementptr' 'blur_4_addr_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 243 [1/1] (0.00ns)   --->   "%blur_5_addr_3 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 243 'getelementptr' 'blur_5_addr_3' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 244 [1/1] (0.00ns)   --->   "%blur_5_addr_4 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 244 'getelementptr' 'blur_5_addr_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 245 [1/1] (0.00ns)   --->   "%blur_6_addr_3 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 245 'getelementptr' 'blur_6_addr_3' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 246 [1/1] (0.00ns)   --->   "%blur_6_addr_4 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 246 'getelementptr' 'blur_6_addr_4' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 247 [1/1] (0.00ns)   --->   "%blur_7_addr_3 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 247 'getelementptr' 'blur_7_addr_3' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 248 [1/1] (0.00ns)   --->   "%blur_7_addr_4 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 248 'getelementptr' 'blur_7_addr_4' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 249 [1/1] (0.00ns)   --->   "%blur_8_addr_3 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_9" [edge_detect.cpp:46]   --->   Operation 249 'getelementptr' 'blur_8_addr_3' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 250 [1/1] (0.00ns)   --->   "%blur_8_addr_4 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_10" [edge_detect.cpp:46]   --->   Operation 250 'getelementptr' 'blur_8_addr_4' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 251 [2/2] (1.24ns)   --->   "%blur_load_2 = load i16 %blur_addr_3" [edge_detect.cpp:46]   --->   Operation 251 'load' 'blur_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 252 [2/2] (1.24ns)   --->   "%blur_1_load_2 = load i16 %blur_1_addr_3" [edge_detect.cpp:46]   --->   Operation 252 'load' 'blur_1_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 253 [2/2] (1.24ns)   --->   "%blur_2_load_2 = load i16 %blur_2_addr_3" [edge_detect.cpp:46]   --->   Operation 253 'load' 'blur_2_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 254 [2/2] (1.24ns)   --->   "%blur_3_load_2 = load i16 %blur_3_addr_3" [edge_detect.cpp:46]   --->   Operation 254 'load' 'blur_3_load_2' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 255 [2/2] (1.24ns)   --->   "%blur_4_load_2 = load i16 %blur_4_addr_3" [edge_detect.cpp:46]   --->   Operation 255 'load' 'blur_4_load_2' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 256 [2/2] (1.24ns)   --->   "%blur_5_load_2 = load i16 %blur_5_addr_3" [edge_detect.cpp:46]   --->   Operation 256 'load' 'blur_5_load_2' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 257 [2/2] (1.24ns)   --->   "%blur_6_load_2 = load i16 %blur_6_addr_3" [edge_detect.cpp:46]   --->   Operation 257 'load' 'blur_6_load_2' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 258 [2/2] (1.24ns)   --->   "%blur_7_load_2 = load i16 %blur_7_addr_3" [edge_detect.cpp:46]   --->   Operation 258 'load' 'blur_7_load_2' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 259 [2/2] (1.24ns)   --->   "%blur_8_load_2 = load i16 %blur_8_addr_3" [edge_detect.cpp:46]   --->   Operation 259 'load' 'blur_8_load_2' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 260 [2/2] (1.24ns)   --->   "%blur_load_3 = load i16 %blur_addr_2" [edge_detect.cpp:46]   --->   Operation 260 'load' 'blur_load_3' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 261 [2/2] (1.24ns)   --->   "%blur_1_load_3 = load i16 %blur_1_addr_2" [edge_detect.cpp:46]   --->   Operation 261 'load' 'blur_1_load_3' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 262 [2/2] (1.24ns)   --->   "%blur_2_load_3 = load i16 %blur_2_addr_2" [edge_detect.cpp:46]   --->   Operation 262 'load' 'blur_2_load_3' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 263 [2/2] (1.24ns)   --->   "%blur_3_load_3 = load i16 %blur_3_addr_2" [edge_detect.cpp:46]   --->   Operation 263 'load' 'blur_3_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 264 [2/2] (1.24ns)   --->   "%blur_4_load_3 = load i16 %blur_4_addr_2" [edge_detect.cpp:46]   --->   Operation 264 'load' 'blur_4_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 265 [2/2] (1.24ns)   --->   "%blur_5_load_3 = load i16 %blur_5_addr_2" [edge_detect.cpp:46]   --->   Operation 265 'load' 'blur_5_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 266 [2/2] (1.24ns)   --->   "%blur_6_load_3 = load i16 %blur_6_addr_2" [edge_detect.cpp:46]   --->   Operation 266 'load' 'blur_6_load_3' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 267 [2/2] (1.24ns)   --->   "%blur_7_load_3 = load i16 %blur_7_addr_2" [edge_detect.cpp:46]   --->   Operation 267 'load' 'blur_7_load_3' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 268 [2/2] (1.24ns)   --->   "%blur_8_load_3 = load i16 %blur_8_addr_2" [edge_detect.cpp:46]   --->   Operation 268 'load' 'blur_8_load_3' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 269 [2/2] (1.24ns)   --->   "%blur_load_4 = load i16 %blur_addr_4" [edge_detect.cpp:46]   --->   Operation 269 'load' 'blur_load_4' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 270 [2/2] (1.24ns)   --->   "%blur_1_load_4 = load i16 %blur_1_addr_4" [edge_detect.cpp:46]   --->   Operation 270 'load' 'blur_1_load_4' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 271 [2/2] (1.24ns)   --->   "%blur_2_load_4 = load i16 %blur_2_addr_4" [edge_detect.cpp:46]   --->   Operation 271 'load' 'blur_2_load_4' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 272 [2/2] (1.24ns)   --->   "%blur_3_load_4 = load i16 %blur_3_addr_4" [edge_detect.cpp:46]   --->   Operation 272 'load' 'blur_3_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 273 [2/2] (1.24ns)   --->   "%blur_4_load_4 = load i16 %blur_4_addr_4" [edge_detect.cpp:46]   --->   Operation 273 'load' 'blur_4_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 274 [2/2] (1.24ns)   --->   "%blur_5_load_4 = load i16 %blur_5_addr_4" [edge_detect.cpp:46]   --->   Operation 274 'load' 'blur_5_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 275 [2/2] (1.24ns)   --->   "%blur_6_load_4 = load i16 %blur_6_addr_4" [edge_detect.cpp:46]   --->   Operation 275 'load' 'blur_6_load_4' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 276 [2/2] (1.24ns)   --->   "%blur_7_load_4 = load i16 %blur_7_addr_4" [edge_detect.cpp:46]   --->   Operation 276 'load' 'blur_7_load_4' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 277 [2/2] (1.24ns)   --->   "%blur_8_load_4 = load i16 %blur_8_addr_4" [edge_detect.cpp:46]   --->   Operation 277 'load' 'blur_8_load_4' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 278 [1/1] (0.78ns)   --->   "%add_ln46_9 = add i16 %add_ln46_8, i16 %udiv_ln46_1_cast" [edge_detect.cpp:46]   --->   Operation 278 'add' 'add_ln46_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln46_14 = zext i16 %add_ln46_9" [edge_detect.cpp:46]   --->   Operation 279 'zext' 'zext_ln46_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 280 [1/1] (0.00ns)   --->   "%blur_addr_5 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 280 'getelementptr' 'blur_addr_5' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 281 [1/1] (0.78ns)   --->   "%add_ln46_10 = add i16 %add_ln46_8, i16 %udiv_ln1_cast" [edge_detect.cpp:46]   --->   Operation 281 'add' 'add_ln46_10' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln46_15 = zext i16 %add_ln46_10" [edge_detect.cpp:46]   --->   Operation 282 'zext' 'zext_ln46_15' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 283 [1/1] (0.00ns)   --->   "%blur_addr_6 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 283 'getelementptr' 'blur_addr_6' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 284 [1/1] (0.78ns)   --->   "%add_ln46_11 = add i16 %add_ln46_8, i16 %udiv_ln46_2_cast" [edge_detect.cpp:46]   --->   Operation 284 'add' 'add_ln46_11' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln46_16 = zext i16 %add_ln46_11" [edge_detect.cpp:46]   --->   Operation 285 'zext' 'zext_ln46_16' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 286 [1/1] (0.00ns)   --->   "%blur_addr_7 = getelementptr i8 %blur, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 286 'getelementptr' 'blur_addr_7' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 287 [1/1] (0.00ns)   --->   "%blur_1_addr_5 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 287 'getelementptr' 'blur_1_addr_5' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 288 [1/1] (0.00ns)   --->   "%blur_1_addr_6 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 288 'getelementptr' 'blur_1_addr_6' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 289 [1/1] (0.00ns)   --->   "%blur_1_addr_7 = getelementptr i8 %blur_1, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 289 'getelementptr' 'blur_1_addr_7' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 290 [1/1] (0.00ns)   --->   "%blur_2_addr_5 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 290 'getelementptr' 'blur_2_addr_5' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 291 [1/1] (0.00ns)   --->   "%blur_2_addr_6 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 291 'getelementptr' 'blur_2_addr_6' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 292 [1/1] (0.00ns)   --->   "%blur_2_addr_7 = getelementptr i8 %blur_2, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 292 'getelementptr' 'blur_2_addr_7' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 0.00>
ST_37 : Operation 293 [1/1] (0.00ns)   --->   "%blur_3_addr_5 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 293 'getelementptr' 'blur_3_addr_5' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 294 [1/1] (0.00ns)   --->   "%blur_3_addr_6 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 294 'getelementptr' 'blur_3_addr_6' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 295 [1/1] (0.00ns)   --->   "%blur_3_addr_7 = getelementptr i8 %blur_3, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 295 'getelementptr' 'blur_3_addr_7' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 296 [1/1] (0.00ns)   --->   "%blur_4_addr_5 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 296 'getelementptr' 'blur_4_addr_5' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 297 [1/1] (0.00ns)   --->   "%blur_4_addr_6 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 297 'getelementptr' 'blur_4_addr_6' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%blur_4_addr_7 = getelementptr i8 %blur_4, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 298 'getelementptr' 'blur_4_addr_7' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%blur_5_addr_5 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 299 'getelementptr' 'blur_5_addr_5' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (0.00ns)   --->   "%blur_5_addr_6 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 300 'getelementptr' 'blur_5_addr_6' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%blur_5_addr_7 = getelementptr i8 %blur_5, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 301 'getelementptr' 'blur_5_addr_7' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%blur_6_addr_5 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 302 'getelementptr' 'blur_6_addr_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%blur_6_addr_6 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 303 'getelementptr' 'blur_6_addr_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%blur_6_addr_7 = getelementptr i8 %blur_6, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 304 'getelementptr' 'blur_6_addr_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%blur_7_addr_5 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 305 'getelementptr' 'blur_7_addr_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (0.00ns)   --->   "%blur_7_addr_6 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 306 'getelementptr' 'blur_7_addr_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 307 [1/1] (0.00ns)   --->   "%blur_7_addr_7 = getelementptr i8 %blur_7, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 307 'getelementptr' 'blur_7_addr_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 308 [1/1] (0.00ns)   --->   "%blur_8_addr_5 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_14" [edge_detect.cpp:46]   --->   Operation 308 'getelementptr' 'blur_8_addr_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 0.00>
ST_37 : Operation 309 [1/1] (0.00ns)   --->   "%blur_8_addr_6 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_15" [edge_detect.cpp:46]   --->   Operation 309 'getelementptr' 'blur_8_addr_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 0.00>
ST_37 : Operation 310 [1/1] (0.00ns)   --->   "%blur_8_addr_7 = getelementptr i8 %blur_8, i64 0, i64 %zext_ln46_16" [edge_detect.cpp:46]   --->   Operation 310 'getelementptr' 'blur_8_addr_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 0.00>
ST_37 : Operation 311 [2/2] (1.24ns)   --->   "%blur_load_5 = load i16 %blur_addr_5" [edge_detect.cpp:46]   --->   Operation 311 'load' 'blur_load_5' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 312 [2/2] (1.24ns)   --->   "%blur_1_load_5 = load i16 %blur_1_addr_5" [edge_detect.cpp:46]   --->   Operation 312 'load' 'blur_1_load_5' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 313 [2/2] (1.24ns)   --->   "%blur_2_load_5 = load i16 %blur_2_addr_5" [edge_detect.cpp:46]   --->   Operation 313 'load' 'blur_2_load_5' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 314 [2/2] (1.24ns)   --->   "%blur_3_load_5 = load i16 %blur_3_addr_5" [edge_detect.cpp:46]   --->   Operation 314 'load' 'blur_3_load_5' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 315 [2/2] (1.24ns)   --->   "%blur_4_load_5 = load i16 %blur_4_addr_5" [edge_detect.cpp:46]   --->   Operation 315 'load' 'blur_4_load_5' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 316 [2/2] (1.24ns)   --->   "%blur_5_load_5 = load i16 %blur_5_addr_5" [edge_detect.cpp:46]   --->   Operation 316 'load' 'blur_5_load_5' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 317 [2/2] (1.24ns)   --->   "%blur_6_load_5 = load i16 %blur_6_addr_5" [edge_detect.cpp:46]   --->   Operation 317 'load' 'blur_6_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 318 [2/2] (1.24ns)   --->   "%blur_7_load_5 = load i16 %blur_7_addr_5" [edge_detect.cpp:46]   --->   Operation 318 'load' 'blur_7_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 319 [2/2] (1.24ns)   --->   "%blur_8_load_5 = load i16 %blur_8_addr_5" [edge_detect.cpp:46]   --->   Operation 319 'load' 'blur_8_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 320 [2/2] (1.24ns)   --->   "%blur_load_6 = load i16 %blur_addr_6" [edge_detect.cpp:46]   --->   Operation 320 'load' 'blur_load_6' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 321 [2/2] (1.24ns)   --->   "%blur_1_load_6 = load i16 %blur_1_addr_6" [edge_detect.cpp:46]   --->   Operation 321 'load' 'blur_1_load_6' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 322 [2/2] (1.24ns)   --->   "%blur_2_load_6 = load i16 %blur_2_addr_6" [edge_detect.cpp:46]   --->   Operation 322 'load' 'blur_2_load_6' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 323 [2/2] (1.24ns)   --->   "%blur_3_load_6 = load i16 %blur_3_addr_6" [edge_detect.cpp:46]   --->   Operation 323 'load' 'blur_3_load_6' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 324 [2/2] (1.24ns)   --->   "%blur_4_load_6 = load i16 %blur_4_addr_6" [edge_detect.cpp:46]   --->   Operation 324 'load' 'blur_4_load_6' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 325 [2/2] (1.24ns)   --->   "%blur_5_load_6 = load i16 %blur_5_addr_6" [edge_detect.cpp:46]   --->   Operation 325 'load' 'blur_5_load_6' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 326 [2/2] (1.24ns)   --->   "%blur_6_load_6 = load i16 %blur_6_addr_6" [edge_detect.cpp:46]   --->   Operation 326 'load' 'blur_6_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 327 [2/2] (1.24ns)   --->   "%blur_7_load_6 = load i16 %blur_7_addr_6" [edge_detect.cpp:46]   --->   Operation 327 'load' 'blur_7_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 328 [2/2] (1.24ns)   --->   "%blur_8_load_6 = load i16 %blur_8_addr_6" [edge_detect.cpp:46]   --->   Operation 328 'load' 'blur_8_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 329 [2/2] (1.24ns)   --->   "%blur_load_7 = load i16 %blur_addr_7" [edge_detect.cpp:46]   --->   Operation 329 'load' 'blur_load_7' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 330 [2/2] (1.24ns)   --->   "%blur_1_load_7 = load i16 %blur_1_addr_7" [edge_detect.cpp:46]   --->   Operation 330 'load' 'blur_1_load_7' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 331 [2/2] (1.24ns)   --->   "%blur_2_load_7 = load i16 %blur_2_addr_7" [edge_detect.cpp:46]   --->   Operation 331 'load' 'blur_2_load_7' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 332 [2/2] (1.24ns)   --->   "%blur_3_load_7 = load i16 %blur_3_addr_7" [edge_detect.cpp:46]   --->   Operation 332 'load' 'blur_3_load_7' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 333 [2/2] (1.24ns)   --->   "%blur_4_load_7 = load i16 %blur_4_addr_7" [edge_detect.cpp:46]   --->   Operation 333 'load' 'blur_4_load_7' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 334 [2/2] (1.24ns)   --->   "%blur_5_load_7 = load i16 %blur_5_addr_7" [edge_detect.cpp:46]   --->   Operation 334 'load' 'blur_5_load_7' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 335 [2/2] (1.24ns)   --->   "%blur_6_load_7 = load i16 %blur_6_addr_7" [edge_detect.cpp:46]   --->   Operation 335 'load' 'blur_6_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 336 [2/2] (1.24ns)   --->   "%blur_7_load_7 = load i16 %blur_7_addr_7" [edge_detect.cpp:46]   --->   Operation 336 'load' 'blur_7_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_37 : Operation 337 [2/2] (1.24ns)   --->   "%blur_8_load_7 = load i16 %blur_8_addr_7" [edge_detect.cpp:46]   --->   Operation 337 'load' 'blur_8_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>

State 38 <SV = 37> <Delay = 3.52>
ST_38 : Operation 338 [1/2] (1.24ns)   --->   "%blur_load = load i16 %blur_addr_1" [edge_detect.cpp:46]   --->   Operation 338 'load' 'blur_load' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 339 [1/2] (1.24ns)   --->   "%blur_1_load = load i16 %blur_1_addr_1" [edge_detect.cpp:46]   --->   Operation 339 'load' 'blur_1_load' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 340 [1/2] (1.24ns)   --->   "%blur_2_load = load i16 %blur_2_addr_1" [edge_detect.cpp:46]   --->   Operation 340 'load' 'blur_2_load' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 341 [1/1] (0.41ns)   --->   "%tmp_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_load, i2 2, i8 %blur_1_load, i2 0, i8 %blur_2_load, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 341 'sparsemux' 'tmp_1' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [1/2] (1.24ns)   --->   "%blur_3_load = load i16 %blur_3_addr_1" [edge_detect.cpp:46]   --->   Operation 342 'load' 'blur_3_load' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 343 [1/2] (1.24ns)   --->   "%blur_4_load = load i16 %blur_4_addr_1" [edge_detect.cpp:46]   --->   Operation 343 'load' 'blur_4_load' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 344 [1/2] (1.24ns)   --->   "%blur_5_load = load i16 %blur_5_addr_1" [edge_detect.cpp:46]   --->   Operation 344 'load' 'blur_5_load' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 345 [1/1] (0.41ns)   --->   "%tmp_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_3_load, i2 2, i8 %blur_4_load, i2 0, i8 %blur_5_load, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 345 'sparsemux' 'tmp_2' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 346 [1/2] (1.24ns)   --->   "%blur_6_load = load i16 %blur_6_addr_1" [edge_detect.cpp:46]   --->   Operation 346 'load' 'blur_6_load' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 347 [1/2] (1.24ns)   --->   "%blur_7_load = load i16 %blur_7_addr_1" [edge_detect.cpp:46]   --->   Operation 347 'load' 'blur_7_load' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 348 [1/2] (1.24ns)   --->   "%blur_8_load = load i16 %blur_8_addr_1" [edge_detect.cpp:46]   --->   Operation 348 'load' 'blur_8_load' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 349 [1/1] (0.41ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_6_load, i2 2, i8 %blur_7_load, i2 0, i8 %blur_8_load, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 349 'sparsemux' 'tmp_3' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 350 [1/1] (0.41ns)   --->   "%v = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_1, i2 2, i8 %tmp_2, i2 0, i8 %tmp_3, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 350 'sparsemux' 'v' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i8 %v" [edge_detect.cpp:46]   --->   Operation 351 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 352 [1/2] (1.24ns)   --->   "%blur_load_1 = load i16 %blur_addr" [edge_detect.cpp:46]   --->   Operation 352 'load' 'blur_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 353 [1/2] (1.24ns)   --->   "%blur_1_load_1 = load i16 %blur_1_addr" [edge_detect.cpp:46]   --->   Operation 353 'load' 'blur_1_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 354 [1/2] (1.24ns)   --->   "%blur_2_load_1 = load i16 %blur_2_addr" [edge_detect.cpp:46]   --->   Operation 354 'load' 'blur_2_load_1' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 355 [1/1] (0.41ns)   --->   "%tmp_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_load_1, i2 1, i8 %blur_1_load_1, i2 2, i8 %blur_2_load_1, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 355 'sparsemux' 'tmp_5' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 356 [1/2] (1.24ns)   --->   "%blur_3_load_1 = load i16 %blur_3_addr" [edge_detect.cpp:46]   --->   Operation 356 'load' 'blur_3_load_1' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 357 [1/2] (1.24ns)   --->   "%blur_4_load_1 = load i16 %blur_4_addr" [edge_detect.cpp:46]   --->   Operation 357 'load' 'blur_4_load_1' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 358 [1/2] (1.24ns)   --->   "%blur_5_load_1 = load i16 %blur_5_addr" [edge_detect.cpp:46]   --->   Operation 358 'load' 'blur_5_load_1' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 359 [1/1] (0.41ns)   --->   "%tmp_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_3_load_1, i2 1, i8 %blur_4_load_1, i2 2, i8 %blur_5_load_1, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 359 'sparsemux' 'tmp_6' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 360 [1/2] (1.24ns)   --->   "%blur_6_load_1 = load i16 %blur_6_addr" [edge_detect.cpp:46]   --->   Operation 360 'load' 'blur_6_load_1' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 361 [1/2] (1.24ns)   --->   "%blur_7_load_1 = load i16 %blur_7_addr" [edge_detect.cpp:46]   --->   Operation 361 'load' 'blur_7_load_1' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 362 [1/2] (1.24ns)   --->   "%blur_8_load_1 = load i16 %blur_8_addr" [edge_detect.cpp:46]   --->   Operation 362 'load' 'blur_8_load_1' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 363 [1/1] (0.41ns)   --->   "%tmp_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_6_load_1, i2 1, i8 %blur_7_load_1, i2 2, i8 %blur_8_load_1, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 363 'sparsemux' 'tmp_7' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 364 [1/1] (0.41ns)   --->   "%v_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_5, i2 2, i8 %tmp_6, i2 0, i8 %tmp_7, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 364 'sparsemux' 'v_1' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 365 [1/2] (1.24ns)   --->   "%blur_load_2 = load i16 %blur_addr_3" [edge_detect.cpp:46]   --->   Operation 365 'load' 'blur_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 366 [1/2] (1.24ns)   --->   "%blur_1_load_2 = load i16 %blur_1_addr_3" [edge_detect.cpp:46]   --->   Operation 366 'load' 'blur_1_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 367 [1/2] (1.24ns)   --->   "%blur_2_load_2 = load i16 %blur_2_addr_3" [edge_detect.cpp:46]   --->   Operation 367 'load' 'blur_2_load_2' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 368 [1/1] (0.41ns)   --->   "%tmp_9 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_load_2, i2 0, i8 %blur_1_load_2, i2 1, i8 %blur_2_load_2, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 368 'sparsemux' 'tmp_9' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 369 [1/2] (1.24ns)   --->   "%blur_3_load_2 = load i16 %blur_3_addr_3" [edge_detect.cpp:46]   --->   Operation 369 'load' 'blur_3_load_2' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 370 [1/2] (1.24ns)   --->   "%blur_4_load_2 = load i16 %blur_4_addr_3" [edge_detect.cpp:46]   --->   Operation 370 'load' 'blur_4_load_2' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 371 [1/2] (1.24ns)   --->   "%blur_5_load_2 = load i16 %blur_5_addr_3" [edge_detect.cpp:46]   --->   Operation 371 'load' 'blur_5_load_2' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 372 [1/1] (0.41ns)   --->   "%tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_3_load_2, i2 0, i8 %blur_4_load_2, i2 1, i8 %blur_5_load_2, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 372 'sparsemux' 'tmp_s' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 373 [1/2] (1.24ns)   --->   "%blur_6_load_2 = load i16 %blur_6_addr_3" [edge_detect.cpp:46]   --->   Operation 373 'load' 'blur_6_load_2' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 374 [1/2] (1.24ns)   --->   "%blur_7_load_2 = load i16 %blur_7_addr_3" [edge_detect.cpp:46]   --->   Operation 374 'load' 'blur_7_load_2' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 375 [1/2] (1.24ns)   --->   "%blur_8_load_2 = load i16 %blur_8_addr_3" [edge_detect.cpp:46]   --->   Operation 375 'load' 'blur_8_load_2' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 376 [1/1] (0.41ns)   --->   "%tmp_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_6_load_2, i2 0, i8 %blur_7_load_2, i2 1, i8 %blur_8_load_2, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 376 'sparsemux' 'tmp_4' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 377 [1/1] (0.41ns)   --->   "%v_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %tmp_9, i2 2, i8 %tmp_s, i2 0, i8 %tmp_4, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 377 'sparsemux' 'v_2' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln46_12 = zext i8 %v_2" [edge_detect.cpp:46]   --->   Operation 378 'zext' 'zext_ln46_12' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 379 [1/2] (1.24ns)   --->   "%blur_load_3 = load i16 %blur_addr_2" [edge_detect.cpp:46]   --->   Operation 379 'load' 'blur_load_3' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 380 [1/2] (1.24ns)   --->   "%blur_1_load_3 = load i16 %blur_1_addr_2" [edge_detect.cpp:46]   --->   Operation 380 'load' 'blur_1_load_3' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 381 [1/2] (1.24ns)   --->   "%blur_2_load_3 = load i16 %blur_2_addr_2" [edge_detect.cpp:46]   --->   Operation 381 'load' 'blur_2_load_3' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 382 [1/1] (0.41ns)   --->   "%tmp_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_load_3, i2 2, i8 %blur_1_load_3, i2 0, i8 %blur_2_load_3, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 382 'sparsemux' 'tmp_8' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 383 [1/2] (1.24ns)   --->   "%blur_3_load_3 = load i16 %blur_3_addr_2" [edge_detect.cpp:46]   --->   Operation 383 'load' 'blur_3_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 384 [1/2] (1.24ns)   --->   "%blur_4_load_3 = load i16 %blur_4_addr_2" [edge_detect.cpp:46]   --->   Operation 384 'load' 'blur_4_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 385 [1/2] (1.24ns)   --->   "%blur_5_load_3 = load i16 %blur_5_addr_2" [edge_detect.cpp:46]   --->   Operation 385 'load' 'blur_5_load_3' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 386 [1/1] (0.41ns)   --->   "%tmp_10 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_3_load_3, i2 2, i8 %blur_4_load_3, i2 0, i8 %blur_5_load_3, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 386 'sparsemux' 'tmp_10' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 387 [1/2] (1.24ns)   --->   "%blur_6_load_3 = load i16 %blur_6_addr_2" [edge_detect.cpp:46]   --->   Operation 387 'load' 'blur_6_load_3' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 388 [1/2] (1.24ns)   --->   "%blur_7_load_3 = load i16 %blur_7_addr_2" [edge_detect.cpp:46]   --->   Operation 388 'load' 'blur_7_load_3' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 389 [1/2] (1.24ns)   --->   "%blur_8_load_3 = load i16 %blur_8_addr_2" [edge_detect.cpp:46]   --->   Operation 389 'load' 'blur_8_load_3' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 390 [1/1] (0.41ns)   --->   "%tmp_11 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_6_load_3, i2 2, i8 %blur_7_load_3, i2 0, i8 %blur_8_load_3, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 390 'sparsemux' 'tmp_11' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 391 [1/1] (0.41ns)   --->   "%v_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_8, i2 1, i8 %tmp_10, i2 2, i8 %tmp_11, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 391 'sparsemux' 'v_3' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i8 %v_3" [edge_detect.cpp:46]   --->   Operation 392 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 393 [1/2] (1.24ns)   --->   "%blur_load_4 = load i16 %blur_addr_4" [edge_detect.cpp:46]   --->   Operation 393 'load' 'blur_load_4' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 394 [1/2] (1.24ns)   --->   "%blur_1_load_4 = load i16 %blur_1_addr_4" [edge_detect.cpp:46]   --->   Operation 394 'load' 'blur_1_load_4' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 395 [1/2] (1.24ns)   --->   "%blur_2_load_4 = load i16 %blur_2_addr_4" [edge_detect.cpp:46]   --->   Operation 395 'load' 'blur_2_load_4' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 396 [1/1] (0.41ns)   --->   "%tmp_12 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_load_4, i2 0, i8 %blur_1_load_4, i2 1, i8 %blur_2_load_4, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 396 'sparsemux' 'tmp_12' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 397 [1/2] (1.24ns)   --->   "%blur_3_load_4 = load i16 %blur_3_addr_4" [edge_detect.cpp:46]   --->   Operation 397 'load' 'blur_3_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 398 [1/2] (1.24ns)   --->   "%blur_4_load_4 = load i16 %blur_4_addr_4" [edge_detect.cpp:46]   --->   Operation 398 'load' 'blur_4_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 399 [1/2] (1.24ns)   --->   "%blur_5_load_4 = load i16 %blur_5_addr_4" [edge_detect.cpp:46]   --->   Operation 399 'load' 'blur_5_load_4' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 400 [1/1] (0.41ns)   --->   "%tmp_13 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_3_load_4, i2 0, i8 %blur_4_load_4, i2 1, i8 %blur_5_load_4, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 400 'sparsemux' 'tmp_13' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 401 [1/2] (1.24ns)   --->   "%blur_6_load_4 = load i16 %blur_6_addr_4" [edge_detect.cpp:46]   --->   Operation 401 'load' 'blur_6_load_4' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 402 [1/2] (1.24ns)   --->   "%blur_7_load_4 = load i16 %blur_7_addr_4" [edge_detect.cpp:46]   --->   Operation 402 'load' 'blur_7_load_4' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 403 [1/2] (1.24ns)   --->   "%blur_8_load_4 = load i16 %blur_8_addr_4" [edge_detect.cpp:46]   --->   Operation 403 'load' 'blur_8_load_4' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 404 [1/1] (0.41ns)   --->   "%tmp_14 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_6_load_4, i2 0, i8 %blur_7_load_4, i2 1, i8 %blur_8_load_4, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 404 'sparsemux' 'tmp_14' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 405 [1/1] (0.41ns)   --->   "%v_4 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_12, i2 1, i8 %tmp_13, i2 2, i8 %tmp_14, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 405 'sparsemux' 'v_4' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln46_8 = zext i8 %v_4" [edge_detect.cpp:46]   --->   Operation 406 'zext' 'zext_ln46_8' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 407 [1/2] (1.24ns)   --->   "%blur_load_5 = load i16 %blur_addr_5" [edge_detect.cpp:46]   --->   Operation 407 'load' 'blur_load_5' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 408 [1/2] (1.24ns)   --->   "%blur_1_load_5 = load i16 %blur_1_addr_5" [edge_detect.cpp:46]   --->   Operation 408 'load' 'blur_1_load_5' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 409 [1/2] (1.24ns)   --->   "%blur_2_load_5 = load i16 %blur_2_addr_5" [edge_detect.cpp:46]   --->   Operation 409 'load' 'blur_2_load_5' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 410 [1/1] (0.41ns)   --->   "%tmp_15 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_load_5, i2 2, i8 %blur_1_load_5, i2 0, i8 %blur_2_load_5, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 410 'sparsemux' 'tmp_15' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 411 [1/2] (1.24ns)   --->   "%blur_3_load_5 = load i16 %blur_3_addr_5" [edge_detect.cpp:46]   --->   Operation 411 'load' 'blur_3_load_5' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 412 [1/2] (1.24ns)   --->   "%blur_4_load_5 = load i16 %blur_4_addr_5" [edge_detect.cpp:46]   --->   Operation 412 'load' 'blur_4_load_5' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 413 [1/2] (1.24ns)   --->   "%blur_5_load_5 = load i16 %blur_5_addr_5" [edge_detect.cpp:46]   --->   Operation 413 'load' 'blur_5_load_5' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 414 [1/1] (0.41ns)   --->   "%tmp_16 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_3_load_5, i2 2, i8 %blur_4_load_5, i2 0, i8 %blur_5_load_5, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 414 'sparsemux' 'tmp_16' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 415 [1/2] (1.24ns)   --->   "%blur_6_load_5 = load i16 %blur_6_addr_5" [edge_detect.cpp:46]   --->   Operation 415 'load' 'blur_6_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 416 [1/2] (1.24ns)   --->   "%blur_7_load_5 = load i16 %blur_7_addr_5" [edge_detect.cpp:46]   --->   Operation 416 'load' 'blur_7_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 417 [1/2] (1.24ns)   --->   "%blur_8_load_5 = load i16 %blur_8_addr_5" [edge_detect.cpp:46]   --->   Operation 417 'load' 'blur_8_load_5' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 418 [1/1] (0.41ns)   --->   "%tmp_17 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 1, i8 %blur_6_load_5, i2 2, i8 %blur_7_load_5, i2 0, i8 %blur_8_load_5, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 418 'sparsemux' 'tmp_17' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 419 [1/1] (0.41ns)   --->   "%v_5 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_15, i2 0, i8 %tmp_16, i2 1, i8 %tmp_17, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 419 'sparsemux' 'v_5' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln46_11 = zext i8 %v_5" [edge_detect.cpp:46]   --->   Operation 420 'zext' 'zext_ln46_11' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 421 [1/2] (1.24ns)   --->   "%blur_load_6 = load i16 %blur_addr_6" [edge_detect.cpp:46]   --->   Operation 421 'load' 'blur_load_6' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 422 [1/2] (1.24ns)   --->   "%blur_1_load_6 = load i16 %blur_1_addr_6" [edge_detect.cpp:46]   --->   Operation 422 'load' 'blur_1_load_6' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 423 [1/2] (1.24ns)   --->   "%blur_2_load_6 = load i16 %blur_2_addr_6" [edge_detect.cpp:46]   --->   Operation 423 'load' 'blur_2_load_6' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 424 [1/1] (0.41ns)   --->   "%tmp_18 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_load_6, i2 1, i8 %blur_1_load_6, i2 2, i8 %blur_2_load_6, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 424 'sparsemux' 'tmp_18' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 425 [1/2] (1.24ns)   --->   "%blur_3_load_6 = load i16 %blur_3_addr_6" [edge_detect.cpp:46]   --->   Operation 425 'load' 'blur_3_load_6' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 426 [1/2] (1.24ns)   --->   "%blur_4_load_6 = load i16 %blur_4_addr_6" [edge_detect.cpp:46]   --->   Operation 426 'load' 'blur_4_load_6' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 427 [1/2] (1.24ns)   --->   "%blur_5_load_6 = load i16 %blur_5_addr_6" [edge_detect.cpp:46]   --->   Operation 427 'load' 'blur_5_load_6' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 428 [1/1] (0.41ns)   --->   "%tmp_19 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_3_load_6, i2 1, i8 %blur_4_load_6, i2 2, i8 %blur_5_load_6, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 428 'sparsemux' 'tmp_19' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 429 [1/2] (1.24ns)   --->   "%blur_6_load_6 = load i16 %blur_6_addr_6" [edge_detect.cpp:46]   --->   Operation 429 'load' 'blur_6_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 430 [1/2] (1.24ns)   --->   "%blur_7_load_6 = load i16 %blur_7_addr_6" [edge_detect.cpp:46]   --->   Operation 430 'load' 'blur_7_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 431 [1/2] (1.24ns)   --->   "%blur_8_load_6 = load i16 %blur_8_addr_6" [edge_detect.cpp:46]   --->   Operation 431 'load' 'blur_8_load_6' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 432 [1/1] (0.41ns)   --->   "%tmp_20 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %blur_6_load_6, i2 1, i8 %blur_7_load_6, i2 2, i8 %blur_8_load_6, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 432 'sparsemux' 'tmp_20' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 433 [1/1] (0.41ns)   --->   "%v_6 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_18, i2 0, i8 %tmp_19, i2 1, i8 %tmp_20, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 433 'sparsemux' 'v_6' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 434 [1/2] (1.24ns)   --->   "%blur_load_7 = load i16 %blur_addr_7" [edge_detect.cpp:46]   --->   Operation 434 'load' 'blur_load_7' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 435 [1/2] (1.24ns)   --->   "%blur_1_load_7 = load i16 %blur_1_addr_7" [edge_detect.cpp:46]   --->   Operation 435 'load' 'blur_1_load_7' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 436 [1/2] (1.24ns)   --->   "%blur_2_load_7 = load i16 %blur_2_addr_7" [edge_detect.cpp:46]   --->   Operation 436 'load' 'blur_2_load_7' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 437 [1/1] (0.41ns)   --->   "%tmp_21 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_load_7, i2 0, i8 %blur_1_load_7, i2 1, i8 %blur_2_load_7, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 437 'sparsemux' 'tmp_21' <Predicate = (trunc_ln41 == 2)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 438 [1/2] (1.24ns)   --->   "%blur_3_load_7 = load i16 %blur_3_addr_7" [edge_detect.cpp:46]   --->   Operation 438 'load' 'blur_3_load_7' <Predicate = (trunc_ln42 == 2 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 439 [1/2] (1.24ns)   --->   "%blur_4_load_7 = load i16 %blur_4_addr_7" [edge_detect.cpp:46]   --->   Operation 439 'load' 'blur_4_load_7' <Predicate = (trunc_ln42 == 0 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 440 [1/2] (1.24ns)   --->   "%blur_5_load_7 = load i16 %blur_5_addr_7" [edge_detect.cpp:46]   --->   Operation 440 'load' 'blur_5_load_7' <Predicate = (trunc_ln42 == 1 & trunc_ln41 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 441 [1/1] (0.41ns)   --->   "%tmp_22 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_3_load_7, i2 0, i8 %blur_4_load_7, i2 1, i8 %blur_5_load_7, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 441 'sparsemux' 'tmp_22' <Predicate = (trunc_ln41 == 0)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 442 [1/2] (1.24ns)   --->   "%blur_6_load_7 = load i16 %blur_6_addr_7" [edge_detect.cpp:46]   --->   Operation 442 'load' 'blur_6_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 443 [1/2] (1.24ns)   --->   "%blur_7_load_7 = load i16 %blur_7_addr_7" [edge_detect.cpp:46]   --->   Operation 443 'load' 'blur_7_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 444 [1/2] (1.24ns)   --->   "%blur_8_load_7 = load i16 %blur_8_addr_7" [edge_detect.cpp:46]   --->   Operation 444 'load' 'blur_8_load_7' <Predicate = (trunc_ln41 == 1 & trunc_ln42 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 57600> <RAM>
ST_38 : Operation 445 [1/1] (0.41ns)   --->   "%tmp_23 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %blur_6_load_7, i2 0, i8 %blur_7_load_7, i2 1, i8 %blur_8_load_7, i8 0, i2 %trunc_ln42" [edge_detect.cpp:46]   --->   Operation 445 'sparsemux' 'tmp_23' <Predicate = (trunc_ln41 == 1)> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 446 [1/1] (0.41ns)   --->   "%v_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 2, i8 %tmp_21, i2 0, i8 %tmp_22, i2 1, i8 %tmp_23, i8 0, i2 %trunc_ln41" [edge_detect.cpp:46]   --->   Operation 446 'sparsemux' 'v_7' <Predicate = true> <Delay = 0.41> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln46_13 = zext i8 %v_7" [edge_detect.cpp:46]   --->   Operation 447 'zext' 'zext_ln46_13' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 448 [1/1] (0.70ns)   --->   "%sub_ln47 = sub i9 %zext_ln46_13, i9 %zext_ln46_2" [edge_detect.cpp:47]   --->   Operation 448 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 449 [1/1] (0.70ns)   --->   "%tmp65 = sub i9 %zext_ln46_8, i9 %zext_ln46_7" [edge_detect.cpp:46]   --->   Operation 449 'sub' 'tmp65' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp65, i1 0" [edge_detect.cpp:46]   --->   Operation 450 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 451 [1/1] (0.00ns)   --->   "%sext_ln47 = sext i10 %tmp_32" [edge_detect.cpp:47]   --->   Operation 451 'sext' 'sext_ln47' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 452 [1/1] (0.72ns)   --->   "%add_ln47 = add i11 %sext_ln47, i11 %zext_ln46_12" [edge_detect.cpp:47]   --->   Operation 452 'add' 'add_ln47' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 453 [1/1] (0.00ns)   --->   "%shl_ln48_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %v_1, i1 0" [edge_detect.cpp:48]   --->   Operation 453 'bitconcatenate' 'shl_ln48_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i9 %shl_ln48_1" [edge_detect.cpp:48]   --->   Operation 454 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 455 [1/1] (0.71ns)   --->   "%sub_ln48 = sub i10 0, i10 %zext_ln48" [edge_detect.cpp:48]   --->   Operation 455 'sub' 'sub_ln48' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i10 %sub_ln48" [edge_detect.cpp:48]   --->   Operation 456 'sext' 'sext_ln48' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %v_6, i1 0" [edge_detect.cpp:48]   --->   Operation 457 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i9 %shl_ln1" [edge_detect.cpp:48]   --->   Operation 458 'zext' 'zext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 459 [1/1] (0.72ns)   --->   "%sub_ln48_1 = sub i11 %sext_ln48, i11 %zext_ln46_12" [edge_detect.cpp:48]   --->   Operation 459 'sub' 'sub_ln48_1' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 460 [1/1] (0.71ns)   --->   "%add_ln48 = add i10 %zext_ln46_11, i10 %zext_ln48_1" [edge_detect.cpp:48]   --->   Operation 460 'add' 'add_ln48' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 487 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 487 'ret' 'ret_ln0' <Predicate = (icmp_ln41)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 3.63>
ST_39 : Operation 461 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @sobel_loop_VITIS_LOOP_42_4_str"   --->   Operation 461 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i19 %add_ln51_1" [edge_detect.cpp:51]   --->   Operation 462 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 463 [1/1] (0.00ns)   --->   "%grad_mag_addr = getelementptr i32 %grad_mag, i64 0, i64 %zext_ln51" [edge_detect.cpp:51]   --->   Operation 463 'getelementptr' 'grad_mag_addr' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 464 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [edge_detect.cpp:42]   --->   Operation 464 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln46_17 = zext i8 %v_5" [edge_detect.cpp:46]   --->   Operation 465 'zext' 'zext_ln46_17' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 466 [1/1] (0.00ns)   --->   "%sub_ln47_cast7 = sext i9 %sub_ln47" [edge_detect.cpp:47]   --->   Operation 466 'sext' 'sub_ln47_cast7' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47_1 = sub i11 %add_ln47, i11 %zext_ln46_17" [edge_detect.cpp:47]   --->   Operation 467 'sub' 'sub_ln47_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 468 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%gx = add i11 %sub_ln47_1, i11 %sub_ln47_cast7" [edge_detect.cpp:47]   --->   Operation 468 'add' 'gx' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln48_1 = sext i11 %gx" [edge_detect.cpp:48]   --->   Operation 469 'sext' 'sext_ln48_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln48_2 = zext i10 %add_ln48" [edge_detect.cpp:48]   --->   Operation 470 'zext' 'zext_ln48_2' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln48_1 = add i11 %sub_ln48_1, i11 %sub_ln47_cast7" [edge_detect.cpp:48]   --->   Operation 471 'add' 'add_ln48_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 472 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%gy = add i11 %add_ln48_1, i11 %zext_ln48_2" [edge_detect.cpp:48]   --->   Operation 472 'add' 'gy' <Predicate = true> <Delay = 0.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.38> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_39 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%sext_ln43 = sext i11 %gy" [edge_detect.cpp:43]   --->   Operation 473 'sext' 'sext_ln43' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 474 [1/1] (0.73ns)   --->   "%sub_ln161 = sub i11 0, i11 %gx" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 474 'sub' 'sub_ln161' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%sext_ln162_1 = sext i11 %sub_ln161" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 475 'sext' 'sext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%xs = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162_1, i32 31, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 476 'bitset' 'xs' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln48_1, i32 31" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 477 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%select_ln163 = select i1 %tmp, i32 %xs, i32 %sext_ln48_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 478 'select' 'select_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 479 [1/1] (0.73ns)   --->   "%sub_ln161_1 = sub i11 0, i11 %gy" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 479 'sub' 'sub_ln161_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%sext_ln162 = sext i11 %sub_ln161_1" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 480 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%xs_1 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %sext_ln162, i32 31, i1 0" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:162->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 481 'bitset' 'xs_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %gy, i32 10" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 482 'bitselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln51)   --->   "%select_ln163_1 = select i1 %tmp_34, i32 %xs_1, i32 %sext_ln43" [/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51]   --->   Operation 483 'select' 'select_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 484 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln51 = add i32 %select_ln163, i32 %select_ln163_1" [edge_detect.cpp:51]   --->   Operation 484 'add' 'add_ln51' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 485 [1/1] (1.24ns)   --->   "%store_ln51 = store i32 %add_ln51, i19 %grad_mag_addr" [edge_detect.cpp:51]   --->   Operation 485 'store' 'store_ln51' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 518400> <RAM>
ST_39 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln42 = br void %VITIS_LOOP_44_5" [edge_detect.cpp:42]   --->   Operation 486 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation 63 bit ('indvar_flatten10') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten10' [18]  (0.387 ns)

 <State 2>: 2.392ns
The critical path consists of the following:
	'load' operation 31 bit ('c', edge_detect.cpp:42) on local variable 'c', edge_detect.cpp:42 [23]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln42', edge_detect.cpp:42) [26]  (0.880 ns)
	'select' operation 31 bit ('select_ln41', edge_detect.cpp:41) [33]  (0.251 ns)
	'add' operation 31 bit ('add_ln42', edge_detect.cpp:42) [57]  (0.874 ns)
	'store' operation 0 bit ('store_ln42', edge_detect.cpp:42) of variable 'add_ln42', edge_detect.cpp:42 on local variable 'c', edge_detect.cpp:42 [319]  (0.387 ns)

 <State 3>: 3.396ns
The critical path consists of the following:
	'select' operation 31 bit ('select_ln41_1', edge_detect.cpp:41) [36]  (0.251 ns)
	'mul' operation 63 bit ('mul_ln43', edge_detect.cpp:43) [203]  (3.145 ns)

 <State 4>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 5>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 6>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 7>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 8>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 9>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 10>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 11>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 12>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 13>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 14>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 15>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 16>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 17>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 18>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 19>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 20>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 21>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 22>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 23>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 24>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 25>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 26>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 27>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 28>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 29>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 30>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 31>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 32>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 33>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 34>: 1.165ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln41', edge_detect.cpp:41) [50]  (1.165 ns)

 <State 35>: 3.145ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln41', edge_detect.cpp:41) [44]  (3.145 ns)

 <State 36>: 3.145ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln42', edge_detect.cpp:42) [59]  (3.145 ns)

 <State 37>: 2.818ns
The critical path consists of the following:
	'add' operation 16 bit ('add_ln46_2', edge_detect.cpp:46) [70]  (0.785 ns)
	'add' operation 16 bit ('add_ln46_4', edge_detect.cpp:46) [86]  (0.785 ns)
	'getelementptr' operation 16 bit ('blur_addr_1', edge_detect.cpp:46) [88]  (0.000 ns)
	'load' operation 8 bit ('blur_load', edge_detect.cpp:46) on array 'blur' [108]  (1.248 ns)

 <State 38>: 3.528ns
The critical path consists of the following:
	'load' operation 8 bit ('blur_load_1', edge_detect.cpp:46) on array 'blur' [122]  (1.248 ns)
	'sparsemux' operation 8 bit ('tmp_5', edge_detect.cpp:46) [125]  (0.420 ns)
	'sparsemux' operation 8 bit ('v', edge_detect.cpp:46) [134]  (0.420 ns)
	'sub' operation 10 bit ('sub_ln48', edge_detect.cpp:48) [295]  (0.715 ns)
	'sub' operation 11 bit ('sub_ln48_1', edge_detect.cpp:48) [299]  (0.725 ns)

 <State 39>: 3.640ns
The critical path consists of the following:
	'sub' operation 11 bit ('sub_ln47_1', edge_detect.cpp:47) [290]  (0.000 ns)
	'add' operation 11 bit ('gx', edge_detect.cpp:47) [291]  (0.777 ns)
	'sub' operation 11 bit ('sub_ln161', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51) [305]  (0.735 ns)
	'select' operation 32 bit ('select_ln163', /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:163->/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:19->edge_detect.cpp:51) [309]  (0.000 ns)
	'add' operation 32 bit ('add_ln51', edge_detect.cpp:51) [315]  (0.880 ns)
	'store' operation 0 bit ('store_ln51', edge_detect.cpp:51) of variable 'add_ln51', edge_detect.cpp:51 on array 'grad_mag' [316]  (1.248 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
