# Verilog_Router_Design
A Verilog design for a network router, including a code for its verification. The UVM part of the project is still incomplete.
