Analysis & Synthesis Status : Successful - Sun Oct 18 15:29:32 2020
Quartus Prime Version : 19.1.0 Build 670 09/22/2019 SJ Lite Edition
Revision Name : Clock_Divider
Top-level Entity Name : Clock_Divider
Family : MAX 10
Total logic elements : 57
    Total combinational functions : 56
    Dedicated logic registers : 34
Total registers : 34
Total pins : 2
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
