// Seed: 4217849544
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
  assign id_3 = id_3;
  wire id_4 = id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12;
  wire id_13, id_14;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_12;
  assign id_7 = id_6;
  assign id_8 = id_1;
  wire id_13;
  or primCall (id_8, id_2, id_6, id_5, id_9, id_10, id_13);
  always @(id_5) id_4 <= id_9;
  assign id_11 = -1;
  module_0 modCall_1 (id_12);
  wire id_14 = id_6;
  assign id_2 = id_8;
endmodule
