#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c30e5066a0 .scope module, "testbench" "testbench" 2 3;
 .timescale -12 -12;
v000001c30e55d0d0_0 .var "in", 7 0;
v000001c30e55d170_0 .net "out", 7 0, v000001c30e55d030_0;  1 drivers
S_000001c30e4cd950 .scope module, "DUT" "bitreverse" 2 7, 3 1 0, S_000001c30e5066a0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
P_000001c30e4ca4b0 .param/l "MAXBITS" 0 3 3, +C4<00000000000000000000000000001000>;
v000001c30e4cdd10_0 .net "in", 7 0, v000001c30e55d0d0_0;  1 drivers
v000001c30e55d030_0 .var "out", 7 0;
E_000001c30e4ca770 .event anyedge, v000001c30e4cdd10_0;
S_000001c30e4cdae0 .scope task, "rev" "rev" 3 16, 3 16 0, S_000001c30e4cd950;
 .timescale 0 0;
v000001c30e506830_0 .var/i "i", 31 0;
v000001c30e4e30e0_0 .var "in", 8 0;
v000001c30e4cdc70_0 .var "out", 8 0;
TD_testbench.DUT.rev ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c30e506830_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c30e506830_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001c30e4e30e0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001c30e506830_0;
    %sub;
    %part/s 1;
    %ix/getv/s 4, v000001c30e506830_0;
    %store/vec4 v000001c30e4cdc70_0, 4, 1;
    %load/vec4 v000001c30e506830_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c30e506830_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_000001c30e4cd950;
T_1 ;
    %wait E_000001c30e4ca770;
    %load/vec4 v000001c30e4cdd10_0;
    %pad/u 9;
    %store/vec4 v000001c30e4e30e0_0, 0, 9;
    %fork TD_testbench.DUT.rev, S_000001c30e4cdae0;
    %join;
    %load/vec4 v000001c30e4cdc70_0;
    %pad/u 8;
    %store/vec4 v000001c30e55d030_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001c30e5066a0;
T_2 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v000001c30e55d0d0_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001c30e55d0d0_0, 0, 8;
    %delay 100, 0;
    %vpi_call 2 13 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001c30e5066a0;
T_3 ;
    %vpi_call 2 20 "$dumpfile", "2.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %vpi_call 2 22 "$monitor", "%g in=%32b out=%32b", $time, v000001c30e55d0d0_0, v000001c30e55d170_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "bitreverse.v";
