Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jan 14 02:10:30 2022
| Host         : TACO-SUGO-KAWAII running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (101)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1045)
5. checking no_input_delay (13)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (101)
--------------------------
 There are 101 register/latch pins with no clock driven by root clock pin: ov7670_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1045)
---------------------------------------------------
 There are 1045 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.957        0.000                      0                  999        0.131        0.000                      0                  999        3.000        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 10.000}     20.000          50.000          
  clkout1    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      8.408        0.000                       0                     3  
  clkout0          14.957        0.000                      0                  180        0.131        0.000                      0                  180        9.500        0.000                       0                    87  
  clkout1          32.515        0.000                      0                  810        0.214        0.000                      0                  810       19.500        0.000                       0                   126  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1       clkout0            17.776        0.000                      0                    9        0.178        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y3    your_instance_name/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       14.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[21]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[23]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[26]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[28]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[29]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.957ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.567ns  (logic 2.137ns (46.788%)  route 2.430ns (53.212%))
  Logic Levels:           3  (LUT3=1 LUT4=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 19.273 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.542     3.483    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X6Y6           LUT3 (Prop_lut3_I1_O)        0.097     3.580 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1/O
                         net (fo=11, routed)          0.628     4.208    Inst_ov7670_controller/Inst_i2c_sender/data_sr[30]_i_1_n_0
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.199    19.273    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]/C
                         clock pessimism              0.346    19.619    
                         clock uncertainty           -0.082    19.538    
    SLICE_X6Y10          FDRE (Setup_fdre_C_R)       -0.373    19.165    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[30]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -4.208    
  -------------------------------------------------------------------
                         slack                                 14.957    

Slack (MET) :             14.965ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 2.137ns (45.071%)  route 2.604ns (54.929%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.603     3.543    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.097     3.640 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.742     4.382    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[15]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 14.965    

Slack (MET) :             14.965ns  (required time - arrival time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.741ns  (logic 2.137ns (45.071%)  route 2.604ns (54.929%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.360ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.279    -0.360    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      1.846     1.486 f  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/DOADO[9]
                         net (fo=2, routed)           0.850     2.336    Inst_ov7670_controller/Inst_ov7670_registers/DOADO[9]
    SLICE_X8Y1           LUT4 (Prop_lut4_I0_O)        0.097     2.433 r  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.411     2.844    Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_3_n_0
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.097     2.941 f  Inst_ov7670_controller/Inst_ov7670_registers/config_finished_OBUF_inst_i_2/O
                         net (fo=40, routed)          0.603     3.543    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[31]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I0_O)        0.097     3.640 r  Inst_ov7670_controller/Inst_i2c_sender/busy_sr[31]_i_1/O
                         net (fo=60, routed)          0.742     4.382    Inst_ov7670_controller/Inst_i2c_sender/busy_sr0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]/C
                         clock pessimism              0.363    19.578    
                         clock uncertainty           -0.082    19.497    
    SLICE_X9Y1           FDRE (Setup_fdre_C_CE)      -0.150    19.347    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[16]
  -------------------------------------------------------------------
                         required time                         19.347    
                         arrival time                          -4.382    
  -------------------------------------------------------------------
                         slack                                 14.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.726%)  route 0.086ns (31.274%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[11]/Q
                         net (fo=1, routed)           0.086    -0.387    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[11]
    SLICE_X8Y2           LUT3 (Prop_lut3_I0_O)        0.048    -0.339 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.339    Inst_ov7670_controller/Inst_i2c_sender/data_sr[12]_i_1_n_0
    SLICE_X8Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X8Y2           FDRE (Hold_fdre_C_D)         0.131    -0.470    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[12]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.164ns (44.356%)  route 0.206ns (55.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/Q
                         net (fo=2, routed)           0.206    -0.246    Inst_ov7670_controller/Inst_ov7670_registers/address[7]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.818%)  route 0.228ns (58.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/Q
                         net (fo=8, routed)           0.228    -0.223    Inst_ov7670_controller/Inst_ov7670_registers/address[0]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.803%)  route 0.228ns (58.197%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/Q
                         net (fo=4, routed)           0.228    -0.223    Inst_ov7670_controller/Inst_ov7670_registers/address[5]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.223    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.465%)  route 0.086ns (31.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.592    -0.589    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X5Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[0]/Q
                         net (fo=8, routed)           0.086    -0.363    Inst_ov7670_controller/Inst_i2c_sender/divider_reg_n_0_[0]
    SLICE_X4Y9           LUT6 (Prop_lut6_I2_O)        0.045    -0.318 r  Inst_ov7670_controller/Inst_i2c_sender/divider[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.318    Inst_ov7670_controller/Inst_i2c_sender/p_0_in__0[5]
    SLICE_X4Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.863    -0.827    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X4Y9           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]/C
                         clock pessimism              0.250    -0.576    
    SLICE_X4Y9           FDRE (Hold_fdre_C_D)         0.092    -0.484    Inst_ov7670_controller/Inst_i2c_sender/divider_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.889%)  route 0.247ns (60.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/Q
                         net (fo=3, routed)           0.247    -0.204    Inst_ov7670_controller/Inst_ov7670_registers/address[6]
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.872    -0.818    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    RAMB18_X0Y0          RAMB18E1                                     r  Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
                         clock pessimism              0.254    -0.563    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.380    Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.258%)  route 0.103ns (35.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.473 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/Q
                         net (fo=1, routed)           0.103    -0.370    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[2]
    SLICE_X9Y1           LUT3 (Prop_lut3_I0_O)        0.045    -0.325 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.325    Inst_ov7670_controller/Inst_i2c_sender/data_sr[3]_i_1_n_0
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y1           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]/C
                         clock pessimism              0.254    -0.598    
    SLICE_X9Y1           FDRE (Hold_fdre_C_D)         0.092    -0.506    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.189%)  route 0.108ns (39.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.591    -0.590    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.164    -0.426 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[24]/Q
                         net (fo=1, routed)           0.108    -0.318    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[24]
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.862    -0.828    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X6Y10          FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]/C
                         clock pessimism              0.237    -0.590    
    SLICE_X6Y10          FDRE (Hold_fdre_C_D)         0.076    -0.514    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[25]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.345%)  route 0.112ns (40.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.567    -0.614    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X8Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164    -0.450 r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.338    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg_n_0_[1]
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.837    -0.853    Inst_ov7670_controller/Inst_i2c_sender/CLK_50
    SLICE_X9Y2           FDRE                                         r  Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]/C
                         clock pessimism              0.251    -0.601    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.066    -0.535    Inst_ov7670_controller/Inst_i2c_sender/data_sr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.553%)  route 0.136ns (39.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.566    -0.615    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/Q
                         net (fo=6, routed)           0.136    -0.315    Inst_ov7670_controller/Inst_ov7670_registers/address[3]
    SLICE_X8Y4           LUT6 (Prop_lut6_I2_O)        0.045    -0.270 r  Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    Inst_ov7670_controller/Inst_ov7670_registers/address_rep[7]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.254    -0.599    
    SLICE_X8Y4           FDRE (Hold_fdre_C_D)         0.121    -0.478    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         20.000      18.038     RAMB18_X0Y0      Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y2    your_instance_name/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y8       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y7       Inst_ov7670_controller/Inst_i2c_sender/busy_sr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       32.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.515ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.740ns  (logic 0.439ns (6.513%)  route 6.301ns (93.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.754ns = ( 39.246 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.235    -0.404    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.341    -0.063 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.615     0.553    Inst_Address_Generator/val_reg[6]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.098     0.651 r  Inst_Address_Generator/Inst_frame_buffer_i_30/O
                         net (fo=44, routed)          5.686     6.336    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y1          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.172    39.246    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.538    
                         clock uncertainty           -0.091    39.447    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.595    38.852    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.852    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                 32.515    

Slack (MET) :             32.793ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.439ns (6.796%)  route 6.021ns (93.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.756ns = ( 39.244 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.235    -0.404    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.341    -0.063 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.615     0.553    Inst_Address_Generator/val_reg[6]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.098     0.651 r  Inst_Address_Generator/Inst_frame_buffer_i_30/O
                         net (fo=44, routed)          5.406     6.056    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.170    39.244    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y2          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.536    
                         clock uncertainty           -0.091    39.445    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.595    38.850    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.850    
                         arrival time                          -6.056    
  -------------------------------------------------------------------
                         slack                                 32.793    

Slack (MET) :             33.069ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 0.439ns (7.104%)  route 5.741ns (92.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 39.240 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.235    -0.404    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.341    -0.063 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.615     0.553    Inst_Address_Generator/val_reg[6]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.098     0.651 r  Inst_Address_Generator/Inst_frame_buffer_i_30/O
                         net (fo=44, routed)          5.126     5.776    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y3          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.166    39.240    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.532    
                         clock uncertainty           -0.091    39.441    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.595    38.846    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.846    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                 33.069    

Slack (MET) :             33.620ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 0.439ns (7.811%)  route 5.181ns (92.189%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.769ns = ( 39.231 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.235    -0.404    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.341    -0.063 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.615     0.553    Inst_Address_Generator/val_reg[6]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.098     0.651 r  Inst_Address_Generator/Inst_frame_buffer_i_30/O
                         net (fo=44, routed)          4.566     5.216    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.157    39.231    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.523    
                         clock uncertainty           -0.091    39.432    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.595    38.837    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.837    
                         arrival time                          -5.216    
  -------------------------------------------------------------------
                         slack                                 33.620    

Slack (MET) :             33.693ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.853ns  (logic 0.675ns (11.533%)  route 5.178ns (88.467%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.237    -0.402    Inst_Address_Generator/CLK_25
    SLICE_X39Y40         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.341    -0.061 f  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.628     0.568    Inst_Address_Generator/val_reg[17]
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.100     0.668 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.895     4.563    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y17         LUT5 (Prop_lut5_I0_O)        0.234     4.797 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT/O
                         net (fo=1, routed)           0.654     5.451    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.163    39.237    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    39.583    
                         clock uncertainty           -0.091    39.492    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.144    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.144    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                 33.693    

Slack (MET) :             33.840ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 0.439ns (8.037%)  route 5.023ns (91.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 39.239 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.235    -0.404    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.341    -0.063 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.615     0.553    Inst_Address_Generator/val_reg[6]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.098     0.651 r  Inst_Address_Generator/Inst_frame_buffer_i_30/O
                         net (fo=44, routed)          4.408     5.059    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.165    39.239    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    39.585    
                         clock uncertainty           -0.091    39.494    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.595    38.899    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.899    
                         arrival time                          -5.059    
  -------------------------------------------------------------------
                         slack                                 33.840    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.439ns (8.221%)  route 4.901ns (91.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 39.237 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.235    -0.404    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.341    -0.063 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.615     0.553    Inst_Address_Generator/val_reg[6]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.098     0.651 r  Inst_Address_Generator/Inst_frame_buffer_i_30/O
                         net (fo=44, routed)          4.286     4.936    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X0Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.163    39.237    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y6          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.292    39.529    
                         clock uncertainty           -0.091    39.438    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.595    38.843    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.843    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.960ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 0.689ns (12.649%)  route 4.758ns (87.351%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.237    -0.402    Inst_Address_Generator/CLK_25
    SLICE_X39Y40         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.341    -0.061 f  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.628     0.568    Inst_Address_Generator/val_reg[17]
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.100     0.668 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.895     4.563    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y17         LUT5 (Prop_lut5_I0_O)        0.248     4.811 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__1/O
                         net (fo=1, routed)           0.235     5.046    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y3          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.167    39.241    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    39.587    
                         clock uncertainty           -0.091    39.496    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.490    39.006    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.006    
                         arrival time                          -5.046    
  -------------------------------------------------------------------
                         slack                                 33.960    

Slack (MET) :             34.124ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.439ns (8.471%)  route 4.743ns (91.529%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.757ns = ( 39.243 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.404ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.235    -0.404    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.341    -0.063 r  Inst_Address_Generator/val_reg[6]/Q
                         net (fo=3, routed)           0.615     0.553    Inst_Address_Generator/val_reg[6]
    SLICE_X38Y37         LUT4 (Prop_lut4_I0_O)        0.098     0.651 r  Inst_Address_Generator/Inst_frame_buffer_i_30/O
                         net (fo=44, routed)          4.128     4.779    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.169    39.243    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    39.589    
                         clock uncertainty           -0.091    39.498    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.595    38.903    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.903    
                         arrival time                          -4.779    
  -------------------------------------------------------------------
                         slack                                 34.124    

Slack (MET) :             34.190ns  (required time - arrival time)
  Source:                 Inst_Address_Generator/val_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout1 rise@40.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        5.366ns  (logic 0.675ns (12.580%)  route 4.691ns (87.420%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.753ns = ( 39.247 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.237    -0.402    Inst_Address_Generator/CLK_25
    SLICE_X39Y40         FDRE                                         r  Inst_Address_Generator/val_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.341    -0.061 f  Inst_Address_Generator/val_reg[17]/Q
                         net (fo=6, routed)           0.628     0.568    Inst_Address_Generator/val_reg[17]
    SLICE_X38Y40         LUT4 (Prop_lut4_I0_O)        0.100     0.668 f  Inst_Address_Generator/Inst_frame_buffer_i_19/O
                         net (fo=51, routed)          3.571     4.239    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y7          LUT5 (Prop_lut5_I0_O)        0.234     4.473 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.491     4.964    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    41.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    42.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.360    36.796 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.206    38.002    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    38.074 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.173    39.247    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.346    39.593    
                         clock uncertainty           -0.091    39.502    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    39.154    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         39.154    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 34.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (59.997%)  route 0.109ns (40.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.109    -0.345    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.239    -0.618    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.059    -0.559    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.345    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.793%)  route 0.136ns (42.207%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK_25
    SLICE_X43Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.136    -0.343    Inst_VGA/Vcnt_reg[5]
    SLICE_X41Y42         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  Inst_VGA/Vcnt[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    Inst_VGA/Vcnt[6]_i_1_n_0
    SLICE_X41Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X41Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[6]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.091    -0.512    Inst_VGA/Vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.213%)  route 0.170ns (47.787%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK_25
    SLICE_X43Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Hcnt_reg[8]/Q
                         net (fo=5, routed)           0.170    -0.308    Inst_VGA/Hcnt_reg[8]
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.045    -0.263 r  Inst_VGA/Hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    Inst_VGA/plusOp[9]
    SLICE_X42Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X42Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[9]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X42Y41         FDRE (Hold_fdre_C_D)         0.120    -0.486    Inst_VGA/Hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_VGA/Hcnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Hcnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.507%)  route 0.130ns (36.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK_25
    SLICE_X44Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y41         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  Inst_VGA/Hcnt_reg[2]/Q
                         net (fo=6, routed)           0.130    -0.360    Inst_VGA/Hcnt_reg[2]
    SLICE_X43Y41         LUT6 (Prop_lut6_I2_O)        0.099    -0.261 r  Inst_VGA/Hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    Inst_VGA/Hcnt[5]_i_1_n_0
    SLICE_X43Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X43Y41         FDRE                                         r  Inst_VGA/Hcnt_reg[5]/C
                         clock pessimism              0.274    -0.583    
    SLICE_X43Y41         FDRE (Hold_fdre_C_D)         0.092    -0.491    Inst_VGA/Hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.189ns (49.518%)  route 0.193ns (50.482%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_VGA/CLK_25
    SLICE_X43Y43         FDRE                                         r  Inst_VGA/Vcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Inst_VGA/Vcnt_reg[1]/Q
                         net (fo=10, routed)          0.193    -0.285    Inst_VGA/Vcnt_reg[1]
    SLICE_X42Y42         LUT4 (Prop_lut4_I1_O)        0.048    -0.237 r  Inst_VGA/Vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    Inst_VGA/plusOp__0[3]
    SLICE_X42Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X42Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[3]/C
                         clock pessimism              0.254    -0.603    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.133    -0.470    Inst_VGA/Vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.056%)  route 0.179ns (55.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y43         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=33, routed)          0.179    -0.298    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.063    -0.539    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.436%)  route 0.176ns (55.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.563    -0.618    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X36Y43         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=33, routed)          0.176    -0.301    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X38Y44         FDRE                                         r  Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.255    -0.602    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.052    -0.550    Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.209ns (58.987%)  route 0.145ns (41.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK_25
    SLICE_X42Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  Inst_VGA/Vcnt_reg[7]/Q
                         net (fo=8, routed)           0.145    -0.310    Inst_VGA/Vcnt_reg[7]
    SLICE_X43Y42         LUT5 (Prop_lut5_I1_O)        0.045    -0.265 r  Inst_VGA/Vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.265    Inst_VGA/plusOp__0[9]
    SLICE_X43Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.832    -0.858    Inst_VGA/CLK_25
    SLICE_X43Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[9]/C
                         clock pessimism              0.251    -0.606    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.091    -0.515    Inst_VGA/Vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_VGA/Vcnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_VGA/Vcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.759%)  route 0.203ns (52.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.562    -0.619    Inst_VGA/CLK_25
    SLICE_X43Y42         FDRE                                         r  Inst_VGA/Vcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  Inst_VGA/Vcnt_reg[5]/Q
                         net (fo=11, routed)          0.203    -0.275    Inst_VGA/Vcnt_reg[5]
    SLICE_X42Y43         LUT6 (Prop_lut6_I3_O)        0.045    -0.230 r  Inst_VGA/Vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    Inst_VGA/plusOp__0[8]
    SLICE_X42Y43         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.833    -0.857    Inst_VGA/CLK_25
    SLICE_X42Y43         FDRE                                         r  Inst_VGA/Vcnt_reg[8]/C
                         clock pessimism              0.254    -0.602    
    SLICE_X42Y43         FDRE (Hold_fdre_C_D)         0.120    -0.482    Inst_VGA/Vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_Address_Generator/val_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_Address_Generator/val_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.249ns (68.841%)  route 0.113ns (31.159%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.560    -0.621    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  Inst_Address_Generator/val_reg[7]/Q
                         net (fo=3, routed)           0.113    -0.368    Inst_Address_Generator/val_reg[7]
    SLICE_X39Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.260 r  Inst_Address_Generator/val_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.260    Inst_Address_Generator/val_reg[4]_i_1_n_4
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.828    -0.862    Inst_Address_Generator/CLK_25
    SLICE_X39Y37         FDRE                                         r  Inst_Address_Generator/val_reg[7]/C
                         clock pessimism              0.240    -0.621    
    SLICE_X39Y37         FDRE (Hold_fdre_C_D)         0.105    -0.516    Inst_Address_Generator/val_reg[7]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { your_instance_name/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y9      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y4      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y14     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y0      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y13     Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y5      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y2      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y1      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X2Y3      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X1Y8      Inst_frame_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  your_instance_name/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y38     Inst_Address_Generator/val_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y38     Inst_Address_Generator/val_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y40     Inst_Address_Generator/val_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y40     Inst_Address_Generator/val_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y40     Inst_Address_Generator/val_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y37     Inst_Address_Generator/val_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y37     Inst_Address_Generator/val_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y37     Inst_Address_Generator/val_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y37     Inst_Address_Generator/val_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y38     Inst_Address_Generator/val_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y36     Inst_Address_Generator/val_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y38     Inst_Address_Generator/val_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y38     Inst_Address_Generator/val_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     Inst_Address_Generator/val_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     Inst_Address_Generator/val_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     Inst_Address_Generator/val_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y39     Inst_Address_Generator/val_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y40     Inst_Address_Generator/val_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y40     Inst_Address_Generator/val_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y40     Inst_Address_Generator/val_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack       17.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.776ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.341ns (24.150%)  route 1.071ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.071     1.075    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 17.776    

Slack (MET) :             17.776ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.341ns (24.150%)  route 1.071ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.071     1.075    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 17.776    

Slack (MET) :             17.776ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.341ns (24.150%)  route 1.071ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.071     1.075    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 17.776    

Slack (MET) :             17.776ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.341ns (24.150%)  route 1.071ns (75.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           1.071     1.075    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y4           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -1.075    
  -------------------------------------------------------------------
                         slack                                 17.776    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.341ns (25.739%)  route 0.984ns (74.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.984     0.988    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.341ns (25.739%)  route 0.984ns (74.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.984     0.988    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.341ns (25.739%)  route 0.984ns (74.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.984     0.988    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             17.863ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.341ns (25.739%)  route 0.984ns (74.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.984     0.988    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X8Y5           FDRE (Setup_fdre_C_R)       -0.373    18.851    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                         18.851    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                 17.863    

Slack (MET) :             18.209ns  (required time - arrival time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout0 rise@20.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.341ns (25.980%)  route 0.972ns (74.020%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 19.215 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.337ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.974     2.280    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.265    -2.984 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.269    -1.715    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.639 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         1.303    -0.337    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.341     0.004 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.972     0.976    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   20.000    20.000 r  
    W5                                                0.000    20.000 r  clk100 (IN)
                         net (fo=0)                   0.000    20.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.240    21.240 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.916    22.156    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.360    16.796 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.206    18.002    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.072    18.074 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          1.141    19.215    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/C
                         clock pessimism              0.220    19.435    
                         clock uncertainty           -0.211    19.224    
    SLICE_X9Y4           FDCE (Setup_fdce_C_D)       -0.039    19.185    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop
  -------------------------------------------------------------------
                         required time                         19.185    
                         arrival time                          -0.976    
  -------------------------------------------------------------------
                         slack                                 18.209    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
                            (rising edge-triggered cell FDCE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.887%)  route 0.606ns (81.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.606     0.160    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X9Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X9Y4           FDCE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.070    -0.018    Inst_ov7670_controller/Inst_ov7670_registers/Inst_ov7670_controller/Inst_ov7670_registers/sreg_reg_cooolgate_en_gate_101_cooolDelFlop
  -------------------------------------------------------------------
                         required time                          0.018    
                         arrival time                           0.160    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.608     0.162    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[0]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.608     0.162    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.608     0.162    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.141ns (18.830%)  route 0.608ns (81.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.608     0.162    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y5           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y5           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[4]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.162    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.472%)  route 0.666ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.666     0.221    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y4           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.472%)  route 0.666ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.666     0.221    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y4           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.472%)  route 0.666ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.666     0.221    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y4           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[6]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Inst_debounce/o_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.141ns (17.472%)  route 0.666ns (82.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.440     0.667    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  your_instance_name/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    your_instance_name/clkout1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  your_instance_name/clkout2_buf/O
                         net (fo=124, routed)         0.595    -0.586    Inst_debounce/CLK_25
    SLICE_X1Y6           FDRE                                         r  Inst_debounce/o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  Inst_debounce/o_reg/Q
                         net (fo=9, routed)           0.666     0.221    Inst_ov7670_controller/Inst_ov7670_registers/o
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  your_instance_name/clkin1_buf/O
                         net (fo=1, routed)           0.480     0.894    your_instance_name/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  your_instance_name/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    your_instance_name/clkout0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  your_instance_name/clkout1_buf/O
                         net (fo=85, routed)          0.836    -0.854    Inst_ov7670_controller/Inst_ov7670_registers/CLK_50
    SLICE_X8Y4           FDRE                                         r  Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.211    -0.088    
    SLICE_X8Y4           FDRE (Hold_fdre_C_R)         0.009    -0.079    Inst_ov7670_controller/Inst_ov7670_registers/address_reg_rep[7]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.221    
  -------------------------------------------------------------------
                         slack                                  0.299    





