Analysis & Synthesis report for film_scanner
Thu May 17 20:05:21 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |film_scanner|gsbus:gs_cont|read_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component
 16. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated
 17. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_t57:rdptr_g1p
 18. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_pjc:wrptr_g1p
 19. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|altsyncram_os61:fifo_ram
 20. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_8d9:rdfull_reg
 21. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_gd9:rs_brp
 22. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_gd9:rs_bwp
 23. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_nc8:rs_dgwp
 24. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3
 25. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_mc8:ws_dgrp
 26. Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe12
 27. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component
 28. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated
 29. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_a77:rdptr_g1p
 30. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_6lc:wrptr_g1p
 31. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram
 32. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp
 33. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp|dffpipe_te9:dffpipe12
 34. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_8d9:wrfull_reg
 35. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_te9:ws_brp
 36. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_te9:ws_bwp
 37. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp
 38. Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe14
 39. Parameter Settings for User Entity Instance: pll_80:pll_80_inst|altpll:altpll_component
 40. Parameter Settings for User Entity Instance: ccd_timing:ccd0
 41. Parameter Settings for User Entity Instance: dac:dac0
 42. Parameter Settings for User Entity Instance: ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component
 43. Parameter Settings for User Entity Instance: ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component
 44. Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int
 45. Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst
 46. Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst
 47. Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step
 48. Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst
 49. Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst
 50. Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step
 51. altpll Parameter Settings by Entity Instance
 52. dcfifo Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "control:cont0"
 54. Port Connectivity Checks: "gsbus:gs_cont"
 55. Port Connectivity Checks: "data_formater:form0"
 56. Port Connectivity Checks: "ft_232h:ft0|ft_txfifo:ft_txfifo_inst"
 57. Port Connectivity Checks: "ft_232h:ft0"
 58. Port Connectivity Checks: "stepper:step0"
 59. Port Connectivity Checks: "ccd_timing:ccd0"
 60. Port Connectivity Checks: "pll_80:pll_80_inst"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 17 20:05:21 2018       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; film_scanner                                ;
; Top-level Entity Name              ; film_scanner                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,153                                       ;
;     Total combinational functions  ; 778                                         ;
;     Dedicated logic registers      ; 684                                         ;
; Total registers                    ; 684                                         ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 133,120                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C6        ;                    ;
; Top-level entity name                                                      ; film_scanner       ; film_scanner       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                        ;
+----------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                ; Library ;
+----------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+
; ../gsbus/gsbus.sv                                                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/gsbus/gsbus.sv                                                    ;         ;
; ../data_formatter.sv                                                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/data_formatter.sv                                                 ;         ;
; ../stepper.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/stepper.sv                                                        ;         ;
; ../ft232h.sv                                                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv                                                         ;         ;
; ../usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv               ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv               ;         ;
; ../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv     ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv     ;         ;
; ../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv        ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv        ;         ;
; ../usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv ;         ;
; ../control.sv                                                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/control.sv                                                        ;         ;
; ../dac.sv                                                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/dac.sv                                                            ;         ;
; ../ccd_timing.sv                                                     ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv                                                     ;         ;
; ../film_scanner.sv                                                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv                                                   ;         ;
; pll_80.v                                                             ; yes             ; User Wizard-Generated File   ; C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v                                                  ;         ;
; ft_rxfifo.v                                                          ; yes             ; User Wizard-Generated File   ; C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v                                               ;         ;
; ft_txfifo.v                                                          ; yes             ; User Wizard-Generated File   ; C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v                                               ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                                           ;         ;
; aglobal170.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc                                       ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc                                      ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc                                    ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                    ;         ;
; db/pll_80_altpll.v                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/pll_80_altpll.v                                        ;         ;
; dcfifo.tdf                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf                                           ;         ;
; lpm_counter.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_counter.inc                                      ;         ;
; lpm_add_sub.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                      ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                                         ;         ;
; a_graycounter.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_graycounter.inc                                    ;         ;
; a_fefifo.inc                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fefifo.inc                                         ;         ;
; a_gray2bin.inc                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_gray2bin.inc                                       ;         ;
; dffpipe.inc                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dffpipe.inc                                          ;         ;
; alt_sync_fifo.inc                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/alt_sync_fifo.inc                                    ;         ;
; lpm_compare.inc                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_compare.inc                                      ;         ;
; altsyncram_fifo.inc                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram_fifo.inc                                  ;         ;
; db/dcfifo_81n1.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf                                        ;         ;
; db/a_gray2bin_ugb.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_ugb.tdf                                     ;         ;
; db/a_graycounter_t57.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_t57.tdf                                  ;         ;
; db/a_graycounter_pjc.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_pjc.tdf                                  ;         ;
; db/altsyncram_os61.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_os61.tdf                                    ;         ;
; db/dffpipe_8d9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_8d9.tdf                                        ;         ;
; db/dffpipe_gd9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_gd9.tdf                                        ;         ;
; db/alt_synch_pipe_nc8.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_nc8.tdf                                 ;         ;
; db/dffpipe_id9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_id9.tdf                                        ;         ;
; db/alt_synch_pipe_mc8.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_mc8.tdf                                 ;         ;
; db/dffpipe_hd9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_hd9.tdf                                        ;         ;
; db/cmpr_b66.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_b66.tdf                                           ;         ;
; db/cmpr_a66.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_a66.tdf                                           ;         ;
; db/cmpr_f66.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_f66.tdf                                           ;         ;
; db/mux_j28.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_j28.tdf                                            ;         ;
; db/dcfifo_u7n1.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf                                        ;         ;
; db/a_gray2bin_bib.tdf                                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_bib.tdf                                     ;         ;
; db/a_graycounter_a77.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_a77.tdf                                  ;         ;
; db/a_graycounter_6lc.tdf                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_6lc.tdf                                  ;         ;
; db/altsyncram_iv61.tdf                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf                                    ;         ;
; db/decode_a87.tdf                                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/decode_a87.tdf                                         ;         ;
; db/mux_q28.tdf                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_q28.tdf                                            ;         ;
; db/alt_synch_pipe_i98.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_i98.tdf                                 ;         ;
; db/dffpipe_te9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_te9.tdf                                        ;         ;
; db/alt_synch_pipe_3e8.tdf                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_3e8.tdf                                 ;         ;
; db/dffpipe_ue9.tdf                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_ue9.tdf                                        ;         ;
; db/cmpr_e66.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_e66.tdf                                           ;         ;
; db/cmpr_d66.tdf                                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_d66.tdf                                           ;         ;
+----------------------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 1,153          ;
;                                             ;                ;
; Total combinational functions               ; 778            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 519            ;
;     -- 3 input functions                    ; 114            ;
;     -- <=2 input functions                  ; 145            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 732            ;
;     -- arithmetic mode                      ; 46             ;
;                                             ;                ;
; Total registers                             ; 684            ;
;     -- Dedicated logic registers            ; 684            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 47             ;
; Total memory bits                           ; 133120         ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; clk_100M~input ;
; Maximum fan-out                             ; 349            ;
; Total fan-out                               ; 5126           ;
; Average fan-out                             ; 3.23           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                           ; Entity Name            ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |film_scanner                                               ; 778 (0)             ; 684 (0)                   ; 133120      ; 0            ; 0       ; 0         ; 47   ; 0            ; |film_scanner                                                                                                                                                 ; film_scanner           ; work         ;
;    |ccd_timing:ccd0|                                        ; 104 (104)           ; 63 (63)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ccd_timing:ccd0                                                                                                                                 ; ccd_timing             ; work         ;
;    |control:cont0|                                          ; 30 (30)             ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|control:cont0                                                                                                                                   ; control                ; work         ;
;    |dac:dac0|                                               ; 126 (126)           ; 115 (115)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|dac:dac0                                                                                                                                        ; dac                    ; work         ;
;    |data_formater:form0|                                    ; 15 (15)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|data_formater:form0                                                                                                                             ; data_formater          ; work         ;
;    |ft_232h:ft0|                                            ; 196 (0)             ; 175 (0)                   ; 133120      ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0                                                                                                                                     ; ft_232h                ; work         ;
;       |ft232h_fifos_interface:usb_ft232h_fifo_int|          ; 12 (6)              ; 26 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int                                                                                          ; ft232h_fifos_interface ; work         ;
;          |ft232h_receiver:rx_inst|                          ; 3 (3)               ; 12 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst                                                                  ; ft232h_receiver        ; work         ;
;             |pipeline:pipe_inst|                            ; 0 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst                                               ; pipeline               ; work         ;
;                |pipeline_step:pipeline_generate[1].pl_step| ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step    ; pipeline_step          ; work         ;
;          |ft232h_transmitter:tx_inst|                       ; 3 (3)               ; 12 (3)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst                                                               ; ft232h_transmitter     ; work         ;
;             |pipeline:pipe_inst|                            ; 0 (0)               ; 9 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst                                            ; pipeline               ; work         ;
;                |pipeline_step:pipeline_generate[1].pl_step| ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step ; pipeline_step          ; work         ;
;       |ft_rxfifo:ft_rxfifo_inst|                            ; 69 (0)              ; 57 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst                                                                                                            ; ft_rxfifo              ; work         ;
;          |dcfifo:dcfifo_component|                          ; 69 (0)              ; 57 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component                                                                                    ; dcfifo                 ; work         ;
;             |dcfifo_81n1:auto_generated|                    ; 69 (7)              ; 57 (31)                   ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated                                                         ; dcfifo_81n1            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                ; 16 (16)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_pjc:wrptr_g1p                             ; a_graycounter_pjc      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                ; 20 (20)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_t57:rdptr_g1p                             ; a_graycounter_t57      ; work         ;
;                |altsyncram_os61:fifo_ram|                   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|altsyncram_os61:fifo_ram                                ; altsyncram_os61        ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                           ; mux_j28                ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                           ; mux_j28                ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|             ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                          ; mux_j28                ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|             ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                          ; mux_j28                ; work         ;
;       |ft_txfifo:ft_txfifo_inst|                            ; 115 (0)             ; 92 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst                                                                                                            ; ft_txfifo              ; work         ;
;          |dcfifo:dcfifo_component|                          ; 115 (0)             ; 92 (0)                    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component                                                                                    ; dcfifo                 ; work         ;
;             |dcfifo_u7n1:auto_generated|                    ; 115 (5)             ; 92 (49)                   ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated                                                         ; dcfifo_u7n1            ; work         ;
;                |a_graycounter_6lc:wrptr_g1p|                ; 28 (28)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_6lc:wrptr_g1p                             ; a_graycounter_6lc      ; work         ;
;                |a_graycounter_a77:rdptr_g1p|                ; 29 (29)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_a77:rdptr_g1p                             ; a_graycounter_a77      ; work         ;
;                |altsyncram_iv61:fifo_ram|                   ; 11 (1)              ; 3 (3)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram                                ; altsyncram_iv61        ; work         ;
;                   |decode_a87:wren_decode_a|                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|decode_a87:wren_decode_a       ; decode_a87             ; work         ;
;                   |mux_q28:mux11|                           ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|mux_q28:mux11                  ; mux_q28                ; work         ;
;                |mux_j28:rdemp_eq_comp_lsb_mux|              ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                           ; mux_j28                ; work         ;
;                |mux_j28:rdemp_eq_comp_msb_mux|              ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                           ; mux_j28                ; work         ;
;                |mux_j28:wrfull_eq_comp_lsb_mux|             ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                          ; mux_j28                ; work         ;
;                |mux_j28:wrfull_eq_comp_msb_mux|             ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                          ; mux_j28                ; work         ;
;    |gsbus:gs_cont|                                          ; 274 (274)           ; 174 (174)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|gsbus:gs_cont                                                                                                                                   ; gsbus                  ; work         ;
;    |pll_80:pll_80_inst|                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|pll_80:pll_80_inst                                                                                                                              ; pll_80                 ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|pll_80:pll_80_inst|altpll:altpll_component                                                                                                      ; altpll                 ; work         ;
;          |pll_80_altpll:auto_generated|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|pll_80:pll_80_inst|altpll:altpll_component|pll_80_altpll:auto_generated                                                                         ; pll_80_altpll          ; work         ;
;    |stepper:step0|                                          ; 33 (33)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |film_scanner|stepper:step0                                                                                                                                   ; stepper                ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|altsyncram_os61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; None ;
; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; FIFO         ; 17.0    ; N/A          ; N/A          ; |film_scanner|ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst ; ft_rxfifo.v     ;
; Altera ; FIFO         ; 17.0    ; N/A          ; N/A          ; |film_scanner|ft_232h:ft0|ft_txfifo:ft_txfifo_inst ; ft_txfifo.v     ;
; Altera ; ALTPLL       ; 17.0    ; N/A          ; N/A          ; |film_scanner|pll_80:pll_80_inst                   ; pll_80.v        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |film_scanner|gsbus:gs_cont|read_state                        ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; read_state.11 ; read_state.10 ; read_state.01 ; read_state.00 ;
+---------------+---------------+---------------+---------------+---------------+
; read_state.00 ; 0             ; 0             ; 0             ; 0             ;
; read_state.01 ; 0             ; 0             ; 1             ; 1             ;
; read_state.10 ; 0             ; 1             ; 0             ; 1             ;
; read_state.11 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; dac:dac0|dac_state[4..7]               ; Stuck at GND due to stuck port data_in ;
; dac:dac0|dac_gain[17..19,21..23]       ; Merged with dac:dac0|dac_gain[16]      ;
; dac:dac0|dac_offset[17,19,20,22,23]    ; Merged with dac:dac0|dac_offset[16]    ;
; dac:dac0|dac_offset[21]                ; Merged with dac:dac0|dac_offset[18]    ;
; ccd_timing:ccd0|clk_timings_cntr       ; Stuck at GND due to stuck port data_in ;
; dac:dac0|dac_gain[20]                  ; Merged with dac:dac0|dac_offset[18]    ;
; dac:dac0|dac_gain[16]                  ; Merged with dac:dac0|dac_offset[16]    ;
; dac:dac0|dac_offset[16]                ; Stuck at GND due to stuck port data_in ;
; gsbus:gs_cont|read_state~8             ; Lost fanout                            ;
; gsbus:gs_cont|read_state~9             ; Lost fanout                            ;
; Total Number of Removed Registers = 22 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 684   ;
; Number of registers using Synchronous Clear  ; 5     ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 301   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+
; ccd_timing:ccd0|timings_cntr[2]                                                                                                ; 17      ;
; dac:dac0|dac_state[0]                                                                                                          ; 45      ;
; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 3       ;
; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 3       ;
; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_a77:rdptr_g1p|counter3a0 ; 8       ;
; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter6a0 ; 7       ;
; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_a77:rdptr_g1p|parity4    ; 4       ;
; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|rdemp_eq_comp_lsb_aeb                  ; 6       ;
; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|rdemp_eq_comp_msb_aeb                  ; 6       ;
; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity7    ; 4       ;
; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_t57:rdptr_g1p|counter3a0 ; 9       ;
; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_6lc:wrptr_g1p|counter6a0 ; 7       ;
; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_t57:rdptr_g1p|parity4    ; 5       ;
; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_6lc:wrptr_g1p|parity7    ; 4       ;
; Total number of inverted registers = 14                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |film_scanner|ccd_timing:ccd0|pixel_cntr[4]                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |film_scanner|ccd_timing:ccd0|timings_cntr[4]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |film_scanner|data_formater:form0|tx_data_int[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |film_scanner|ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|receive ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |film_scanner|dac:dac0|dac_offset[16]                                        ;
; 17:1               ; 32 bits   ; 352 LEs       ; 32 LEs               ; 320 LEs                ; Yes        ; |film_scanner|dac:dac0|dac_offset[0]                                         ;
; 16:1               ; 5 bits    ; 50 LEs        ; 5 LEs                ; 45 LEs                 ; Yes        ; |film_scanner|dac:dac0|bit_cntr[4]                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------+
; Assignment                      ; Value ; From ; To                                 ;
+---------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                  ;
+---------------------------------+-------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                   ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                 ;
+---------------------------------------+-------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|altsyncram_os61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_8d9:rdfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_nc8:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                 ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                  ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_mc8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                 ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                  ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+------------------------------------+
; Assignment                      ; Value ; From ; To                                 ;
+---------------------------------+-------+------+------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                  ;
+---------------------------------+-------+------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated ;
+---------------------------------------+-------+------+---------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                      ;
+---------------------------------------+-------+------+---------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                       ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                       ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                       ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 1     ; -    ; -                                                       ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_lsb_aeb                                   ;
; POWER_UP_LEVEL                        ; HIGH  ; -    ; rdemp_eq_comp_msb_aeb                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                 ;
+---------------------------------------+-------+------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_a77:rdptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter3a0                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity4                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_6lc:wrptr_g1p ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                         ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter6a0                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity7                                                                                                    ;
+----------------+-------+------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                 ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                  ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp|dffpipe_te9:dffpipe12 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_8d9:wrfull_reg ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_te9:ws_brp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|dffpipe_te9:ws_bwp ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                               ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                                                 ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                                                  ;
+-----------------------+-------+------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe14 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_80:pll_80_inst|altpll:altpll_component ;
+-------------------------------+--------------------------+------------------------------+
; Parameter Name                ; Value                    ; Type                         ;
+-------------------------------+--------------------------+------------------------------+
; OPERATION_MODE                ; NORMAL                   ; Untyped                      ;
; PLL_TYPE                      ; AUTO                     ; Untyped                      ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll_80 ; Untyped                      ;
; QUALIFY_CONF_DONE             ; OFF                      ; Untyped                      ;
; COMPENSATE_CLOCK              ; CLK0                     ; Untyped                      ;
; SCAN_CHAIN                    ; LONG                     ; Untyped                      ;
; PRIMARY_CLOCK                 ; INCLK0                   ; Untyped                      ;
; INCLK0_INPUT_FREQUENCY        ; 10000                    ; Signed Integer               ;
; INCLK1_INPUT_FREQUENCY        ; 0                        ; Untyped                      ;
; GATE_LOCK_SIGNAL              ; NO                       ; Untyped                      ;
; GATE_LOCK_COUNTER             ; 0                        ; Untyped                      ;
; LOCK_HIGH                     ; 1                        ; Untyped                      ;
; LOCK_LOW                      ; 1                        ; Untyped                      ;
; VALID_LOCK_MULTIPLIER         ; 1                        ; Untyped                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                        ; Untyped                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                      ; Untyped                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                      ; Untyped                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                      ; Untyped                      ;
; SKIP_VCO                      ; OFF                      ; Untyped                      ;
; SWITCH_OVER_COUNTER           ; 0                        ; Untyped                      ;
; SWITCH_OVER_TYPE              ; AUTO                     ; Untyped                      ;
; FEEDBACK_SOURCE               ; EXTCLK0                  ; Untyped                      ;
; BANDWIDTH                     ; 0                        ; Untyped                      ;
; BANDWIDTH_TYPE                ; AUTO                     ; Untyped                      ;
; SPREAD_FREQUENCY              ; 0                        ; Untyped                      ;
; DOWN_SPREAD                   ; 0                        ; Untyped                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                      ; Untyped                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                      ; Untyped                      ;
; CLK9_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK8_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK7_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK6_MULTIPLY_BY              ; 0                        ; Untyped                      ;
; CLK5_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK4_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK3_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK2_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK1_MULTIPLY_BY              ; 1                        ; Untyped                      ;
; CLK0_MULTIPLY_BY              ; 8                        ; Signed Integer               ;
; CLK9_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK8_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK7_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK6_DIVIDE_BY                ; 0                        ; Untyped                      ;
; CLK5_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK4_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK3_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK2_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK1_DIVIDE_BY                ; 1                        ; Untyped                      ;
; CLK0_DIVIDE_BY                ; 5                        ; Signed Integer               ;
; CLK9_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK8_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK7_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK6_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK4_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK3_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK2_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK1_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK0_PHASE_SHIFT              ; 0                        ; Untyped                      ;
; CLK5_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK4_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK3_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK2_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK1_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK0_TIME_DELAY               ; 0                        ; Untyped                      ;
; CLK9_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK8_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK7_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK6_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK5_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK4_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK3_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK2_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK1_DUTY_CYCLE               ; 50                       ; Untyped                      ;
; CLK0_DUTY_CYCLE               ; 50                       ; Signed Integer               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                      ; Untyped                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                      ; Untyped                      ;
; LOCK_WINDOW_UI                ;  0.05                    ; Untyped                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                   ; Untyped                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                   ; Untyped                      ;
; DPA_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; DPA_DIVIDE_BY                 ; 1                        ; Untyped                      ;
; DPA_DIVIDER                   ; 0                        ; Untyped                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                        ; Untyped                      ;
; EXTCLK3_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK2_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK1_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK0_DIVIDE_BY             ; 1                        ; Untyped                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                        ; Untyped                      ;
; EXTCLK3_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK2_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK1_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK0_TIME_DELAY            ; 0                        ; Untyped                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                       ; Untyped                      ;
; VCO_MULTIPLY_BY               ; 0                        ; Untyped                      ;
; VCO_DIVIDE_BY                 ; 0                        ; Untyped                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                        ; Untyped                      ;
; VCO_MIN                       ; 0                        ; Untyped                      ;
; VCO_MAX                       ; 0                        ; Untyped                      ;
; VCO_CENTER                    ; 0                        ; Untyped                      ;
; PFD_MIN                       ; 0                        ; Untyped                      ;
; PFD_MAX                       ; 0                        ; Untyped                      ;
; M_INITIAL                     ; 0                        ; Untyped                      ;
; M                             ; 0                        ; Untyped                      ;
; N                             ; 1                        ; Untyped                      ;
; M2                            ; 1                        ; Untyped                      ;
; N2                            ; 1                        ; Untyped                      ;
; SS                            ; 1                        ; Untyped                      ;
; C0_HIGH                       ; 0                        ; Untyped                      ;
; C1_HIGH                       ; 0                        ; Untyped                      ;
; C2_HIGH                       ; 0                        ; Untyped                      ;
; C3_HIGH                       ; 0                        ; Untyped                      ;
; C4_HIGH                       ; 0                        ; Untyped                      ;
; C5_HIGH                       ; 0                        ; Untyped                      ;
; C6_HIGH                       ; 0                        ; Untyped                      ;
; C7_HIGH                       ; 0                        ; Untyped                      ;
; C8_HIGH                       ; 0                        ; Untyped                      ;
; C9_HIGH                       ; 0                        ; Untyped                      ;
; C0_LOW                        ; 0                        ; Untyped                      ;
; C1_LOW                        ; 0                        ; Untyped                      ;
; C2_LOW                        ; 0                        ; Untyped                      ;
; C3_LOW                        ; 0                        ; Untyped                      ;
; C4_LOW                        ; 0                        ; Untyped                      ;
; C5_LOW                        ; 0                        ; Untyped                      ;
; C6_LOW                        ; 0                        ; Untyped                      ;
; C7_LOW                        ; 0                        ; Untyped                      ;
; C8_LOW                        ; 0                        ; Untyped                      ;
; C9_LOW                        ; 0                        ; Untyped                      ;
; C0_INITIAL                    ; 0                        ; Untyped                      ;
; C1_INITIAL                    ; 0                        ; Untyped                      ;
; C2_INITIAL                    ; 0                        ; Untyped                      ;
; C3_INITIAL                    ; 0                        ; Untyped                      ;
; C4_INITIAL                    ; 0                        ; Untyped                      ;
; C5_INITIAL                    ; 0                        ; Untyped                      ;
; C6_INITIAL                    ; 0                        ; Untyped                      ;
; C7_INITIAL                    ; 0                        ; Untyped                      ;
; C8_INITIAL                    ; 0                        ; Untyped                      ;
; C9_INITIAL                    ; 0                        ; Untyped                      ;
; C0_MODE                       ; BYPASS                   ; Untyped                      ;
; C1_MODE                       ; BYPASS                   ; Untyped                      ;
; C2_MODE                       ; BYPASS                   ; Untyped                      ;
; C3_MODE                       ; BYPASS                   ; Untyped                      ;
; C4_MODE                       ; BYPASS                   ; Untyped                      ;
; C5_MODE                       ; BYPASS                   ; Untyped                      ;
; C6_MODE                       ; BYPASS                   ; Untyped                      ;
; C7_MODE                       ; BYPASS                   ; Untyped                      ;
; C8_MODE                       ; BYPASS                   ; Untyped                      ;
; C9_MODE                       ; BYPASS                   ; Untyped                      ;
; C0_PH                         ; 0                        ; Untyped                      ;
; C1_PH                         ; 0                        ; Untyped                      ;
; C2_PH                         ; 0                        ; Untyped                      ;
; C3_PH                         ; 0                        ; Untyped                      ;
; C4_PH                         ; 0                        ; Untyped                      ;
; C5_PH                         ; 0                        ; Untyped                      ;
; C6_PH                         ; 0                        ; Untyped                      ;
; C7_PH                         ; 0                        ; Untyped                      ;
; C8_PH                         ; 0                        ; Untyped                      ;
; C9_PH                         ; 0                        ; Untyped                      ;
; L0_HIGH                       ; 1                        ; Untyped                      ;
; L1_HIGH                       ; 1                        ; Untyped                      ;
; G0_HIGH                       ; 1                        ; Untyped                      ;
; G1_HIGH                       ; 1                        ; Untyped                      ;
; G2_HIGH                       ; 1                        ; Untyped                      ;
; G3_HIGH                       ; 1                        ; Untyped                      ;
; E0_HIGH                       ; 1                        ; Untyped                      ;
; E1_HIGH                       ; 1                        ; Untyped                      ;
; E2_HIGH                       ; 1                        ; Untyped                      ;
; E3_HIGH                       ; 1                        ; Untyped                      ;
; L0_LOW                        ; 1                        ; Untyped                      ;
; L1_LOW                        ; 1                        ; Untyped                      ;
; G0_LOW                        ; 1                        ; Untyped                      ;
; G1_LOW                        ; 1                        ; Untyped                      ;
; G2_LOW                        ; 1                        ; Untyped                      ;
; G3_LOW                        ; 1                        ; Untyped                      ;
; E0_LOW                        ; 1                        ; Untyped                      ;
; E1_LOW                        ; 1                        ; Untyped                      ;
; E2_LOW                        ; 1                        ; Untyped                      ;
; E3_LOW                        ; 1                        ; Untyped                      ;
; L0_INITIAL                    ; 1                        ; Untyped                      ;
; L1_INITIAL                    ; 1                        ; Untyped                      ;
; G0_INITIAL                    ; 1                        ; Untyped                      ;
; G1_INITIAL                    ; 1                        ; Untyped                      ;
; G2_INITIAL                    ; 1                        ; Untyped                      ;
; G3_INITIAL                    ; 1                        ; Untyped                      ;
; E0_INITIAL                    ; 1                        ; Untyped                      ;
; E1_INITIAL                    ; 1                        ; Untyped                      ;
; E2_INITIAL                    ; 1                        ; Untyped                      ;
; E3_INITIAL                    ; 1                        ; Untyped                      ;
; L0_MODE                       ; BYPASS                   ; Untyped                      ;
; L1_MODE                       ; BYPASS                   ; Untyped                      ;
; G0_MODE                       ; BYPASS                   ; Untyped                      ;
; G1_MODE                       ; BYPASS                   ; Untyped                      ;
; G2_MODE                       ; BYPASS                   ; Untyped                      ;
; G3_MODE                       ; BYPASS                   ; Untyped                      ;
; E0_MODE                       ; BYPASS                   ; Untyped                      ;
; E1_MODE                       ; BYPASS                   ; Untyped                      ;
; E2_MODE                       ; BYPASS                   ; Untyped                      ;
; E3_MODE                       ; BYPASS                   ; Untyped                      ;
; L0_PH                         ; 0                        ; Untyped                      ;
; L1_PH                         ; 0                        ; Untyped                      ;
; G0_PH                         ; 0                        ; Untyped                      ;
; G1_PH                         ; 0                        ; Untyped                      ;
; G2_PH                         ; 0                        ; Untyped                      ;
; G3_PH                         ; 0                        ; Untyped                      ;
; E0_PH                         ; 0                        ; Untyped                      ;
; E1_PH                         ; 0                        ; Untyped                      ;
; E2_PH                         ; 0                        ; Untyped                      ;
; E3_PH                         ; 0                        ; Untyped                      ;
; M_PH                          ; 0                        ; Untyped                      ;
; C1_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C2_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C3_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C4_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C5_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C6_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C7_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C8_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; C9_USE_CASC_IN                ; OFF                      ; Untyped                      ;
; CLK0_COUNTER                  ; G0                       ; Untyped                      ;
; CLK1_COUNTER                  ; G0                       ; Untyped                      ;
; CLK2_COUNTER                  ; G0                       ; Untyped                      ;
; CLK3_COUNTER                  ; G0                       ; Untyped                      ;
; CLK4_COUNTER                  ; G0                       ; Untyped                      ;
; CLK5_COUNTER                  ; G0                       ; Untyped                      ;
; CLK6_COUNTER                  ; E0                       ; Untyped                      ;
; CLK7_COUNTER                  ; E1                       ; Untyped                      ;
; CLK8_COUNTER                  ; E2                       ; Untyped                      ;
; CLK9_COUNTER                  ; E3                       ; Untyped                      ;
; L0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; L1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; G3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E0_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E1_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E2_TIME_DELAY                 ; 0                        ; Untyped                      ;
; E3_TIME_DELAY                 ; 0                        ; Untyped                      ;
; M_TIME_DELAY                  ; 0                        ; Untyped                      ;
; N_TIME_DELAY                  ; 0                        ; Untyped                      ;
; EXTCLK3_COUNTER               ; E3                       ; Untyped                      ;
; EXTCLK2_COUNTER               ; E2                       ; Untyped                      ;
; EXTCLK1_COUNTER               ; E1                       ; Untyped                      ;
; EXTCLK0_COUNTER               ; E0                       ; Untyped                      ;
; ENABLE0_COUNTER               ; L0                       ; Untyped                      ;
; ENABLE1_COUNTER               ; L0                       ; Untyped                      ;
; CHARGE_PUMP_CURRENT           ; 2                        ; Untyped                      ;
; LOOP_FILTER_R                 ;  1.000000                ; Untyped                      ;
; LOOP_FILTER_C                 ; 5                        ; Untyped                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                     ; Untyped                      ;
; LOOP_FILTER_R_BITS            ; 9999                     ; Untyped                      ;
; LOOP_FILTER_C_BITS            ; 9999                     ; Untyped                      ;
; VCO_POST_SCALE                ; 0                        ; Untyped                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                        ; Untyped                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E             ; Untyped                      ;
; PORT_CLKENA0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA4                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKENA5                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_EXTCLK0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK2                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_EXTCLK3                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD0                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKBAD1                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK0                     ; PORT_USED                ; Untyped                      ;
; PORT_CLK1                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK2                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK3                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK4                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK5                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK6                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK7                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK8                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLK9                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATA                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDATAOUT              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANDONE                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKLOSS                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK1                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_INCLK0                   ; PORT_USED                ; Untyped                      ;
; PORT_FBIN                     ; PORT_UNUSED              ; Untyped                      ;
; PORT_PLLENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_CLKSWITCH                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ARESET                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_PFDENA                   ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLK                  ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANACLR                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANREAD                 ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANWRITE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_LOCKED                   ; PORT_USED                ; Untyped                      ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED              ; Untyped                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_PHASEDONE                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASESTEP                ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED              ; Untyped                      ;
; PORT_SCANCLKENA               ; PORT_UNUSED              ; Untyped                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED              ; Untyped                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY        ; Untyped                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY        ; Untyped                      ;
; M_TEST_SOURCE                 ; 5                        ; Untyped                      ;
; C0_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C1_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C2_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C3_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C4_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C5_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C6_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C7_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C8_TEST_SOURCE                ; 5                        ; Untyped                      ;
; C9_TEST_SOURCE                ; 5                        ; Untyped                      ;
; CBXI_PARAMETER                ; pll_80_altpll            ; Untyped                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO                     ; Untyped                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                        ; Untyped                      ;
; WIDTH_CLOCK                   ; 5                        ; Signed Integer               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                        ; Untyped                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF                      ; Untyped                      ;
; DEVICE_FAMILY                 ; Cyclone IV E             ; Untyped                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                   ; Untyped                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                      ; Untyped                      ;
; AUTO_CARRY_CHAINS             ; ON                       ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS          ; OFF                      ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS           ; ON                       ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF                      ; IGNORE_CASCADE               ;
+-------------------------------+--------------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ccd_timing:ccd0 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; P1_HIGH_SH     ; 0     ; Signed Integer                      ;
; RS_HIGH_SH     ; 21    ; Signed Integer                      ;
; RS_LOW_SH      ; 26    ; Signed Integer                      ;
; CP_HIGH_SH     ; 31    ; Signed Integer                      ;
; CP_LOW_SH      ; 36    ; Signed Integer                      ;
; SH_HIGH        ; 41    ; Signed Integer                      ;
; SH_LOW         ; 61    ; Signed Integer                      ;
; RS_HIGH_SH2    ; 70    ; Signed Integer                      ;
; RS_LOW_SH2     ; 74    ; Signed Integer                      ;
; CP_HIGH_SH2    ; 78    ; Signed Integer                      ;
; CP_LOW_SH2     ; 81    ; Signed Integer                      ;
; P1_LOW_SH      ; 80    ; Signed Integer                      ;
; P1_LOW         ; 120   ; Signed Integer                      ;
; RS_HIGH        ; 132   ; Signed Integer                      ;
; RS_LOW         ; 136   ; Signed Integer                      ;
; CP_HIGH        ; 140   ; Signed Integer                      ;
; CP_LOW         ; 144   ; Signed Integer                      ;
; P1_HIGH        ; 139   ; Signed Integer                      ;
; D0_LOW         ; 159   ; Signed Integer                      ;
; CS_HIGH        ; 120   ; Signed Integer                      ;
; CS_LOW         ; 127   ; Signed Integer                      ;
; D15_HIGH       ; 128   ; Signed Integer                      ;
; D15_LOW        ; 129   ; Signed Integer                      ;
; D14_HIGH       ; 130   ; Signed Integer                      ;
; D14_LOW        ; 131   ; Signed Integer                      ;
; D13_HIGH       ; 132   ; Signed Integer                      ;
; D13_LOW        ; 133   ; Signed Integer                      ;
; D12_HIGH       ; 134   ; Signed Integer                      ;
; D12_LOW        ; 135   ; Signed Integer                      ;
; D11_HIGH       ; 136   ; Signed Integer                      ;
; D11_LOW        ; 137   ; Signed Integer                      ;
; D10_HIGH       ; 138   ; Signed Integer                      ;
; D10_LOW        ; 139   ; Signed Integer                      ;
; D9_HIGH        ; 140   ; Signed Integer                      ;
; D9_LOW         ; 141   ; Signed Integer                      ;
; D8_HIGH        ; 142   ; Signed Integer                      ;
; D8_LOW         ; 143   ; Signed Integer                      ;
; D7_HIGH        ; 144   ; Signed Integer                      ;
; D7_LOW         ; 145   ; Signed Integer                      ;
; D6_HIGH        ; 146   ; Signed Integer                      ;
; D6_LOW         ; 147   ; Signed Integer                      ;
; D5_HIGH        ; 148   ; Signed Integer                      ;
; D5_LOW         ; 149   ; Signed Integer                      ;
; D4_HIGH        ; 150   ; Signed Integer                      ;
; D4_LOW         ; 151   ; Signed Integer                      ;
; D3_HIGH        ; 152   ; Signed Integer                      ;
; D3_LOW         ; 153   ; Signed Integer                      ;
; D2_HIGH        ; 154   ; Signed Integer                      ;
; D2_LOW         ; 155   ; Signed Integer                      ;
; D1_HIGH        ; 156   ; Signed Integer                      ;
; D1_LOW         ; 157   ; Signed Integer                      ;
; D0_HIGH        ; 158   ; Signed Integer                      ;
; LINE_WAIT      ; 0     ; Signed Integer                      ;
; LINE_RUN       ; 1     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: dac:dac0 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; DAC_LOAD_A     ; 16    ; Signed Integer               ;
; DAC_LOAD_B     ; 36    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                             ;
+-------------------------+--------------+------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                          ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                          ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                          ;
; CBXI_PARAMETER          ; dcfifo_81n1  ; Untyped                                                          ;
+-------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component ;
+-------------------------+--------------+------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                             ;
+-------------------------+--------------+------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                          ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH               ; 8            ; Signed Integer                                                   ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                                                   ;
; LPM_WIDTHU              ; 15           ; Signed Integer                                                   ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                          ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                          ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                          ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                          ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                          ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                          ;
; RDSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Signed Integer                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                          ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                          ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                          ;
; ADD_USEDW_MSB_BIT       ; ON           ; Untyped                                                          ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                          ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                          ;
; CBXI_PARAMETER          ; dcfifo_u7n1  ; Untyped                                                          ;
+-------------------------+--------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; READ_LATENCY   ; 1     ; Signed Integer                                                             ;
; WRITE_LATENCY  ; 1     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; LATENCY        ; 1     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                        ;
; LATENCY        ; 1     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; LATENCY        ; 1     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                           ;
; LATENCY        ; 1     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 8     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; pll_80:pll_80_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 10000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                              ;
+----------------------------+--------------------------------------------------------------+
; Name                       ; Value                                                        ;
+----------------------------+--------------------------------------------------------------+
; Number of entity instances ; 2                                                            ;
; Entity Instance            ; ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                   ;
;     -- LPM_WIDTH           ; 8                                                            ;
;     -- LPM_NUMWORDS        ; 256                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                          ;
;     -- USE_EAB             ; ON                                                           ;
; Entity Instance            ; ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                   ;
;     -- LPM_WIDTH           ; 8                                                            ;
;     -- LPM_NUMWORDS        ; 16384                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                          ;
;     -- USE_EAB             ; ON                                                           ;
+----------------------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:cont0"                                                                                                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; nrst          ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; led_pwm_val   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; scan_sub_smpl ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; scan_fr       ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; clk_100M      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------+
; Port Connectivity Checks: "gsbus:gs_cont" ;
+------+-------+----------+-----------------+
; Port ; Type  ; Severity ; Details         ;
+------+-------+----------+-----------------+
; nrst ; Input ; Info     ; Stuck at VCC    ;
+------+-------+----------+-----------------+


+-------------------------------------------------+
; Port Connectivity Checks: "data_formater:form0" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; nrst ; Input ; Info     ; Stuck at VCC          ;
+------+-------+----------+-----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ft_232h:ft0|ft_txfifo:ft_txfifo_inst"                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ft_232h:ft0"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; nrst      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rx_aclr   ; Input  ; Info     ; Stuck at GND                                                                        ;
; rx_nbytes ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tx_full   ; Input  ; Info     ; Explicitly unconnected                                                              ;
; tx_nbytes ; Output ; Info     ; Explicitly unconnected                                                              ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "stepper:step0"                                                                                                                                                                         ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nrst      ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; nrst[-1]  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; speed     ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (8 bits) it drives.  The 8 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; mtr_nhome ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; mtr_nflt  ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "ccd_timing:ccd0" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; nrst     ; Input ; Info     ; Stuck at VCC  ;
; cal_mode ; Input ; Info     ; Stuck at GND  ;
; div      ; Input ; Info     ; Stuck at GND  ;
+----------+-------+----------+---------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll_80:pll_80_inst"      ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 47                          ;
; cycloneiii_ff         ; 684                         ;
;     ENA               ; 296                         ;
;     ENA SCLR          ; 5                           ;
;     SLD               ; 1                           ;
;     plain             ; 382                         ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 783                         ;
;     arith             ; 46                          ;
;         2 data inputs ; 46                          ;
;     normal            ; 737                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 86                          ;
;         3 data inputs ; 114                         ;
;         4 data inputs ; 519                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.38                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Thu May 17 20:05:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/gsbus/gsbus.sv
    Info (12023): Found entity 1: gsbus File: C:/Users/George/Documents/FilmScannerFPGA/gsbus/gsbus.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/data_formatter.sv
    Info (12023): Found entity 1: data_formater File: C:/Users/George/Documents/FilmScannerFPGA/data_formatter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/stepper.sv
    Info (12023): Found entity 1: stepper File: C:/Users/George/Documents/FilmScannerFPGA/stepper.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/ft232h.sv
    Info (12023): Found entity 1: ft_232h File: C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv
    Info (12023): Found entity 1: pipeline_step File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv Line: 1
    Info (12023): Found entity 2: pipeline File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv
    Info (12023): Found entity 1: ft232h_transmitter File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_transmitter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv
    Info (12023): Found entity 1: ft232h_receiver File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv
    Info (12023): Found entity 1: ft232h_fifos_interface File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/control.sv
    Info (12023): Found entity 1: control File: C:/Users/George/Documents/FilmScannerFPGA/control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/dac.sv
    Info (12023): Found entity 1: dac File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/ccd_timing.sv
    Info (12023): Found entity 1: ccd_timing File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/george/documents/filmscannerfpga/film_scanner.sv
    Info (12023): Found entity 1: film_scanner File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll_80.v
    Info (12023): Found entity 1: pll_80 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ft_rxfifo.v
    Info (12023): Found entity 1: ft_rxfifo File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ft_txfifo.v
    Info (12023): Found entity 1: ft_txfifo File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v Line: 40
Warning (10236): Verilog HDL Implicit Net warning at film_scanner.sv(190): created implicit net for "rx_aclr" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 190
Info (12127): Elaborating entity "film_scanner" for the top level hierarchy
Warning (10030): Net "rx_aclr" at film_scanner.sv(190) has no driver or initial value, using a default initial value '0' File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 190
Warning (10034): Output port "led[3..1]" at film_scanner.sv(58) has no driver File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 58
Warning (10034): Output port "led_pwm" at film_scanner.sv(7) has no driver File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 7
Info (12128): Elaborating entity "pll_80" for hierarchy "pll_80:pll_80_inst" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 102
Info (12128): Elaborating entity "altpll" for hierarchy "pll_80:pll_80_inst|altpll:altpll_component" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll_80:pll_80_inst|altpll:altpll_component" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v Line: 95
Info (12133): Instantiated megafunction "pll_80:pll_80_inst|altpll:altpll_component" with the following parameter: File: C:/Users/George/Documents/FilmScannerFPGA/quartus/pll_80.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "8"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "10000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_80"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v
    Info (12023): Found entity 1: pll_80_altpll File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/pll_80_altpll.v Line: 30
Info (12128): Elaborating entity "pll_80_altpll" for hierarchy "pll_80:pll_80_inst|altpll:altpll_component|pll_80_altpll:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ccd_timing" for hierarchy "ccd_timing:ccd0" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 129
Warning (10036): Verilog HDL or VHDL warning at ccd_timing.sv(139): object "start_cntr" assigned a value but never read File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 139
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(66): truncated value with size 32 to match size of target (1) File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 66
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(171): truncated value with size 32 to match size of target (1) File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 171
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(172): truncated value with size 32 to match size of target (1) File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 172
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(186): truncated value with size 32 to match size of target (1) File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 186
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(202): truncated value with size 32 to match size of target (14) File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 202
Warning (10230): Verilog HDL assignment warning at ccd_timing.sv(205): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/ccd_timing.sv Line: 205
Info (12128): Elaborating entity "dac" for hierarchy "dac:dac0" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 144
Warning (10230): Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 50
Warning (10230): Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 89
Warning (10230): Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 107
Warning (10230): Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 108
Warning (10230): Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 120
Warning (10230): Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 133
Warning (10230): Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 177
Warning (10230): Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 188
Warning (10230): Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 198
Warning (10230): Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 211
Warning (10230): Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/dac.sv Line: 255
Info (12128): Elaborating entity "stepper" for hierarchy "stepper:step0" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 168
Warning (10230): Verilog HDL assignment warning at stepper.sv(72): truncated value with size 32 to match size of target (19) File: C:/Users/George/Documents/FilmScannerFPGA/stepper.sv Line: 72
Info (12128): Elaborating entity "ft_232h" for hierarchy "ft_232h:ft0" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 201
Info (12128): Elaborating entity "ft_rxfifo" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst" File: C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv Line: 58
Info (12128): Elaborating entity "dcfifo" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 93
Info (12130): Elaborated megafunction instantiation "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 93
Info (12133): Instantiated megafunction "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_rxfifo.v Line: 93
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_81n1.tdf
    Info (12023): Found entity 1: dcfifo_81n1 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 49
Info (12128): Elaborating entity "dcfifo_81n1" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_ugb.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_t57.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_t57:rdptr_g1p" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_pjc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|a_graycounter_pjc:wrptr_g1p" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_os61.tdf
    Info (12023): Found entity 1: altsyncram_os61 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_os61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_os61" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|altsyncram_os61:fifo_ram" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf
    Info (12023): Found entity 1: dffpipe_8d9 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_8d9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_8d9" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_8d9:rdfull_reg" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 85
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_gd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|dffpipe_gd9:rs_brp" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_nc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_nc8 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_nc8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_nc8" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_nc8:rs_dgwp" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 88
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_id9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_nc8:rs_dgwp|dffpipe_id9:dffpipe3" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_nc8.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_mc8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_mc8 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_mc8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_mc8" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_mc8:ws_dgrp" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 89
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_hd9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|alt_synch_pipe_mc8:ws_dgrp|dffpipe_hd9:dffpipe12" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_mc8.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_b66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|cmpr_b66:rdempty_eq_comp1_lsb" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 93
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf
    Info (12023): Found entity 1: cmpr_a66 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_a66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_a66" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|cmpr_a66:rdempty_eq_comp1_msb" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 94
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_f66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|cmpr_f66:rdfull_eq_comp" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 97
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_j28.tdf Line: 23
Info (12128): Elaborating entity "mux_j28" for hierarchy "ft_232h:ft0|ft_rxfifo:ft_rxfifo_inst|dcfifo:dcfifo_component|dcfifo_81n1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_81n1.tdf Line: 102
Info (12128): Elaborating entity "ft_txfifo" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst" File: C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv Line: 84
Info (12128): Elaborating entity "dcfifo" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v Line: 93
Info (12130): Elaborated megafunction instantiation "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v Line: 93
Info (12133): Instantiated megafunction "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/George/Documents/FilmScannerFPGA/quartus/ft_txfifo.v Line: 93
    Info (12134): Parameter "add_usedw_msb_bit" = "ON"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "15"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "3"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_u7n1.tdf
    Info (12023): Found entity 1: dcfifo_u7n1 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 47
Info (12128): Elaborating entity "dcfifo_u7n1" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_bib.tdf
    Info (12023): Found entity 1: a_gray2bin_bib File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_gray2bin_bib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_bib" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_gray2bin_bib:wrptr_g_gray2bin" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_a77.tdf
    Info (12023): Found entity 1: a_graycounter_a77 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_a77.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_a77" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_a77:rdptr_g1p" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_6lc.tdf
    Info (12023): Found entity 1: a_graycounter_6lc File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/a_graycounter_6lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_6lc" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|a_graycounter_6lc:wrptr_g1p" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 64
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iv61.tdf
    Info (12023): Found entity 1: altsyncram_iv61 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_iv61" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 65
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a87.tdf
    Info (12023): Found entity 1: decode_a87 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/decode_a87.tdf Line: 23
Info (12128): Elaborating entity "decode_a87" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|decode_a87:decode10" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_q28.tdf
    Info (12023): Found entity 1: mux_q28 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/mux_q28.tdf Line: 23
Info (12128): Elaborating entity "mux_q28" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|altsyncram_iv61:fifo_ram|mux_q28:mux11" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/altsyncram_iv61.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i98.tdf
    Info (12023): Found entity 1: alt_synch_pipe_i98 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_i98.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_i98" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 82
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_te9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_i98:rs_dgwp|dffpipe_te9:dffpipe12" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_i98.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3e8.tdf
    Info (12023): Found entity 1: alt_synch_pipe_3e8 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_3e8.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_3e8" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 86
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dffpipe_ue9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|alt_synch_pipe_3e8:ws_dgrp|dffpipe_ue9:dffpipe14" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/alt_synch_pipe_3e8.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e66.tdf
    Info (12023): Found entity 1: cmpr_e66 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_e66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_e66" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_e66:rdempty_eq_comp1_lsb" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 90
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d66.tdf
    Info (12023): Found entity 1: cmpr_d66 File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/cmpr_d66.tdf Line: 23
Info (12128): Elaborating entity "cmpr_d66" for hierarchy "ft_232h:ft0|ft_txfifo:ft_txfifo_inst|dcfifo:dcfifo_component|dcfifo_u7n1:auto_generated|cmpr_d66:rdempty_eq_comp1_msb" File: C:/Users/George/Documents/FilmScannerFPGA/quartus/db/dcfifo_u7n1.tdf Line: 91
Info (12128): Elaborating entity "ft232h_fifos_interface" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int" File: C:/Users/George/Documents/FilmScannerFPGA/ft232h.sv Line: 112
Info (12128): Elaborating entity "ft232h_receiver" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst" File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv Line: 87
Info (12128): Elaborating entity "pipeline" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst" File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_receiver.sv Line: 70
Info (12128): Elaborating entity "pipeline_step" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_receiver:rx_inst|pipeline:pipe_inst|pipeline_step:pipeline_generate[1].pl_step" File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/pipeline.sv Line: 129
Info (12128): Elaborating entity "ft232h_transmitter" for hierarchy "ft_232h:ft0|ft232h_fifos_interface:usb_ft232h_fifo_int|ft232h_transmitter:tx_inst" File: C:/Users/George/Documents/FilmScannerFPGA/usb_ft232h_avalon-mm_interface/trunk/hw/ft232h_fifos_interface.sv Line: 108
Info (12128): Elaborating entity "data_formater" for hierarchy "data_formater:form0" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 215
Warning (10230): Verilog HDL assignment warning at data_formatter.sv(24): truncated value with size 32 to match size of target (8) File: C:/Users/George/Documents/FilmScannerFPGA/data_formatter.sv Line: 24
Info (12128): Elaborating entity "gsbus" for hierarchy "gsbus:gs_cont" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 235
Info (12128): Elaborating entity "control" for hierarchy "control:cont0" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 258
Warning (10036): Verilog HDL or VHDL warning at control.sv(46): object "bus_gpreg_r" assigned a value but never read File: C:/Users/George/Documents/FilmScannerFPGA/control.sv Line: 46
Warning (10762): Verilog HDL Case Statement warning at control.sv(76): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/George/Documents/FilmScannerFPGA/control.sv Line: 76
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led_pwm" is stuck at GND File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 7
    Warning (13410): Pin "mtr_nrst" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 30
    Warning (13410): Pin "mtr_decay" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 32
    Warning (13410): Pin "mtr_m[0]" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 35
    Warning (13410): Pin "mtr_m[1]" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 35
    Warning (13410): Pin "mtr_m[2]" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 35
    Warning (13410): Pin "ft_siwu" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 52
    Warning (13410): Pin "ft_pwrsav" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 53
    Warning (13410): Pin "ft_nrst" is stuck at VCC File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 54
    Warning (13410): Pin "led[1]" is stuck at GND File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 58
    Warning (13410): Pin "led[2]" is stuck at GND File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 58
    Warning (13410): Pin "led[3]" is stuck at GND File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 58
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mtr_nhome" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 37
    Warning (15610): No output dependent on input pin "mtr_nflt" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 37
    Warning (15610): No output dependent on input pin "ft_ac8" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 45
    Warning (15610): No output dependent on input pin "ft_ac9" File: C:/Users/George/Documents/FilmScannerFPGA/film_scanner.sv Line: 46
Info (21057): Implemented 1226 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1154 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 641 megabytes
    Info: Processing ended: Thu May 17 20:05:21 2018
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:32


