module module_0 (
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    output id_5,
    output [id_2 : id_4] id_6,
    output [id_3 : id_5] id_7,
    input [1 'b0 : id_6[id_4]] id_8,
    input logic id_9,
    input id_10,
    input [id_4 : id_8] id_11
);
  id_12 id_13 (
      .id_3 (id_11),
      .id_10(id_5)
  );
  id_14 id_15 (
      .id_9 (id_1),
      .id_13(id_4),
      .id_3 (1'd0),
      .id_3 (id_2),
      .id_6 (id_5)
  );
  assign id_10 = id_10;
endmodule
