//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_89
.address_size 64

	// .globl	marlin_gemm_int4_bf16
// _ZZ21marlin_gemm_int4_bf16E10smem_input has been demoted
// _ZZ21marlin_gemm_int4_bf16E11smem_weight has been demoted
// _ZZ21marlin_gemm_int8_bf16E10smem_input has been demoted
// _ZZ21marlin_gemm_int8_bf16E11smem_weight has been demoted
// _ZZ24marlin_gemm_int4_zp_bf16E10smem_input has been demoted
// _ZZ24marlin_gemm_int4_zp_bf16E11smem_weight has been demoted
// _ZZ20marlin_gemm_fp8_bf16E10smem_input has been demoted
// _ZZ20marlin_gemm_fp8_bf16E11smem_weight has been demoted

.visible .entry marlin_gemm_int4_bf16(
	.param .u64 marlin_gemm_int4_bf16_param_0,
	.param .u64 marlin_gemm_int4_bf16_param_1,
	.param .u64 marlin_gemm_int4_bf16_param_2,
	.param .u64 marlin_gemm_int4_bf16_param_3,
	.param .u64 marlin_gemm_int4_bf16_param_4,
	.param .u32 marlin_gemm_int4_bf16_param_5,
	.param .u32 marlin_gemm_int4_bf16_param_6,
	.param .u32 marlin_gemm_int4_bf16_param_7,
	.param .u32 marlin_gemm_int4_bf16_param_8,
	.param .u32 marlin_gemm_int4_bf16_param_9,
	.param .u32 marlin_gemm_int4_bf16_param_10,
	.param .u32 marlin_gemm_int4_bf16_param_11,
	.param .u32 marlin_gemm_int4_bf16_param_12,
	.param .u32 marlin_gemm_int4_bf16_param_13,
	.param .u64 marlin_gemm_int4_bf16_param_14,
	.param .u64 marlin_gemm_int4_bf16_param_15,
	.param .u64 marlin_gemm_int4_bf16_param_16,
	.param .u64 marlin_gemm_int4_bf16_param_17
)
{
	.reg .pred 	%p<67>;
	.reg .b16 	%rs<51>;
	.reg .f32 	%f<1002>;
	.reg .b32 	%r<162>;
	.reg .b64 	%rd<85>;
	// demoted variable
	.shared .align 4 .b8 _ZZ21marlin_gemm_int4_bf16E10smem_input[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ21marlin_gemm_int4_bf16E11smem_weight[1024];

	ld.param.u64 	%rd10, [marlin_gemm_int4_bf16_param_0];
	ld.param.u64 	%rd6, [marlin_gemm_int4_bf16_param_1];
	ld.param.u64 	%rd7, [marlin_gemm_int4_bf16_param_2];
	ld.param.u64 	%rd8, [marlin_gemm_int4_bf16_param_3];
	ld.param.u32 	%r72, [marlin_gemm_int4_bf16_param_5];
	ld.param.u32 	%r73, [marlin_gemm_int4_bf16_param_6];
	ld.param.u32 	%r74, [marlin_gemm_int4_bf16_param_7];
	ld.param.u32 	%r75, [marlin_gemm_int4_bf16_param_8];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r77, %ctaid.x;
	shl.b32 	%r1, %r77, 4;
	mov.u32 	%r78, %ctaid.y;
	shl.b32 	%r2, %r78, 4;
	mov.u32 	%r3, %tid.x;
	setp.lt.s32 	%p1, %r75, 1;
	mov.u32 	%r158, %r74;
	@%p1 bra 	$L__BB0_2;

	div.s32 	%r158, %r74, %r75;

$L__BB0_2:
	max.s32 	%r6, %r75, 1;
	shr.s32 	%r79, %r3, 31;
	shr.u32 	%r80, %r79, 28;
	add.s32 	%r81, %r3, %r80;
	and.b32  	%r82, %r81, -16;
	sub.s32 	%r7, %r3, %r82;
	setp.gt.s32 	%p2, %r74, 0;
	@%p2 bra 	$L__BB0_4;
	bra.uni 	$L__BB0_3;

$L__BB0_4:
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r9, %r1, %r7;
	add.s32 	%r10, %r6, -1;
	shl.b32 	%r84, %r7, 2;
	mov.u32 	%r85, _ZZ21marlin_gemm_int4_bf16E11smem_weight;
	add.s32 	%r11, %r85, %r84;
	add.s32 	%r12, %r2, 1;
	add.s32 	%r13, %r2, 2;
	add.s32 	%r14, %r2, 3;
	add.s32 	%r15, %r2, 4;
	add.s32 	%r16, %r2, 5;
	add.s32 	%r17, %r2, 6;
	add.s32 	%r18, %r2, 7;
	add.s32 	%r19, %r2, 8;
	add.s32 	%r20, %r2, 9;
	add.s32 	%r21, %r2, 10;
	add.s32 	%r22, %r2, 11;
	add.s32 	%r23, %r2, 12;
	add.s32 	%r24, %r2, 13;
	add.s32 	%r25, %r2, 14;
	add.s32 	%r26, %r2, 15;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd8;
	cvta.to.global.u64 	%rd4, %rd7;
	mov.u32 	%r159, 0;
	mov.f32 	%f970, 0f00000000;
	mov.f32 	%f971, %f970;
	mov.f32 	%f972, %f970;
	mov.f32 	%f973, %f970;
	mov.f32 	%f974, %f970;
	mov.f32 	%f975, %f970;
	mov.f32 	%f976, %f970;
	mov.f32 	%f977, %f970;
	mov.f32 	%f978, %f970;
	mov.f32 	%f979, %f970;
	mov.f32 	%f980, %f970;
	mov.f32 	%f981, %f970;
	mov.f32 	%f982, %f970;
	mov.f32 	%f983, %f970;
	mov.f32 	%f984, %f970;
	mov.f32 	%f985, %f970;

$L__BB0_5:
	setp.gt.s32 	%p3, %r3, 255;
	@%p3 bra 	$L__BB0_14;

	mov.u32 	%r160, %r3;

$L__BB0_7:
	shr.s32 	%r86, %r160, 31;
	shr.u32 	%r87, %r86, 28;
	add.s32 	%r88, %r160, %r87;
	shr.s32 	%r29, %r88, 4;
	add.s32 	%r30, %r29, %r2;
	and.b32  	%r89, %r88, -16;
	sub.s32 	%r31, %r160, %r89;
	add.s32 	%r32, %r31, %r159;
	setp.ge.s32 	%p4, %r30, %r72;
	setp.ge.s32 	%p5, %r32, %r74;
	mov.f32 	%f953, 0f00000000;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB0_9;

	mad.lo.s32 	%r90, %r30, %r74, %r32;
	mul.wide.s32 	%rd11, %r90, 2;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.u16 	%rs1, [%rd12];
	// begin inline asm
	{ mov.b32 %f953, {0,%rs1};}

	// end inline asm

$L__BB0_9:
	shl.b32 	%r91, %r29, 6;
	mov.u32 	%r92, _ZZ21marlin_gemm_int4_bf16E10smem_input;
	add.s32 	%r93, %r92, %r91;
	shl.b32 	%r94, %r31, 2;
	add.s32 	%r95, %r93, %r94;
	st.shared.f32 	[%r95], %f953;
	add.s32 	%r160, %r160, %r8;
	setp.lt.s32 	%p7, %r160, 256;
	@%p7 bra 	$L__BB0_7;

	mov.u32 	%r161, %r3;

$L__BB0_11:
	shr.s32 	%r96, %r161, 31;
	shr.u32 	%r97, %r96, 28;
	add.s32 	%r98, %r161, %r97;
	shr.s32 	%r35, %r98, 4;
	add.s32 	%r36, %r35, %r159;
	and.b32  	%r99, %r98, -16;
	sub.s32 	%r37, %r161, %r99;
	add.s32 	%r38, %r37, %r1;
	setp.ge.s32 	%p8, %r36, %r74;
	setp.ge.s32 	%p9, %r38, %r73;
	mov.f32 	%f954, 0f00000000;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_13;

	shr.s32 	%r100, %r36, 31;
	shr.u32 	%r101, %r100, 29;
	add.s32 	%r102, %r36, %r101;
	shr.s32 	%r103, %r102, 3;
	mad.lo.s32 	%r104, %r103, %r73, %r38;
	mul.wide.s32 	%rd13, %r104, 4;
	add.s64 	%rd14, %rd4, %rd13;
	and.b32  	%r105, %r102, 1073741816;
	sub.s32 	%r106, %r36, %r105;
	shl.b32 	%r107, %r106, 2;
	ld.global.nc.u32 	%r108, [%rd14];
	shr.u32 	%r109, %r108, %r107;
	and.b32  	%r110, %r109, 15;
	add.s32 	%r111, %r110, -8;
	div.s32 	%r112, %r36, %r158;
	setp.lt.s32 	%p11, %r112, %r6;
	selp.b32 	%r113, %r112, %r10, %p11;
	mad.lo.s32 	%r114, %r113, %r73, %r38;
	mul.wide.s32 	%rd15, %r114, 2;
	add.s64 	%rd16, %rd3, %rd15;
	ld.global.nc.u16 	%rs2, [%rd16];
	// begin inline asm
	{ mov.b32 %f119, {0,%rs2};}

	// end inline asm
	cvt.rn.f32.s32 	%f120, %r111;
	mul.ftz.f32 	%f954, %f119, %f120;

$L__BB0_13:
	shl.b32 	%r115, %r35, 6;
	add.s32 	%r117, %r85, %r115;
	shl.b32 	%r118, %r37, 2;
	add.s32 	%r119, %r117, %r118;
	st.shared.f32 	[%r119], %f954;
	add.s32 	%r161, %r161, %r8;
	setp.lt.s32 	%p12, %r161, 256;
	@%p12 bra 	$L__BB0_11;

$L__BB0_14:
	setp.ge.s32 	%p13, %r9, %r73;
	bar.sync 	0;
	@%p13 bra 	$L__BB0_47;

	setp.ge.s32 	%p14, %r2, %r72;
	@%p14 bra 	$L__BB0_17;

	ld.shared.f32 	%f121, [_ZZ21marlin_gemm_int4_bf16E10smem_input];
	ld.shared.f32 	%f122, [%r11];
	fma.rn.ftz.f32 	%f123, %f121, %f122, 0f00000000;
	ld.shared.f32 	%f124, [%r11+64];
	ld.shared.f32 	%f125, [_ZZ21marlin_gemm_int4_bf16E10smem_input+4];
	fma.rn.ftz.f32 	%f126, %f125, %f124, %f123;
	ld.shared.f32 	%f127, [%r11+128];
	ld.shared.f32 	%f128, [_ZZ21marlin_gemm_int4_bf16E10smem_input+8];
	fma.rn.ftz.f32 	%f129, %f128, %f127, %f126;
	ld.shared.f32 	%f130, [%r11+192];
	ld.shared.f32 	%f131, [_ZZ21marlin_gemm_int4_bf16E10smem_input+12];
	fma.rn.ftz.f32 	%f132, %f131, %f130, %f129;
	ld.shared.f32 	%f133, [%r11+256];
	ld.shared.f32 	%f134, [_ZZ21marlin_gemm_int4_bf16E10smem_input+16];
	fma.rn.ftz.f32 	%f135, %f134, %f133, %f132;
	ld.shared.f32 	%f136, [%r11+320];
	ld.shared.f32 	%f137, [_ZZ21marlin_gemm_int4_bf16E10smem_input+20];
	fma.rn.ftz.f32 	%f138, %f137, %f136, %f135;
	ld.shared.f32 	%f139, [%r11+384];
	ld.shared.f32 	%f140, [_ZZ21marlin_gemm_int4_bf16E10smem_input+24];
	fma.rn.ftz.f32 	%f141, %f140, %f139, %f138;
	ld.shared.f32 	%f142, [%r11+448];
	ld.shared.f32 	%f143, [_ZZ21marlin_gemm_int4_bf16E10smem_input+28];
	fma.rn.ftz.f32 	%f144, %f143, %f142, %f141;
	ld.shared.f32 	%f145, [%r11+512];
	ld.shared.f32 	%f146, [_ZZ21marlin_gemm_int4_bf16E10smem_input+32];
	fma.rn.ftz.f32 	%f147, %f146, %f145, %f144;
	ld.shared.f32 	%f148, [%r11+576];
	ld.shared.f32 	%f149, [_ZZ21marlin_gemm_int4_bf16E10smem_input+36];
	fma.rn.ftz.f32 	%f150, %f149, %f148, %f147;
	ld.shared.f32 	%f151, [%r11+640];
	ld.shared.f32 	%f152, [_ZZ21marlin_gemm_int4_bf16E10smem_input+40];
	fma.rn.ftz.f32 	%f153, %f152, %f151, %f150;
	ld.shared.f32 	%f154, [%r11+704];
	ld.shared.f32 	%f155, [_ZZ21marlin_gemm_int4_bf16E10smem_input+44];
	fma.rn.ftz.f32 	%f156, %f155, %f154, %f153;
	ld.shared.f32 	%f157, [%r11+768];
	ld.shared.f32 	%f158, [_ZZ21marlin_gemm_int4_bf16E10smem_input+48];
	fma.rn.ftz.f32 	%f159, %f158, %f157, %f156;
	ld.shared.f32 	%f160, [%r11+832];
	ld.shared.f32 	%f161, [_ZZ21marlin_gemm_int4_bf16E10smem_input+52];
	fma.rn.ftz.f32 	%f162, %f161, %f160, %f159;
	ld.shared.f32 	%f163, [%r11+896];
	ld.shared.f32 	%f164, [_ZZ21marlin_gemm_int4_bf16E10smem_input+56];
	fma.rn.ftz.f32 	%f165, %f164, %f163, %f162;
	ld.shared.f32 	%f166, [%r11+960];
	ld.shared.f32 	%f167, [_ZZ21marlin_gemm_int4_bf16E10smem_input+60];
	fma.rn.ftz.f32 	%f168, %f167, %f166, %f165;
	add.ftz.f32 	%f985, %f168, %f985;

$L__BB0_17:
	setp.ge.s32 	%p15, %r12, %r72;
	@%p15 bra 	$L__BB0_19;

	ld.shared.f32 	%f169, [_ZZ21marlin_gemm_int4_bf16E10smem_input+64];
	ld.shared.f32 	%f170, [%r11];
	fma.rn.ftz.f32 	%f171, %f169, %f170, 0f00000000;
	ld.shared.f32 	%f172, [%r11+64];
	ld.shared.f32 	%f173, [_ZZ21marlin_gemm_int4_bf16E10smem_input+68];
	fma.rn.ftz.f32 	%f174, %f173, %f172, %f171;
	ld.shared.f32 	%f175, [%r11+128];
	ld.shared.f32 	%f176, [_ZZ21marlin_gemm_int4_bf16E10smem_input+72];
	fma.rn.ftz.f32 	%f177, %f176, %f175, %f174;
	ld.shared.f32 	%f178, [%r11+192];
	ld.shared.f32 	%f179, [_ZZ21marlin_gemm_int4_bf16E10smem_input+76];
	fma.rn.ftz.f32 	%f180, %f179, %f178, %f177;
	ld.shared.f32 	%f181, [%r11+256];
	ld.shared.f32 	%f182, [_ZZ21marlin_gemm_int4_bf16E10smem_input+80];
	fma.rn.ftz.f32 	%f183, %f182, %f181, %f180;
	ld.shared.f32 	%f184, [%r11+320];
	ld.shared.f32 	%f185, [_ZZ21marlin_gemm_int4_bf16E10smem_input+84];
	fma.rn.ftz.f32 	%f186, %f185, %f184, %f183;
	ld.shared.f32 	%f187, [%r11+384];
	ld.shared.f32 	%f188, [_ZZ21marlin_gemm_int4_bf16E10smem_input+88];
	fma.rn.ftz.f32 	%f189, %f188, %f187, %f186;
	ld.shared.f32 	%f190, [%r11+448];
	ld.shared.f32 	%f191, [_ZZ21marlin_gemm_int4_bf16E10smem_input+92];
	fma.rn.ftz.f32 	%f192, %f191, %f190, %f189;
	ld.shared.f32 	%f193, [%r11+512];
	ld.shared.f32 	%f194, [_ZZ21marlin_gemm_int4_bf16E10smem_input+96];
	fma.rn.ftz.f32 	%f195, %f194, %f193, %f192;
	ld.shared.f32 	%f196, [%r11+576];
	ld.shared.f32 	%f197, [_ZZ21marlin_gemm_int4_bf16E10smem_input+100];
	fma.rn.ftz.f32 	%f198, %f197, %f196, %f195;
	ld.shared.f32 	%f199, [%r11+640];
	ld.shared.f32 	%f200, [_ZZ21marlin_gemm_int4_bf16E10smem_input+104];
	fma.rn.ftz.f32 	%f201, %f200, %f199, %f198;
	ld.shared.f32 	%f202, [%r11+704];
	ld.shared.f32 	%f203, [_ZZ21marlin_gemm_int4_bf16E10smem_input+108];
	fma.rn.ftz.f32 	%f204, %f203, %f202, %f201;
	ld.shared.f32 	%f205, [%r11+768];
	ld.shared.f32 	%f206, [_ZZ21marlin_gemm_int4_bf16E10smem_input+112];
	fma.rn.ftz.f32 	%f207, %f206, %f205, %f204;
	ld.shared.f32 	%f208, [%r11+832];
	ld.shared.f32 	%f209, [_ZZ21marlin_gemm_int4_bf16E10smem_input+116];
	fma.rn.ftz.f32 	%f210, %f209, %f208, %f207;
	ld.shared.f32 	%f211, [%r11+896];
	ld.shared.f32 	%f212, [_ZZ21marlin_gemm_int4_bf16E10smem_input+120];
	fma.rn.ftz.f32 	%f213, %f212, %f211, %f210;
	ld.shared.f32 	%f214, [%r11+960];
	ld.shared.f32 	%f215, [_ZZ21marlin_gemm_int4_bf16E10smem_input+124];
	fma.rn.ftz.f32 	%f216, %f215, %f214, %f213;
	add.ftz.f32 	%f984, %f216, %f984;

$L__BB0_19:
	setp.ge.s32 	%p16, %r13, %r72;
	@%p16 bra 	$L__BB0_21;

	ld.shared.f32 	%f217, [_ZZ21marlin_gemm_int4_bf16E10smem_input+128];
	ld.shared.f32 	%f218, [%r11];
	fma.rn.ftz.f32 	%f219, %f217, %f218, 0f00000000;
	ld.shared.f32 	%f220, [%r11+64];
	ld.shared.f32 	%f221, [_ZZ21marlin_gemm_int4_bf16E10smem_input+132];
	fma.rn.ftz.f32 	%f222, %f221, %f220, %f219;
	ld.shared.f32 	%f223, [%r11+128];
	ld.shared.f32 	%f224, [_ZZ21marlin_gemm_int4_bf16E10smem_input+136];
	fma.rn.ftz.f32 	%f225, %f224, %f223, %f222;
	ld.shared.f32 	%f226, [%r11+192];
	ld.shared.f32 	%f227, [_ZZ21marlin_gemm_int4_bf16E10smem_input+140];
	fma.rn.ftz.f32 	%f228, %f227, %f226, %f225;
	ld.shared.f32 	%f229, [%r11+256];
	ld.shared.f32 	%f230, [_ZZ21marlin_gemm_int4_bf16E10smem_input+144];
	fma.rn.ftz.f32 	%f231, %f230, %f229, %f228;
	ld.shared.f32 	%f232, [%r11+320];
	ld.shared.f32 	%f233, [_ZZ21marlin_gemm_int4_bf16E10smem_input+148];
	fma.rn.ftz.f32 	%f234, %f233, %f232, %f231;
	ld.shared.f32 	%f235, [%r11+384];
	ld.shared.f32 	%f236, [_ZZ21marlin_gemm_int4_bf16E10smem_input+152];
	fma.rn.ftz.f32 	%f237, %f236, %f235, %f234;
	ld.shared.f32 	%f238, [%r11+448];
	ld.shared.f32 	%f239, [_ZZ21marlin_gemm_int4_bf16E10smem_input+156];
	fma.rn.ftz.f32 	%f240, %f239, %f238, %f237;
	ld.shared.f32 	%f241, [%r11+512];
	ld.shared.f32 	%f242, [_ZZ21marlin_gemm_int4_bf16E10smem_input+160];
	fma.rn.ftz.f32 	%f243, %f242, %f241, %f240;
	ld.shared.f32 	%f244, [%r11+576];
	ld.shared.f32 	%f245, [_ZZ21marlin_gemm_int4_bf16E10smem_input+164];
	fma.rn.ftz.f32 	%f246, %f245, %f244, %f243;
	ld.shared.f32 	%f247, [%r11+640];
	ld.shared.f32 	%f248, [_ZZ21marlin_gemm_int4_bf16E10smem_input+168];
	fma.rn.ftz.f32 	%f249, %f248, %f247, %f246;
	ld.shared.f32 	%f250, [%r11+704];
	ld.shared.f32 	%f251, [_ZZ21marlin_gemm_int4_bf16E10smem_input+172];
	fma.rn.ftz.f32 	%f252, %f251, %f250, %f249;
	ld.shared.f32 	%f253, [%r11+768];
	ld.shared.f32 	%f254, [_ZZ21marlin_gemm_int4_bf16E10smem_input+176];
	fma.rn.ftz.f32 	%f255, %f254, %f253, %f252;
	ld.shared.f32 	%f256, [%r11+832];
	ld.shared.f32 	%f257, [_ZZ21marlin_gemm_int4_bf16E10smem_input+180];
	fma.rn.ftz.f32 	%f258, %f257, %f256, %f255;
	ld.shared.f32 	%f259, [%r11+896];
	ld.shared.f32 	%f260, [_ZZ21marlin_gemm_int4_bf16E10smem_input+184];
	fma.rn.ftz.f32 	%f261, %f260, %f259, %f258;
	ld.shared.f32 	%f262, [%r11+960];
	ld.shared.f32 	%f263, [_ZZ21marlin_gemm_int4_bf16E10smem_input+188];
	fma.rn.ftz.f32 	%f264, %f263, %f262, %f261;
	add.ftz.f32 	%f983, %f264, %f983;

$L__BB0_21:
	setp.ge.s32 	%p17, %r14, %r72;
	@%p17 bra 	$L__BB0_23;

	ld.shared.f32 	%f265, [_ZZ21marlin_gemm_int4_bf16E10smem_input+192];
	ld.shared.f32 	%f266, [%r11];
	fma.rn.ftz.f32 	%f267, %f265, %f266, 0f00000000;
	ld.shared.f32 	%f268, [%r11+64];
	ld.shared.f32 	%f269, [_ZZ21marlin_gemm_int4_bf16E10smem_input+196];
	fma.rn.ftz.f32 	%f270, %f269, %f268, %f267;
	ld.shared.f32 	%f271, [%r11+128];
	ld.shared.f32 	%f272, [_ZZ21marlin_gemm_int4_bf16E10smem_input+200];
	fma.rn.ftz.f32 	%f273, %f272, %f271, %f270;
	ld.shared.f32 	%f274, [%r11+192];
	ld.shared.f32 	%f275, [_ZZ21marlin_gemm_int4_bf16E10smem_input+204];
	fma.rn.ftz.f32 	%f276, %f275, %f274, %f273;
	ld.shared.f32 	%f277, [%r11+256];
	ld.shared.f32 	%f278, [_ZZ21marlin_gemm_int4_bf16E10smem_input+208];
	fma.rn.ftz.f32 	%f279, %f278, %f277, %f276;
	ld.shared.f32 	%f280, [%r11+320];
	ld.shared.f32 	%f281, [_ZZ21marlin_gemm_int4_bf16E10smem_input+212];
	fma.rn.ftz.f32 	%f282, %f281, %f280, %f279;
	ld.shared.f32 	%f283, [%r11+384];
	ld.shared.f32 	%f284, [_ZZ21marlin_gemm_int4_bf16E10smem_input+216];
	fma.rn.ftz.f32 	%f285, %f284, %f283, %f282;
	ld.shared.f32 	%f286, [%r11+448];
	ld.shared.f32 	%f287, [_ZZ21marlin_gemm_int4_bf16E10smem_input+220];
	fma.rn.ftz.f32 	%f288, %f287, %f286, %f285;
	ld.shared.f32 	%f289, [%r11+512];
	ld.shared.f32 	%f290, [_ZZ21marlin_gemm_int4_bf16E10smem_input+224];
	fma.rn.ftz.f32 	%f291, %f290, %f289, %f288;
	ld.shared.f32 	%f292, [%r11+576];
	ld.shared.f32 	%f293, [_ZZ21marlin_gemm_int4_bf16E10smem_input+228];
	fma.rn.ftz.f32 	%f294, %f293, %f292, %f291;
	ld.shared.f32 	%f295, [%r11+640];
	ld.shared.f32 	%f296, [_ZZ21marlin_gemm_int4_bf16E10smem_input+232];
	fma.rn.ftz.f32 	%f297, %f296, %f295, %f294;
	ld.shared.f32 	%f298, [%r11+704];
	ld.shared.f32 	%f299, [_ZZ21marlin_gemm_int4_bf16E10smem_input+236];
	fma.rn.ftz.f32 	%f300, %f299, %f298, %f297;
	ld.shared.f32 	%f301, [%r11+768];
	ld.shared.f32 	%f302, [_ZZ21marlin_gemm_int4_bf16E10smem_input+240];
	fma.rn.ftz.f32 	%f303, %f302, %f301, %f300;
	ld.shared.f32 	%f304, [%r11+832];
	ld.shared.f32 	%f305, [_ZZ21marlin_gemm_int4_bf16E10smem_input+244];
	fma.rn.ftz.f32 	%f306, %f305, %f304, %f303;
	ld.shared.f32 	%f307, [%r11+896];
	ld.shared.f32 	%f308, [_ZZ21marlin_gemm_int4_bf16E10smem_input+248];
	fma.rn.ftz.f32 	%f309, %f308, %f307, %f306;
	ld.shared.f32 	%f310, [%r11+960];
	ld.shared.f32 	%f311, [_ZZ21marlin_gemm_int4_bf16E10smem_input+252];
	fma.rn.ftz.f32 	%f312, %f311, %f310, %f309;
	add.ftz.f32 	%f982, %f312, %f982;

$L__BB0_23:
	setp.ge.s32 	%p18, %r15, %r72;
	@%p18 bra 	$L__BB0_25;

	ld.shared.f32 	%f313, [_ZZ21marlin_gemm_int4_bf16E10smem_input+256];
	ld.shared.f32 	%f314, [%r11];
	fma.rn.ftz.f32 	%f315, %f313, %f314, 0f00000000;
	ld.shared.f32 	%f316, [%r11+64];
	ld.shared.f32 	%f317, [_ZZ21marlin_gemm_int4_bf16E10smem_input+260];
	fma.rn.ftz.f32 	%f318, %f317, %f316, %f315;
	ld.shared.f32 	%f319, [%r11+128];
	ld.shared.f32 	%f320, [_ZZ21marlin_gemm_int4_bf16E10smem_input+264];
	fma.rn.ftz.f32 	%f321, %f320, %f319, %f318;
	ld.shared.f32 	%f322, [%r11+192];
	ld.shared.f32 	%f323, [_ZZ21marlin_gemm_int4_bf16E10smem_input+268];
	fma.rn.ftz.f32 	%f324, %f323, %f322, %f321;
	ld.shared.f32 	%f325, [%r11+256];
	ld.shared.f32 	%f326, [_ZZ21marlin_gemm_int4_bf16E10smem_input+272];
	fma.rn.ftz.f32 	%f327, %f326, %f325, %f324;
	ld.shared.f32 	%f328, [%r11+320];
	ld.shared.f32 	%f329, [_ZZ21marlin_gemm_int4_bf16E10smem_input+276];
	fma.rn.ftz.f32 	%f330, %f329, %f328, %f327;
	ld.shared.f32 	%f331, [%r11+384];
	ld.shared.f32 	%f332, [_ZZ21marlin_gemm_int4_bf16E10smem_input+280];
	fma.rn.ftz.f32 	%f333, %f332, %f331, %f330;
	ld.shared.f32 	%f334, [%r11+448];
	ld.shared.f32 	%f335, [_ZZ21marlin_gemm_int4_bf16E10smem_input+284];
	fma.rn.ftz.f32 	%f336, %f335, %f334, %f333;
	ld.shared.f32 	%f337, [%r11+512];
	ld.shared.f32 	%f338, [_ZZ21marlin_gemm_int4_bf16E10smem_input+288];
	fma.rn.ftz.f32 	%f339, %f338, %f337, %f336;
	ld.shared.f32 	%f340, [%r11+576];
	ld.shared.f32 	%f341, [_ZZ21marlin_gemm_int4_bf16E10smem_input+292];
	fma.rn.ftz.f32 	%f342, %f341, %f340, %f339;
	ld.shared.f32 	%f343, [%r11+640];
	ld.shared.f32 	%f344, [_ZZ21marlin_gemm_int4_bf16E10smem_input+296];
	fma.rn.ftz.f32 	%f345, %f344, %f343, %f342;
	ld.shared.f32 	%f346, [%r11+704];
	ld.shared.f32 	%f347, [_ZZ21marlin_gemm_int4_bf16E10smem_input+300];
	fma.rn.ftz.f32 	%f348, %f347, %f346, %f345;
	ld.shared.f32 	%f349, [%r11+768];
	ld.shared.f32 	%f350, [_ZZ21marlin_gemm_int4_bf16E10smem_input+304];
	fma.rn.ftz.f32 	%f351, %f350, %f349, %f348;
	ld.shared.f32 	%f352, [%r11+832];
	ld.shared.f32 	%f353, [_ZZ21marlin_gemm_int4_bf16E10smem_input+308];
	fma.rn.ftz.f32 	%f354, %f353, %f352, %f351;
	ld.shared.f32 	%f355, [%r11+896];
	ld.shared.f32 	%f356, [_ZZ21marlin_gemm_int4_bf16E10smem_input+312];
	fma.rn.ftz.f32 	%f357, %f356, %f355, %f354;
	ld.shared.f32 	%f358, [%r11+960];
	ld.shared.f32 	%f359, [_ZZ21marlin_gemm_int4_bf16E10smem_input+316];
	fma.rn.ftz.f32 	%f360, %f359, %f358, %f357;
	add.ftz.f32 	%f981, %f360, %f981;

$L__BB0_25:
	setp.ge.s32 	%p19, %r16, %r72;
	@%p19 bra 	$L__BB0_27;

	ld.shared.f32 	%f361, [_ZZ21marlin_gemm_int4_bf16E10smem_input+320];
	ld.shared.f32 	%f362, [%r11];
	fma.rn.ftz.f32 	%f363, %f361, %f362, 0f00000000;
	ld.shared.f32 	%f364, [%r11+64];
	ld.shared.f32 	%f365, [_ZZ21marlin_gemm_int4_bf16E10smem_input+324];
	fma.rn.ftz.f32 	%f366, %f365, %f364, %f363;
	ld.shared.f32 	%f367, [%r11+128];
	ld.shared.f32 	%f368, [_ZZ21marlin_gemm_int4_bf16E10smem_input+328];
	fma.rn.ftz.f32 	%f369, %f368, %f367, %f366;
	ld.shared.f32 	%f370, [%r11+192];
	ld.shared.f32 	%f371, [_ZZ21marlin_gemm_int4_bf16E10smem_input+332];
	fma.rn.ftz.f32 	%f372, %f371, %f370, %f369;
	ld.shared.f32 	%f373, [%r11+256];
	ld.shared.f32 	%f374, [_ZZ21marlin_gemm_int4_bf16E10smem_input+336];
	fma.rn.ftz.f32 	%f375, %f374, %f373, %f372;
	ld.shared.f32 	%f376, [%r11+320];
	ld.shared.f32 	%f377, [_ZZ21marlin_gemm_int4_bf16E10smem_input+340];
	fma.rn.ftz.f32 	%f378, %f377, %f376, %f375;
	ld.shared.f32 	%f379, [%r11+384];
	ld.shared.f32 	%f380, [_ZZ21marlin_gemm_int4_bf16E10smem_input+344];
	fma.rn.ftz.f32 	%f381, %f380, %f379, %f378;
	ld.shared.f32 	%f382, [%r11+448];
	ld.shared.f32 	%f383, [_ZZ21marlin_gemm_int4_bf16E10smem_input+348];
	fma.rn.ftz.f32 	%f384, %f383, %f382, %f381;
	ld.shared.f32 	%f385, [%r11+512];
	ld.shared.f32 	%f386, [_ZZ21marlin_gemm_int4_bf16E10smem_input+352];
	fma.rn.ftz.f32 	%f387, %f386, %f385, %f384;
	ld.shared.f32 	%f388, [%r11+576];
	ld.shared.f32 	%f389, [_ZZ21marlin_gemm_int4_bf16E10smem_input+356];
	fma.rn.ftz.f32 	%f390, %f389, %f388, %f387;
	ld.shared.f32 	%f391, [%r11+640];
	ld.shared.f32 	%f392, [_ZZ21marlin_gemm_int4_bf16E10smem_input+360];
	fma.rn.ftz.f32 	%f393, %f392, %f391, %f390;
	ld.shared.f32 	%f394, [%r11+704];
	ld.shared.f32 	%f395, [_ZZ21marlin_gemm_int4_bf16E10smem_input+364];
	fma.rn.ftz.f32 	%f396, %f395, %f394, %f393;
	ld.shared.f32 	%f397, [%r11+768];
	ld.shared.f32 	%f398, [_ZZ21marlin_gemm_int4_bf16E10smem_input+368];
	fma.rn.ftz.f32 	%f399, %f398, %f397, %f396;
	ld.shared.f32 	%f400, [%r11+832];
	ld.shared.f32 	%f401, [_ZZ21marlin_gemm_int4_bf16E10smem_input+372];
	fma.rn.ftz.f32 	%f402, %f401, %f400, %f399;
	ld.shared.f32 	%f403, [%r11+896];
	ld.shared.f32 	%f404, [_ZZ21marlin_gemm_int4_bf16E10smem_input+376];
	fma.rn.ftz.f32 	%f405, %f404, %f403, %f402;
	ld.shared.f32 	%f406, [%r11+960];
	ld.shared.f32 	%f407, [_ZZ21marlin_gemm_int4_bf16E10smem_input+380];
	fma.rn.ftz.f32 	%f408, %f407, %f406, %f405;
	add.ftz.f32 	%f980, %f408, %f980;

$L__BB0_27:
	setp.ge.s32 	%p20, %r17, %r72;
	@%p20 bra 	$L__BB0_29;

	ld.shared.f32 	%f409, [_ZZ21marlin_gemm_int4_bf16E10smem_input+384];
	ld.shared.f32 	%f410, [%r11];
	fma.rn.ftz.f32 	%f411, %f409, %f410, 0f00000000;
	ld.shared.f32 	%f412, [%r11+64];
	ld.shared.f32 	%f413, [_ZZ21marlin_gemm_int4_bf16E10smem_input+388];
	fma.rn.ftz.f32 	%f414, %f413, %f412, %f411;
	ld.shared.f32 	%f415, [%r11+128];
	ld.shared.f32 	%f416, [_ZZ21marlin_gemm_int4_bf16E10smem_input+392];
	fma.rn.ftz.f32 	%f417, %f416, %f415, %f414;
	ld.shared.f32 	%f418, [%r11+192];
	ld.shared.f32 	%f419, [_ZZ21marlin_gemm_int4_bf16E10smem_input+396];
	fma.rn.ftz.f32 	%f420, %f419, %f418, %f417;
	ld.shared.f32 	%f421, [%r11+256];
	ld.shared.f32 	%f422, [_ZZ21marlin_gemm_int4_bf16E10smem_input+400];
	fma.rn.ftz.f32 	%f423, %f422, %f421, %f420;
	ld.shared.f32 	%f424, [%r11+320];
	ld.shared.f32 	%f425, [_ZZ21marlin_gemm_int4_bf16E10smem_input+404];
	fma.rn.ftz.f32 	%f426, %f425, %f424, %f423;
	ld.shared.f32 	%f427, [%r11+384];
	ld.shared.f32 	%f428, [_ZZ21marlin_gemm_int4_bf16E10smem_input+408];
	fma.rn.ftz.f32 	%f429, %f428, %f427, %f426;
	ld.shared.f32 	%f430, [%r11+448];
	ld.shared.f32 	%f431, [_ZZ21marlin_gemm_int4_bf16E10smem_input+412];
	fma.rn.ftz.f32 	%f432, %f431, %f430, %f429;
	ld.shared.f32 	%f433, [%r11+512];
	ld.shared.f32 	%f434, [_ZZ21marlin_gemm_int4_bf16E10smem_input+416];
	fma.rn.ftz.f32 	%f435, %f434, %f433, %f432;
	ld.shared.f32 	%f436, [%r11+576];
	ld.shared.f32 	%f437, [_ZZ21marlin_gemm_int4_bf16E10smem_input+420];
	fma.rn.ftz.f32 	%f438, %f437, %f436, %f435;
	ld.shared.f32 	%f439, [%r11+640];
	ld.shared.f32 	%f440, [_ZZ21marlin_gemm_int4_bf16E10smem_input+424];
	fma.rn.ftz.f32 	%f441, %f440, %f439, %f438;
	ld.shared.f32 	%f442, [%r11+704];
	ld.shared.f32 	%f443, [_ZZ21marlin_gemm_int4_bf16E10smem_input+428];
	fma.rn.ftz.f32 	%f444, %f443, %f442, %f441;
	ld.shared.f32 	%f445, [%r11+768];
	ld.shared.f32 	%f446, [_ZZ21marlin_gemm_int4_bf16E10smem_input+432];
	fma.rn.ftz.f32 	%f447, %f446, %f445, %f444;
	ld.shared.f32 	%f448, [%r11+832];
	ld.shared.f32 	%f449, [_ZZ21marlin_gemm_int4_bf16E10smem_input+436];
	fma.rn.ftz.f32 	%f450, %f449, %f448, %f447;
	ld.shared.f32 	%f451, [%r11+896];
	ld.shared.f32 	%f452, [_ZZ21marlin_gemm_int4_bf16E10smem_input+440];
	fma.rn.ftz.f32 	%f453, %f452, %f451, %f450;
	ld.shared.f32 	%f454, [%r11+960];
	ld.shared.f32 	%f455, [_ZZ21marlin_gemm_int4_bf16E10smem_input+444];
	fma.rn.ftz.f32 	%f456, %f455, %f454, %f453;
	add.ftz.f32 	%f979, %f456, %f979;

$L__BB0_29:
	setp.ge.s32 	%p21, %r18, %r72;
	@%p21 bra 	$L__BB0_31;

	ld.shared.f32 	%f457, [_ZZ21marlin_gemm_int4_bf16E10smem_input+448];
	ld.shared.f32 	%f458, [%r11];
	fma.rn.ftz.f32 	%f459, %f457, %f458, 0f00000000;
	ld.shared.f32 	%f460, [%r11+64];
	ld.shared.f32 	%f461, [_ZZ21marlin_gemm_int4_bf16E10smem_input+452];
	fma.rn.ftz.f32 	%f462, %f461, %f460, %f459;
	ld.shared.f32 	%f463, [%r11+128];
	ld.shared.f32 	%f464, [_ZZ21marlin_gemm_int4_bf16E10smem_input+456];
	fma.rn.ftz.f32 	%f465, %f464, %f463, %f462;
	ld.shared.f32 	%f466, [%r11+192];
	ld.shared.f32 	%f467, [_ZZ21marlin_gemm_int4_bf16E10smem_input+460];
	fma.rn.ftz.f32 	%f468, %f467, %f466, %f465;
	ld.shared.f32 	%f469, [%r11+256];
	ld.shared.f32 	%f470, [_ZZ21marlin_gemm_int4_bf16E10smem_input+464];
	fma.rn.ftz.f32 	%f471, %f470, %f469, %f468;
	ld.shared.f32 	%f472, [%r11+320];
	ld.shared.f32 	%f473, [_ZZ21marlin_gemm_int4_bf16E10smem_input+468];
	fma.rn.ftz.f32 	%f474, %f473, %f472, %f471;
	ld.shared.f32 	%f475, [%r11+384];
	ld.shared.f32 	%f476, [_ZZ21marlin_gemm_int4_bf16E10smem_input+472];
	fma.rn.ftz.f32 	%f477, %f476, %f475, %f474;
	ld.shared.f32 	%f478, [%r11+448];
	ld.shared.f32 	%f479, [_ZZ21marlin_gemm_int4_bf16E10smem_input+476];
	fma.rn.ftz.f32 	%f480, %f479, %f478, %f477;
	ld.shared.f32 	%f481, [%r11+512];
	ld.shared.f32 	%f482, [_ZZ21marlin_gemm_int4_bf16E10smem_input+480];
	fma.rn.ftz.f32 	%f483, %f482, %f481, %f480;
	ld.shared.f32 	%f484, [%r11+576];
	ld.shared.f32 	%f485, [_ZZ21marlin_gemm_int4_bf16E10smem_input+484];
	fma.rn.ftz.f32 	%f486, %f485, %f484, %f483;
	ld.shared.f32 	%f487, [%r11+640];
	ld.shared.f32 	%f488, [_ZZ21marlin_gemm_int4_bf16E10smem_input+488];
	fma.rn.ftz.f32 	%f489, %f488, %f487, %f486;
	ld.shared.f32 	%f490, [%r11+704];
	ld.shared.f32 	%f491, [_ZZ21marlin_gemm_int4_bf16E10smem_input+492];
	fma.rn.ftz.f32 	%f492, %f491, %f490, %f489;
	ld.shared.f32 	%f493, [%r11+768];
	ld.shared.f32 	%f494, [_ZZ21marlin_gemm_int4_bf16E10smem_input+496];
	fma.rn.ftz.f32 	%f495, %f494, %f493, %f492;
	ld.shared.f32 	%f496, [%r11+832];
	ld.shared.f32 	%f497, [_ZZ21marlin_gemm_int4_bf16E10smem_input+500];
	fma.rn.ftz.f32 	%f498, %f497, %f496, %f495;
	ld.shared.f32 	%f499, [%r11+896];
	ld.shared.f32 	%f500, [_ZZ21marlin_gemm_int4_bf16E10smem_input+504];
	fma.rn.ftz.f32 	%f501, %f500, %f499, %f498;
	ld.shared.f32 	%f502, [%r11+960];
	ld.shared.f32 	%f503, [_ZZ21marlin_gemm_int4_bf16E10smem_input+508];
	fma.rn.ftz.f32 	%f504, %f503, %f502, %f501;
	add.ftz.f32 	%f978, %f504, %f978;

$L__BB0_31:
	setp.ge.s32 	%p22, %r19, %r72;
	@%p22 bra 	$L__BB0_33;

	ld.shared.f32 	%f505, [_ZZ21marlin_gemm_int4_bf16E10smem_input+512];
	ld.shared.f32 	%f506, [%r11];
	fma.rn.ftz.f32 	%f507, %f505, %f506, 0f00000000;
	ld.shared.f32 	%f508, [%r11+64];
	ld.shared.f32 	%f509, [_ZZ21marlin_gemm_int4_bf16E10smem_input+516];
	fma.rn.ftz.f32 	%f510, %f509, %f508, %f507;
	ld.shared.f32 	%f511, [%r11+128];
	ld.shared.f32 	%f512, [_ZZ21marlin_gemm_int4_bf16E10smem_input+520];
	fma.rn.ftz.f32 	%f513, %f512, %f511, %f510;
	ld.shared.f32 	%f514, [%r11+192];
	ld.shared.f32 	%f515, [_ZZ21marlin_gemm_int4_bf16E10smem_input+524];
	fma.rn.ftz.f32 	%f516, %f515, %f514, %f513;
	ld.shared.f32 	%f517, [%r11+256];
	ld.shared.f32 	%f518, [_ZZ21marlin_gemm_int4_bf16E10smem_input+528];
	fma.rn.ftz.f32 	%f519, %f518, %f517, %f516;
	ld.shared.f32 	%f520, [%r11+320];
	ld.shared.f32 	%f521, [_ZZ21marlin_gemm_int4_bf16E10smem_input+532];
	fma.rn.ftz.f32 	%f522, %f521, %f520, %f519;
	ld.shared.f32 	%f523, [%r11+384];
	ld.shared.f32 	%f524, [_ZZ21marlin_gemm_int4_bf16E10smem_input+536];
	fma.rn.ftz.f32 	%f525, %f524, %f523, %f522;
	ld.shared.f32 	%f526, [%r11+448];
	ld.shared.f32 	%f527, [_ZZ21marlin_gemm_int4_bf16E10smem_input+540];
	fma.rn.ftz.f32 	%f528, %f527, %f526, %f525;
	ld.shared.f32 	%f529, [%r11+512];
	ld.shared.f32 	%f530, [_ZZ21marlin_gemm_int4_bf16E10smem_input+544];
	fma.rn.ftz.f32 	%f531, %f530, %f529, %f528;
	ld.shared.f32 	%f532, [%r11+576];
	ld.shared.f32 	%f533, [_ZZ21marlin_gemm_int4_bf16E10smem_input+548];
	fma.rn.ftz.f32 	%f534, %f533, %f532, %f531;
	ld.shared.f32 	%f535, [%r11+640];
	ld.shared.f32 	%f536, [_ZZ21marlin_gemm_int4_bf16E10smem_input+552];
	fma.rn.ftz.f32 	%f537, %f536, %f535, %f534;
	ld.shared.f32 	%f538, [%r11+704];
	ld.shared.f32 	%f539, [_ZZ21marlin_gemm_int4_bf16E10smem_input+556];
	fma.rn.ftz.f32 	%f540, %f539, %f538, %f537;
	ld.shared.f32 	%f541, [%r11+768];
	ld.shared.f32 	%f542, [_ZZ21marlin_gemm_int4_bf16E10smem_input+560];
	fma.rn.ftz.f32 	%f543, %f542, %f541, %f540;
	ld.shared.f32 	%f544, [%r11+832];
	ld.shared.f32 	%f545, [_ZZ21marlin_gemm_int4_bf16E10smem_input+564];
	fma.rn.ftz.f32 	%f546, %f545, %f544, %f543;
	ld.shared.f32 	%f547, [%r11+896];
	ld.shared.f32 	%f548, [_ZZ21marlin_gemm_int4_bf16E10smem_input+568];
	fma.rn.ftz.f32 	%f549, %f548, %f547, %f546;
	ld.shared.f32 	%f550, [%r11+960];
	ld.shared.f32 	%f551, [_ZZ21marlin_gemm_int4_bf16E10smem_input+572];
	fma.rn.ftz.f32 	%f552, %f551, %f550, %f549;
	add.ftz.f32 	%f977, %f552, %f977;

$L__BB0_33:
	setp.ge.s32 	%p23, %r20, %r72;
	@%p23 bra 	$L__BB0_35;

	ld.shared.f32 	%f553, [_ZZ21marlin_gemm_int4_bf16E10smem_input+576];
	ld.shared.f32 	%f554, [%r11];
	fma.rn.ftz.f32 	%f555, %f553, %f554, 0f00000000;
	ld.shared.f32 	%f556, [%r11+64];
	ld.shared.f32 	%f557, [_ZZ21marlin_gemm_int4_bf16E10smem_input+580];
	fma.rn.ftz.f32 	%f558, %f557, %f556, %f555;
	ld.shared.f32 	%f559, [%r11+128];
	ld.shared.f32 	%f560, [_ZZ21marlin_gemm_int4_bf16E10smem_input+584];
	fma.rn.ftz.f32 	%f561, %f560, %f559, %f558;
	ld.shared.f32 	%f562, [%r11+192];
	ld.shared.f32 	%f563, [_ZZ21marlin_gemm_int4_bf16E10smem_input+588];
	fma.rn.ftz.f32 	%f564, %f563, %f562, %f561;
	ld.shared.f32 	%f565, [%r11+256];
	ld.shared.f32 	%f566, [_ZZ21marlin_gemm_int4_bf16E10smem_input+592];
	fma.rn.ftz.f32 	%f567, %f566, %f565, %f564;
	ld.shared.f32 	%f568, [%r11+320];
	ld.shared.f32 	%f569, [_ZZ21marlin_gemm_int4_bf16E10smem_input+596];
	fma.rn.ftz.f32 	%f570, %f569, %f568, %f567;
	ld.shared.f32 	%f571, [%r11+384];
	ld.shared.f32 	%f572, [_ZZ21marlin_gemm_int4_bf16E10smem_input+600];
	fma.rn.ftz.f32 	%f573, %f572, %f571, %f570;
	ld.shared.f32 	%f574, [%r11+448];
	ld.shared.f32 	%f575, [_ZZ21marlin_gemm_int4_bf16E10smem_input+604];
	fma.rn.ftz.f32 	%f576, %f575, %f574, %f573;
	ld.shared.f32 	%f577, [%r11+512];
	ld.shared.f32 	%f578, [_ZZ21marlin_gemm_int4_bf16E10smem_input+608];
	fma.rn.ftz.f32 	%f579, %f578, %f577, %f576;
	ld.shared.f32 	%f580, [%r11+576];
	ld.shared.f32 	%f581, [_ZZ21marlin_gemm_int4_bf16E10smem_input+612];
	fma.rn.ftz.f32 	%f582, %f581, %f580, %f579;
	ld.shared.f32 	%f583, [%r11+640];
	ld.shared.f32 	%f584, [_ZZ21marlin_gemm_int4_bf16E10smem_input+616];
	fma.rn.ftz.f32 	%f585, %f584, %f583, %f582;
	ld.shared.f32 	%f586, [%r11+704];
	ld.shared.f32 	%f587, [_ZZ21marlin_gemm_int4_bf16E10smem_input+620];
	fma.rn.ftz.f32 	%f588, %f587, %f586, %f585;
	ld.shared.f32 	%f589, [%r11+768];
	ld.shared.f32 	%f590, [_ZZ21marlin_gemm_int4_bf16E10smem_input+624];
	fma.rn.ftz.f32 	%f591, %f590, %f589, %f588;
	ld.shared.f32 	%f592, [%r11+832];
	ld.shared.f32 	%f593, [_ZZ21marlin_gemm_int4_bf16E10smem_input+628];
	fma.rn.ftz.f32 	%f594, %f593, %f592, %f591;
	ld.shared.f32 	%f595, [%r11+896];
	ld.shared.f32 	%f596, [_ZZ21marlin_gemm_int4_bf16E10smem_input+632];
	fma.rn.ftz.f32 	%f597, %f596, %f595, %f594;
	ld.shared.f32 	%f598, [%r11+960];
	ld.shared.f32 	%f599, [_ZZ21marlin_gemm_int4_bf16E10smem_input+636];
	fma.rn.ftz.f32 	%f600, %f599, %f598, %f597;
	add.ftz.f32 	%f976, %f600, %f976;

$L__BB0_35:
	setp.ge.s32 	%p24, %r21, %r72;
	@%p24 bra 	$L__BB0_37;

	ld.shared.f32 	%f601, [_ZZ21marlin_gemm_int4_bf16E10smem_input+640];
	ld.shared.f32 	%f602, [%r11];
	fma.rn.ftz.f32 	%f603, %f601, %f602, 0f00000000;
	ld.shared.f32 	%f604, [%r11+64];
	ld.shared.f32 	%f605, [_ZZ21marlin_gemm_int4_bf16E10smem_input+644];
	fma.rn.ftz.f32 	%f606, %f605, %f604, %f603;
	ld.shared.f32 	%f607, [%r11+128];
	ld.shared.f32 	%f608, [_ZZ21marlin_gemm_int4_bf16E10smem_input+648];
	fma.rn.ftz.f32 	%f609, %f608, %f607, %f606;
	ld.shared.f32 	%f610, [%r11+192];
	ld.shared.f32 	%f611, [_ZZ21marlin_gemm_int4_bf16E10smem_input+652];
	fma.rn.ftz.f32 	%f612, %f611, %f610, %f609;
	ld.shared.f32 	%f613, [%r11+256];
	ld.shared.f32 	%f614, [_ZZ21marlin_gemm_int4_bf16E10smem_input+656];
	fma.rn.ftz.f32 	%f615, %f614, %f613, %f612;
	ld.shared.f32 	%f616, [%r11+320];
	ld.shared.f32 	%f617, [_ZZ21marlin_gemm_int4_bf16E10smem_input+660];
	fma.rn.ftz.f32 	%f618, %f617, %f616, %f615;
	ld.shared.f32 	%f619, [%r11+384];
	ld.shared.f32 	%f620, [_ZZ21marlin_gemm_int4_bf16E10smem_input+664];
	fma.rn.ftz.f32 	%f621, %f620, %f619, %f618;
	ld.shared.f32 	%f622, [%r11+448];
	ld.shared.f32 	%f623, [_ZZ21marlin_gemm_int4_bf16E10smem_input+668];
	fma.rn.ftz.f32 	%f624, %f623, %f622, %f621;
	ld.shared.f32 	%f625, [%r11+512];
	ld.shared.f32 	%f626, [_ZZ21marlin_gemm_int4_bf16E10smem_input+672];
	fma.rn.ftz.f32 	%f627, %f626, %f625, %f624;
	ld.shared.f32 	%f628, [%r11+576];
	ld.shared.f32 	%f629, [_ZZ21marlin_gemm_int4_bf16E10smem_input+676];
	fma.rn.ftz.f32 	%f630, %f629, %f628, %f627;
	ld.shared.f32 	%f631, [%r11+640];
	ld.shared.f32 	%f632, [_ZZ21marlin_gemm_int4_bf16E10smem_input+680];
	fma.rn.ftz.f32 	%f633, %f632, %f631, %f630;
	ld.shared.f32 	%f634, [%r11+704];
	ld.shared.f32 	%f635, [_ZZ21marlin_gemm_int4_bf16E10smem_input+684];
	fma.rn.ftz.f32 	%f636, %f635, %f634, %f633;
	ld.shared.f32 	%f637, [%r11+768];
	ld.shared.f32 	%f638, [_ZZ21marlin_gemm_int4_bf16E10smem_input+688];
	fma.rn.ftz.f32 	%f639, %f638, %f637, %f636;
	ld.shared.f32 	%f640, [%r11+832];
	ld.shared.f32 	%f641, [_ZZ21marlin_gemm_int4_bf16E10smem_input+692];
	fma.rn.ftz.f32 	%f642, %f641, %f640, %f639;
	ld.shared.f32 	%f643, [%r11+896];
	ld.shared.f32 	%f644, [_ZZ21marlin_gemm_int4_bf16E10smem_input+696];
	fma.rn.ftz.f32 	%f645, %f644, %f643, %f642;
	ld.shared.f32 	%f646, [%r11+960];
	ld.shared.f32 	%f647, [_ZZ21marlin_gemm_int4_bf16E10smem_input+700];
	fma.rn.ftz.f32 	%f648, %f647, %f646, %f645;
	add.ftz.f32 	%f975, %f648, %f975;

$L__BB0_37:
	setp.ge.s32 	%p25, %r22, %r72;
	@%p25 bra 	$L__BB0_39;

	ld.shared.f32 	%f649, [_ZZ21marlin_gemm_int4_bf16E10smem_input+704];
	ld.shared.f32 	%f650, [%r11];
	fma.rn.ftz.f32 	%f651, %f649, %f650, 0f00000000;
	ld.shared.f32 	%f652, [%r11+64];
	ld.shared.f32 	%f653, [_ZZ21marlin_gemm_int4_bf16E10smem_input+708];
	fma.rn.ftz.f32 	%f654, %f653, %f652, %f651;
	ld.shared.f32 	%f655, [%r11+128];
	ld.shared.f32 	%f656, [_ZZ21marlin_gemm_int4_bf16E10smem_input+712];
	fma.rn.ftz.f32 	%f657, %f656, %f655, %f654;
	ld.shared.f32 	%f658, [%r11+192];
	ld.shared.f32 	%f659, [_ZZ21marlin_gemm_int4_bf16E10smem_input+716];
	fma.rn.ftz.f32 	%f660, %f659, %f658, %f657;
	ld.shared.f32 	%f661, [%r11+256];
	ld.shared.f32 	%f662, [_ZZ21marlin_gemm_int4_bf16E10smem_input+720];
	fma.rn.ftz.f32 	%f663, %f662, %f661, %f660;
	ld.shared.f32 	%f664, [%r11+320];
	ld.shared.f32 	%f665, [_ZZ21marlin_gemm_int4_bf16E10smem_input+724];
	fma.rn.ftz.f32 	%f666, %f665, %f664, %f663;
	ld.shared.f32 	%f667, [%r11+384];
	ld.shared.f32 	%f668, [_ZZ21marlin_gemm_int4_bf16E10smem_input+728];
	fma.rn.ftz.f32 	%f669, %f668, %f667, %f666;
	ld.shared.f32 	%f670, [%r11+448];
	ld.shared.f32 	%f671, [_ZZ21marlin_gemm_int4_bf16E10smem_input+732];
	fma.rn.ftz.f32 	%f672, %f671, %f670, %f669;
	ld.shared.f32 	%f673, [%r11+512];
	ld.shared.f32 	%f674, [_ZZ21marlin_gemm_int4_bf16E10smem_input+736];
	fma.rn.ftz.f32 	%f675, %f674, %f673, %f672;
	ld.shared.f32 	%f676, [%r11+576];
	ld.shared.f32 	%f677, [_ZZ21marlin_gemm_int4_bf16E10smem_input+740];
	fma.rn.ftz.f32 	%f678, %f677, %f676, %f675;
	ld.shared.f32 	%f679, [%r11+640];
	ld.shared.f32 	%f680, [_ZZ21marlin_gemm_int4_bf16E10smem_input+744];
	fma.rn.ftz.f32 	%f681, %f680, %f679, %f678;
	ld.shared.f32 	%f682, [%r11+704];
	ld.shared.f32 	%f683, [_ZZ21marlin_gemm_int4_bf16E10smem_input+748];
	fma.rn.ftz.f32 	%f684, %f683, %f682, %f681;
	ld.shared.f32 	%f685, [%r11+768];
	ld.shared.f32 	%f686, [_ZZ21marlin_gemm_int4_bf16E10smem_input+752];
	fma.rn.ftz.f32 	%f687, %f686, %f685, %f684;
	ld.shared.f32 	%f688, [%r11+832];
	ld.shared.f32 	%f689, [_ZZ21marlin_gemm_int4_bf16E10smem_input+756];
	fma.rn.ftz.f32 	%f690, %f689, %f688, %f687;
	ld.shared.f32 	%f691, [%r11+896];
	ld.shared.f32 	%f692, [_ZZ21marlin_gemm_int4_bf16E10smem_input+760];
	fma.rn.ftz.f32 	%f693, %f692, %f691, %f690;
	ld.shared.f32 	%f694, [%r11+960];
	ld.shared.f32 	%f695, [_ZZ21marlin_gemm_int4_bf16E10smem_input+764];
	fma.rn.ftz.f32 	%f696, %f695, %f694, %f693;
	add.ftz.f32 	%f974, %f696, %f974;

$L__BB0_39:
	setp.ge.s32 	%p26, %r23, %r72;
	@%p26 bra 	$L__BB0_41;

	ld.shared.f32 	%f697, [_ZZ21marlin_gemm_int4_bf16E10smem_input+768];
	ld.shared.f32 	%f698, [%r11];
	fma.rn.ftz.f32 	%f699, %f697, %f698, 0f00000000;
	ld.shared.f32 	%f700, [%r11+64];
	ld.shared.f32 	%f701, [_ZZ21marlin_gemm_int4_bf16E10smem_input+772];
	fma.rn.ftz.f32 	%f702, %f701, %f700, %f699;
	ld.shared.f32 	%f703, [%r11+128];
	ld.shared.f32 	%f704, [_ZZ21marlin_gemm_int4_bf16E10smem_input+776];
	fma.rn.ftz.f32 	%f705, %f704, %f703, %f702;
	ld.shared.f32 	%f706, [%r11+192];
	ld.shared.f32 	%f707, [_ZZ21marlin_gemm_int4_bf16E10smem_input+780];
	fma.rn.ftz.f32 	%f708, %f707, %f706, %f705;
	ld.shared.f32 	%f709, [%r11+256];
	ld.shared.f32 	%f710, [_ZZ21marlin_gemm_int4_bf16E10smem_input+784];
	fma.rn.ftz.f32 	%f711, %f710, %f709, %f708;
	ld.shared.f32 	%f712, [%r11+320];
	ld.shared.f32 	%f713, [_ZZ21marlin_gemm_int4_bf16E10smem_input+788];
	fma.rn.ftz.f32 	%f714, %f713, %f712, %f711;
	ld.shared.f32 	%f715, [%r11+384];
	ld.shared.f32 	%f716, [_ZZ21marlin_gemm_int4_bf16E10smem_input+792];
	fma.rn.ftz.f32 	%f717, %f716, %f715, %f714;
	ld.shared.f32 	%f718, [%r11+448];
	ld.shared.f32 	%f719, [_ZZ21marlin_gemm_int4_bf16E10smem_input+796];
	fma.rn.ftz.f32 	%f720, %f719, %f718, %f717;
	ld.shared.f32 	%f721, [%r11+512];
	ld.shared.f32 	%f722, [_ZZ21marlin_gemm_int4_bf16E10smem_input+800];
	fma.rn.ftz.f32 	%f723, %f722, %f721, %f720;
	ld.shared.f32 	%f724, [%r11+576];
	ld.shared.f32 	%f725, [_ZZ21marlin_gemm_int4_bf16E10smem_input+804];
	fma.rn.ftz.f32 	%f726, %f725, %f724, %f723;
	ld.shared.f32 	%f727, [%r11+640];
	ld.shared.f32 	%f728, [_ZZ21marlin_gemm_int4_bf16E10smem_input+808];
	fma.rn.ftz.f32 	%f729, %f728, %f727, %f726;
	ld.shared.f32 	%f730, [%r11+704];
	ld.shared.f32 	%f731, [_ZZ21marlin_gemm_int4_bf16E10smem_input+812];
	fma.rn.ftz.f32 	%f732, %f731, %f730, %f729;
	ld.shared.f32 	%f733, [%r11+768];
	ld.shared.f32 	%f734, [_ZZ21marlin_gemm_int4_bf16E10smem_input+816];
	fma.rn.ftz.f32 	%f735, %f734, %f733, %f732;
	ld.shared.f32 	%f736, [%r11+832];
	ld.shared.f32 	%f737, [_ZZ21marlin_gemm_int4_bf16E10smem_input+820];
	fma.rn.ftz.f32 	%f738, %f737, %f736, %f735;
	ld.shared.f32 	%f739, [%r11+896];
	ld.shared.f32 	%f740, [_ZZ21marlin_gemm_int4_bf16E10smem_input+824];
	fma.rn.ftz.f32 	%f741, %f740, %f739, %f738;
	ld.shared.f32 	%f742, [%r11+960];
	ld.shared.f32 	%f743, [_ZZ21marlin_gemm_int4_bf16E10smem_input+828];
	fma.rn.ftz.f32 	%f744, %f743, %f742, %f741;
	add.ftz.f32 	%f973, %f744, %f973;

$L__BB0_41:
	setp.ge.s32 	%p27, %r24, %r72;
	@%p27 bra 	$L__BB0_43;

	ld.shared.f32 	%f745, [_ZZ21marlin_gemm_int4_bf16E10smem_input+832];
	ld.shared.f32 	%f746, [%r11];
	fma.rn.ftz.f32 	%f747, %f745, %f746, 0f00000000;
	ld.shared.f32 	%f748, [%r11+64];
	ld.shared.f32 	%f749, [_ZZ21marlin_gemm_int4_bf16E10smem_input+836];
	fma.rn.ftz.f32 	%f750, %f749, %f748, %f747;
	ld.shared.f32 	%f751, [%r11+128];
	ld.shared.f32 	%f752, [_ZZ21marlin_gemm_int4_bf16E10smem_input+840];
	fma.rn.ftz.f32 	%f753, %f752, %f751, %f750;
	ld.shared.f32 	%f754, [%r11+192];
	ld.shared.f32 	%f755, [_ZZ21marlin_gemm_int4_bf16E10smem_input+844];
	fma.rn.ftz.f32 	%f756, %f755, %f754, %f753;
	ld.shared.f32 	%f757, [%r11+256];
	ld.shared.f32 	%f758, [_ZZ21marlin_gemm_int4_bf16E10smem_input+848];
	fma.rn.ftz.f32 	%f759, %f758, %f757, %f756;
	ld.shared.f32 	%f760, [%r11+320];
	ld.shared.f32 	%f761, [_ZZ21marlin_gemm_int4_bf16E10smem_input+852];
	fma.rn.ftz.f32 	%f762, %f761, %f760, %f759;
	ld.shared.f32 	%f763, [%r11+384];
	ld.shared.f32 	%f764, [_ZZ21marlin_gemm_int4_bf16E10smem_input+856];
	fma.rn.ftz.f32 	%f765, %f764, %f763, %f762;
	ld.shared.f32 	%f766, [%r11+448];
	ld.shared.f32 	%f767, [_ZZ21marlin_gemm_int4_bf16E10smem_input+860];
	fma.rn.ftz.f32 	%f768, %f767, %f766, %f765;
	ld.shared.f32 	%f769, [%r11+512];
	ld.shared.f32 	%f770, [_ZZ21marlin_gemm_int4_bf16E10smem_input+864];
	fma.rn.ftz.f32 	%f771, %f770, %f769, %f768;
	ld.shared.f32 	%f772, [%r11+576];
	ld.shared.f32 	%f773, [_ZZ21marlin_gemm_int4_bf16E10smem_input+868];
	fma.rn.ftz.f32 	%f774, %f773, %f772, %f771;
	ld.shared.f32 	%f775, [%r11+640];
	ld.shared.f32 	%f776, [_ZZ21marlin_gemm_int4_bf16E10smem_input+872];
	fma.rn.ftz.f32 	%f777, %f776, %f775, %f774;
	ld.shared.f32 	%f778, [%r11+704];
	ld.shared.f32 	%f779, [_ZZ21marlin_gemm_int4_bf16E10smem_input+876];
	fma.rn.ftz.f32 	%f780, %f779, %f778, %f777;
	ld.shared.f32 	%f781, [%r11+768];
	ld.shared.f32 	%f782, [_ZZ21marlin_gemm_int4_bf16E10smem_input+880];
	fma.rn.ftz.f32 	%f783, %f782, %f781, %f780;
	ld.shared.f32 	%f784, [%r11+832];
	ld.shared.f32 	%f785, [_ZZ21marlin_gemm_int4_bf16E10smem_input+884];
	fma.rn.ftz.f32 	%f786, %f785, %f784, %f783;
	ld.shared.f32 	%f787, [%r11+896];
	ld.shared.f32 	%f788, [_ZZ21marlin_gemm_int4_bf16E10smem_input+888];
	fma.rn.ftz.f32 	%f789, %f788, %f787, %f786;
	ld.shared.f32 	%f790, [%r11+960];
	ld.shared.f32 	%f791, [_ZZ21marlin_gemm_int4_bf16E10smem_input+892];
	fma.rn.ftz.f32 	%f792, %f791, %f790, %f789;
	add.ftz.f32 	%f972, %f792, %f972;

$L__BB0_43:
	setp.ge.s32 	%p28, %r25, %r72;
	@%p28 bra 	$L__BB0_45;

	ld.shared.f32 	%f793, [_ZZ21marlin_gemm_int4_bf16E10smem_input+896];
	ld.shared.f32 	%f794, [%r11];
	fma.rn.ftz.f32 	%f795, %f793, %f794, 0f00000000;
	ld.shared.f32 	%f796, [%r11+64];
	ld.shared.f32 	%f797, [_ZZ21marlin_gemm_int4_bf16E10smem_input+900];
	fma.rn.ftz.f32 	%f798, %f797, %f796, %f795;
	ld.shared.f32 	%f799, [%r11+128];
	ld.shared.f32 	%f800, [_ZZ21marlin_gemm_int4_bf16E10smem_input+904];
	fma.rn.ftz.f32 	%f801, %f800, %f799, %f798;
	ld.shared.f32 	%f802, [%r11+192];
	ld.shared.f32 	%f803, [_ZZ21marlin_gemm_int4_bf16E10smem_input+908];
	fma.rn.ftz.f32 	%f804, %f803, %f802, %f801;
	ld.shared.f32 	%f805, [%r11+256];
	ld.shared.f32 	%f806, [_ZZ21marlin_gemm_int4_bf16E10smem_input+912];
	fma.rn.ftz.f32 	%f807, %f806, %f805, %f804;
	ld.shared.f32 	%f808, [%r11+320];
	ld.shared.f32 	%f809, [_ZZ21marlin_gemm_int4_bf16E10smem_input+916];
	fma.rn.ftz.f32 	%f810, %f809, %f808, %f807;
	ld.shared.f32 	%f811, [%r11+384];
	ld.shared.f32 	%f812, [_ZZ21marlin_gemm_int4_bf16E10smem_input+920];
	fma.rn.ftz.f32 	%f813, %f812, %f811, %f810;
	ld.shared.f32 	%f814, [%r11+448];
	ld.shared.f32 	%f815, [_ZZ21marlin_gemm_int4_bf16E10smem_input+924];
	fma.rn.ftz.f32 	%f816, %f815, %f814, %f813;
	ld.shared.f32 	%f817, [%r11+512];
	ld.shared.f32 	%f818, [_ZZ21marlin_gemm_int4_bf16E10smem_input+928];
	fma.rn.ftz.f32 	%f819, %f818, %f817, %f816;
	ld.shared.f32 	%f820, [%r11+576];
	ld.shared.f32 	%f821, [_ZZ21marlin_gemm_int4_bf16E10smem_input+932];
	fma.rn.ftz.f32 	%f822, %f821, %f820, %f819;
	ld.shared.f32 	%f823, [%r11+640];
	ld.shared.f32 	%f824, [_ZZ21marlin_gemm_int4_bf16E10smem_input+936];
	fma.rn.ftz.f32 	%f825, %f824, %f823, %f822;
	ld.shared.f32 	%f826, [%r11+704];
	ld.shared.f32 	%f827, [_ZZ21marlin_gemm_int4_bf16E10smem_input+940];
	fma.rn.ftz.f32 	%f828, %f827, %f826, %f825;
	ld.shared.f32 	%f829, [%r11+768];
	ld.shared.f32 	%f830, [_ZZ21marlin_gemm_int4_bf16E10smem_input+944];
	fma.rn.ftz.f32 	%f831, %f830, %f829, %f828;
	ld.shared.f32 	%f832, [%r11+832];
	ld.shared.f32 	%f833, [_ZZ21marlin_gemm_int4_bf16E10smem_input+948];
	fma.rn.ftz.f32 	%f834, %f833, %f832, %f831;
	ld.shared.f32 	%f835, [%r11+896];
	ld.shared.f32 	%f836, [_ZZ21marlin_gemm_int4_bf16E10smem_input+952];
	fma.rn.ftz.f32 	%f837, %f836, %f835, %f834;
	ld.shared.f32 	%f838, [%r11+960];
	ld.shared.f32 	%f839, [_ZZ21marlin_gemm_int4_bf16E10smem_input+956];
	fma.rn.ftz.f32 	%f840, %f839, %f838, %f837;
	add.ftz.f32 	%f971, %f840, %f971;

$L__BB0_45:
	setp.ge.s32 	%p29, %r26, %r72;
	@%p29 bra 	$L__BB0_47;

	ld.shared.f32 	%f841, [_ZZ21marlin_gemm_int4_bf16E10smem_input+960];
	ld.shared.f32 	%f842, [%r11];
	fma.rn.ftz.f32 	%f843, %f841, %f842, 0f00000000;
	ld.shared.f32 	%f844, [%r11+64];
	ld.shared.f32 	%f845, [_ZZ21marlin_gemm_int4_bf16E10smem_input+964];
	fma.rn.ftz.f32 	%f846, %f845, %f844, %f843;
	ld.shared.f32 	%f847, [%r11+128];
	ld.shared.f32 	%f848, [_ZZ21marlin_gemm_int4_bf16E10smem_input+968];
	fma.rn.ftz.f32 	%f849, %f848, %f847, %f846;
	ld.shared.f32 	%f850, [%r11+192];
	ld.shared.f32 	%f851, [_ZZ21marlin_gemm_int4_bf16E10smem_input+972];
	fma.rn.ftz.f32 	%f852, %f851, %f850, %f849;
	ld.shared.f32 	%f853, [%r11+256];
	ld.shared.f32 	%f854, [_ZZ21marlin_gemm_int4_bf16E10smem_input+976];
	fma.rn.ftz.f32 	%f855, %f854, %f853, %f852;
	ld.shared.f32 	%f856, [%r11+320];
	ld.shared.f32 	%f857, [_ZZ21marlin_gemm_int4_bf16E10smem_input+980];
	fma.rn.ftz.f32 	%f858, %f857, %f856, %f855;
	ld.shared.f32 	%f859, [%r11+384];
	ld.shared.f32 	%f860, [_ZZ21marlin_gemm_int4_bf16E10smem_input+984];
	fma.rn.ftz.f32 	%f861, %f860, %f859, %f858;
	ld.shared.f32 	%f862, [%r11+448];
	ld.shared.f32 	%f863, [_ZZ21marlin_gemm_int4_bf16E10smem_input+988];
	fma.rn.ftz.f32 	%f864, %f863, %f862, %f861;
	ld.shared.f32 	%f865, [%r11+512];
	ld.shared.f32 	%f866, [_ZZ21marlin_gemm_int4_bf16E10smem_input+992];
	fma.rn.ftz.f32 	%f867, %f866, %f865, %f864;
	ld.shared.f32 	%f868, [%r11+576];
	ld.shared.f32 	%f869, [_ZZ21marlin_gemm_int4_bf16E10smem_input+996];
	fma.rn.ftz.f32 	%f870, %f869, %f868, %f867;
	ld.shared.f32 	%f871, [%r11+640];
	ld.shared.f32 	%f872, [_ZZ21marlin_gemm_int4_bf16E10smem_input+1000];
	fma.rn.ftz.f32 	%f873, %f872, %f871, %f870;
	ld.shared.f32 	%f874, [%r11+704];
	ld.shared.f32 	%f875, [_ZZ21marlin_gemm_int4_bf16E10smem_input+1004];
	fma.rn.ftz.f32 	%f876, %f875, %f874, %f873;
	ld.shared.f32 	%f877, [%r11+768];
	ld.shared.f32 	%f878, [_ZZ21marlin_gemm_int4_bf16E10smem_input+1008];
	fma.rn.ftz.f32 	%f879, %f878, %f877, %f876;
	ld.shared.f32 	%f880, [%r11+832];
	ld.shared.f32 	%f881, [_ZZ21marlin_gemm_int4_bf16E10smem_input+1012];
	fma.rn.ftz.f32 	%f882, %f881, %f880, %f879;
	ld.shared.f32 	%f883, [%r11+896];
	ld.shared.f32 	%f884, [_ZZ21marlin_gemm_int4_bf16E10smem_input+1016];
	fma.rn.ftz.f32 	%f885, %f884, %f883, %f882;
	ld.shared.f32 	%f886, [%r11+960];
	ld.shared.f32 	%f887, [_ZZ21marlin_gemm_int4_bf16E10smem_input+1020];
	fma.rn.ftz.f32 	%f888, %f887, %f886, %f885;
	add.ftz.f32 	%f970, %f888, %f970;

$L__BB0_47:
	bar.sync 	0;
	add.s32 	%r159, %r159, 16;
	setp.lt.s32 	%p30, %r159, %r74;
	@%p30 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_48;

$L__BB0_3:
	mov.f32 	%f970, 0f00000000;
	mov.f32 	%f971, %f970;
	mov.f32 	%f972, %f970;
	mov.f32 	%f973, %f970;
	mov.f32 	%f974, %f970;
	mov.f32 	%f975, %f970;
	mov.f32 	%f976, %f970;
	mov.f32 	%f977, %f970;
	mov.f32 	%f978, %f970;
	mov.f32 	%f979, %f970;
	mov.f32 	%f980, %f970;
	mov.f32 	%f981, %f970;
	mov.f32 	%f982, %f970;
	mov.f32 	%f983, %f970;
	mov.f32 	%f984, %f970;
	mov.f32 	%f985, %f970;

$L__BB0_48:
	shr.s32 	%r157, %r3, 31;
	shr.u32 	%r156, %r157, 28;
	add.s32 	%r155, %r3, %r156;
	and.b32  	%r154, %r155, -16;
	sub.s32 	%r153, %r3, %r154;
	add.s32 	%r41, %r1, %r153;
	setp.ge.s32 	%p31, %r41, %r73;
	@%p31 bra 	$L__BB0_114;

	ld.param.u64 	%rd83, [marlin_gemm_int4_bf16_param_15];
	ld.param.u32 	%r152, [marlin_gemm_int4_bf16_param_11];
	setp.ne.s32 	%p32, %r152, 0;
	setp.ne.s64 	%p33, %rd83, 0;
	and.pred  	%p34, %p32, %p33;
	@%p34 bra 	$L__BB0_82;
	bra.uni 	$L__BB0_50;

$L__BB0_82:
	ld.param.u64 	%rd84, [marlin_gemm_int4_bf16_param_15];
	cvta.to.global.u64 	%rd49, %rd84;
	mul.wide.s32 	%rd50, %r41, 2;
	add.s64 	%rd5, %rd49, %rd50;
	setp.ge.s32 	%p51, %r2, %r72;
	@%p51 bra 	$L__BB0_84;

	ld.global.nc.u16 	%rs19, [%rd5];
	// begin inline asm
	{ mov.b32 %f905, {0,%rs19};}

	// end inline asm
	add.ftz.f32 	%f906, %f985, %f905;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs20, %f906;}

	// end inline asm
	mad.lo.s32 	%r136, %r2, %r73, %r41;
	mul.wide.s32 	%rd51, %r136, 2;
	add.s64 	%rd52, %rd1, %rd51;
	st.global.u16 	[%rd52], %rs20;

$L__BB0_84:
	add.s32 	%r57, %r2, 1;
	setp.ge.s32 	%p52, %r57, %r72;
	@%p52 bra 	$L__BB0_86;

	ld.global.nc.u16 	%rs21, [%rd5];
	// begin inline asm
	{ mov.b32 %f907, {0,%rs21};}

	// end inline asm
	add.ftz.f32 	%f908, %f984, %f907;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs22, %f908;}

	// end inline asm
	mad.lo.s32 	%r137, %r57, %r73, %r41;
	mul.wide.s32 	%rd53, %r137, 2;
	add.s64 	%rd54, %rd1, %rd53;
	st.global.u16 	[%rd54], %rs22;

$L__BB0_86:
	add.s32 	%r58, %r2, 2;
	setp.ge.s32 	%p53, %r58, %r72;
	@%p53 bra 	$L__BB0_88;

	ld.global.nc.u16 	%rs23, [%rd5];
	// begin inline asm
	{ mov.b32 %f909, {0,%rs23};}

	// end inline asm
	add.ftz.f32 	%f910, %f983, %f909;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs24, %f910;}

	// end inline asm
	mad.lo.s32 	%r138, %r58, %r73, %r41;
	mul.wide.s32 	%rd55, %r138, 2;
	add.s64 	%rd56, %rd1, %rd55;
	st.global.u16 	[%rd56], %rs24;

$L__BB0_88:
	add.s32 	%r59, %r2, 3;
	setp.ge.s32 	%p54, %r59, %r72;
	@%p54 bra 	$L__BB0_90;

	ld.global.nc.u16 	%rs25, [%rd5];
	// begin inline asm
	{ mov.b32 %f911, {0,%rs25};}

	// end inline asm
	add.ftz.f32 	%f912, %f982, %f911;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs26, %f912;}

	// end inline asm
	mad.lo.s32 	%r139, %r59, %r73, %r41;
	mul.wide.s32 	%rd57, %r139, 2;
	add.s64 	%rd58, %rd1, %rd57;
	st.global.u16 	[%rd58], %rs26;

$L__BB0_90:
	add.s32 	%r60, %r2, 4;
	setp.ge.s32 	%p55, %r60, %r72;
	@%p55 bra 	$L__BB0_92;

	ld.global.nc.u16 	%rs27, [%rd5];
	// begin inline asm
	{ mov.b32 %f913, {0,%rs27};}

	// end inline asm
	add.ftz.f32 	%f914, %f981, %f913;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs28, %f914;}

	// end inline asm
	mad.lo.s32 	%r140, %r60, %r73, %r41;
	mul.wide.s32 	%rd59, %r140, 2;
	add.s64 	%rd60, %rd1, %rd59;
	st.global.u16 	[%rd60], %rs28;

$L__BB0_92:
	add.s32 	%r61, %r2, 5;
	setp.ge.s32 	%p56, %r61, %r72;
	@%p56 bra 	$L__BB0_94;

	ld.global.nc.u16 	%rs29, [%rd5];
	// begin inline asm
	{ mov.b32 %f915, {0,%rs29};}

	// end inline asm
	add.ftz.f32 	%f916, %f980, %f915;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs30, %f916;}

	// end inline asm
	mad.lo.s32 	%r141, %r61, %r73, %r41;
	mul.wide.s32 	%rd61, %r141, 2;
	add.s64 	%rd62, %rd1, %rd61;
	st.global.u16 	[%rd62], %rs30;

$L__BB0_94:
	add.s32 	%r62, %r2, 6;
	setp.ge.s32 	%p57, %r62, %r72;
	@%p57 bra 	$L__BB0_96;

	ld.global.nc.u16 	%rs31, [%rd5];
	// begin inline asm
	{ mov.b32 %f917, {0,%rs31};}

	// end inline asm
	add.ftz.f32 	%f918, %f979, %f917;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs32, %f918;}

	// end inline asm
	mad.lo.s32 	%r142, %r62, %r73, %r41;
	mul.wide.s32 	%rd63, %r142, 2;
	add.s64 	%rd64, %rd1, %rd63;
	st.global.u16 	[%rd64], %rs32;

$L__BB0_96:
	add.s32 	%r63, %r2, 7;
	setp.ge.s32 	%p58, %r63, %r72;
	@%p58 bra 	$L__BB0_98;

	ld.global.nc.u16 	%rs33, [%rd5];
	// begin inline asm
	{ mov.b32 %f919, {0,%rs33};}

	// end inline asm
	add.ftz.f32 	%f920, %f978, %f919;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs34, %f920;}

	// end inline asm
	mad.lo.s32 	%r143, %r63, %r73, %r41;
	mul.wide.s32 	%rd65, %r143, 2;
	add.s64 	%rd66, %rd1, %rd65;
	st.global.u16 	[%rd66], %rs34;

$L__BB0_98:
	add.s32 	%r64, %r2, 8;
	setp.ge.s32 	%p59, %r64, %r72;
	@%p59 bra 	$L__BB0_100;

	ld.global.nc.u16 	%rs35, [%rd5];
	// begin inline asm
	{ mov.b32 %f921, {0,%rs35};}

	// end inline asm
	add.ftz.f32 	%f922, %f977, %f921;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs36, %f922;}

	// end inline asm
	mad.lo.s32 	%r144, %r64, %r73, %r41;
	mul.wide.s32 	%rd67, %r144, 2;
	add.s64 	%rd68, %rd1, %rd67;
	st.global.u16 	[%rd68], %rs36;

$L__BB0_100:
	add.s32 	%r65, %r2, 9;
	setp.ge.s32 	%p60, %r65, %r72;
	@%p60 bra 	$L__BB0_102;

	ld.global.nc.u16 	%rs37, [%rd5];
	// begin inline asm
	{ mov.b32 %f923, {0,%rs37};}

	// end inline asm
	add.ftz.f32 	%f924, %f976, %f923;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs38, %f924;}

	// end inline asm
	mad.lo.s32 	%r145, %r65, %r73, %r41;
	mul.wide.s32 	%rd69, %r145, 2;
	add.s64 	%rd70, %rd1, %rd69;
	st.global.u16 	[%rd70], %rs38;

$L__BB0_102:
	add.s32 	%r66, %r2, 10;
	setp.ge.s32 	%p61, %r66, %r72;
	@%p61 bra 	$L__BB0_104;

	ld.global.nc.u16 	%rs39, [%rd5];
	// begin inline asm
	{ mov.b32 %f925, {0,%rs39};}

	// end inline asm
	add.ftz.f32 	%f926, %f975, %f925;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs40, %f926;}

	// end inline asm
	mad.lo.s32 	%r146, %r66, %r73, %r41;
	mul.wide.s32 	%rd71, %r146, 2;
	add.s64 	%rd72, %rd1, %rd71;
	st.global.u16 	[%rd72], %rs40;

$L__BB0_104:
	add.s32 	%r67, %r2, 11;
	setp.ge.s32 	%p62, %r67, %r72;
	@%p62 bra 	$L__BB0_106;

	ld.global.nc.u16 	%rs41, [%rd5];
	// begin inline asm
	{ mov.b32 %f927, {0,%rs41};}

	// end inline asm
	add.ftz.f32 	%f928, %f974, %f927;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs42, %f928;}

	// end inline asm
	mad.lo.s32 	%r147, %r67, %r73, %r41;
	mul.wide.s32 	%rd73, %r147, 2;
	add.s64 	%rd74, %rd1, %rd73;
	st.global.u16 	[%rd74], %rs42;

$L__BB0_106:
	add.s32 	%r68, %r2, 12;
	setp.ge.s32 	%p63, %r68, %r72;
	@%p63 bra 	$L__BB0_108;

	ld.global.nc.u16 	%rs43, [%rd5];
	// begin inline asm
	{ mov.b32 %f929, {0,%rs43};}

	// end inline asm
	add.ftz.f32 	%f930, %f973, %f929;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs44, %f930;}

	// end inline asm
	mad.lo.s32 	%r148, %r68, %r73, %r41;
	mul.wide.s32 	%rd75, %r148, 2;
	add.s64 	%rd76, %rd1, %rd75;
	st.global.u16 	[%rd76], %rs44;

$L__BB0_108:
	add.s32 	%r69, %r2, 13;
	setp.ge.s32 	%p64, %r69, %r72;
	@%p64 bra 	$L__BB0_110;

	ld.global.nc.u16 	%rs45, [%rd5];
	// begin inline asm
	{ mov.b32 %f931, {0,%rs45};}

	// end inline asm
	add.ftz.f32 	%f932, %f972, %f931;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs46, %f932;}

	// end inline asm
	mad.lo.s32 	%r149, %r69, %r73, %r41;
	mul.wide.s32 	%rd77, %r149, 2;
	add.s64 	%rd78, %rd1, %rd77;
	st.global.u16 	[%rd78], %rs46;

$L__BB0_110:
	add.s32 	%r70, %r2, 14;
	setp.ge.s32 	%p65, %r70, %r72;
	@%p65 bra 	$L__BB0_112;

	ld.global.nc.u16 	%rs47, [%rd5];
	// begin inline asm
	{ mov.b32 %f933, {0,%rs47};}

	// end inline asm
	add.ftz.f32 	%f934, %f971, %f933;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs48, %f934;}

	// end inline asm
	mad.lo.s32 	%r150, %r70, %r73, %r41;
	mul.wide.s32 	%rd79, %r150, 2;
	add.s64 	%rd80, %rd1, %rd79;
	st.global.u16 	[%rd80], %rs48;

$L__BB0_112:
	add.s32 	%r71, %r2, 15;
	setp.ge.s32 	%p66, %r71, %r72;
	@%p66 bra 	$L__BB0_114;

	ld.global.nc.u16 	%rs49, [%rd5];
	// begin inline asm
	{ mov.b32 %f935, {0,%rs49};}

	// end inline asm
	add.ftz.f32 	%f936, %f970, %f935;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs50, %f936;}

	// end inline asm
	mad.lo.s32 	%r151, %r71, %r73, %r41;
	mul.wide.s32 	%rd81, %r151, 2;
	add.s64 	%rd82, %rd1, %rd81;
	st.global.u16 	[%rd82], %rs50;
	bra.uni 	$L__BB0_114;

$L__BB0_50:
	setp.ge.s32 	%p35, %r2, %r72;
	@%p35 bra 	$L__BB0_52;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs3, %f985;}

	// end inline asm
	mad.lo.s32 	%r120, %r2, %r73, %r41;
	mul.wide.s32 	%rd17, %r120, 2;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.u16 	[%rd18], %rs3;

$L__BB0_52:
	add.s32 	%r42, %r2, 1;
	setp.ge.s32 	%p36, %r42, %r72;
	@%p36 bra 	$L__BB0_54;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs4, %f984;}

	// end inline asm
	mad.lo.s32 	%r121, %r42, %r73, %r41;
	mul.wide.s32 	%rd19, %r121, 2;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.u16 	[%rd20], %rs4;

$L__BB0_54:
	add.s32 	%r43, %r2, 2;
	setp.ge.s32 	%p37, %r43, %r72;
	@%p37 bra 	$L__BB0_56;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs5, %f983;}

	// end inline asm
	mad.lo.s32 	%r122, %r43, %r73, %r41;
	mul.wide.s32 	%rd21, %r122, 2;
	add.s64 	%rd22, %rd1, %rd21;
	st.global.u16 	[%rd22], %rs5;

$L__BB0_56:
	add.s32 	%r44, %r2, 3;
	setp.ge.s32 	%p38, %r44, %r72;
	@%p38 bra 	$L__BB0_58;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs6, %f982;}

	// end inline asm
	mad.lo.s32 	%r123, %r44, %r73, %r41;
	mul.wide.s32 	%rd23, %r123, 2;
	add.s64 	%rd24, %rd1, %rd23;
	st.global.u16 	[%rd24], %rs6;

$L__BB0_58:
	add.s32 	%r45, %r2, 4;
	setp.ge.s32 	%p39, %r45, %r72;
	@%p39 bra 	$L__BB0_60;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs7, %f981;}

	// end inline asm
	mad.lo.s32 	%r124, %r45, %r73, %r41;
	mul.wide.s32 	%rd25, %r124, 2;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.u16 	[%rd26], %rs7;

$L__BB0_60:
	add.s32 	%r46, %r2, 5;
	setp.ge.s32 	%p40, %r46, %r72;
	@%p40 bra 	$L__BB0_62;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs8, %f980;}

	// end inline asm
	mad.lo.s32 	%r125, %r46, %r73, %r41;
	mul.wide.s32 	%rd27, %r125, 2;
	add.s64 	%rd28, %rd1, %rd27;
	st.global.u16 	[%rd28], %rs8;

$L__BB0_62:
	add.s32 	%r47, %r2, 6;
	setp.ge.s32 	%p41, %r47, %r72;
	@%p41 bra 	$L__BB0_64;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs9, %f979;}

	// end inline asm
	mad.lo.s32 	%r126, %r47, %r73, %r41;
	mul.wide.s32 	%rd29, %r126, 2;
	add.s64 	%rd30, %rd1, %rd29;
	st.global.u16 	[%rd30], %rs9;

$L__BB0_64:
	add.s32 	%r48, %r2, 7;
	setp.ge.s32 	%p42, %r48, %r72;
	@%p42 bra 	$L__BB0_66;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs10, %f978;}

	// end inline asm
	mad.lo.s32 	%r127, %r48, %r73, %r41;
	mul.wide.s32 	%rd31, %r127, 2;
	add.s64 	%rd32, %rd1, %rd31;
	st.global.u16 	[%rd32], %rs10;

$L__BB0_66:
	add.s32 	%r49, %r2, 8;
	setp.ge.s32 	%p43, %r49, %r72;
	@%p43 bra 	$L__BB0_68;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs11, %f977;}

	// end inline asm
	mad.lo.s32 	%r128, %r49, %r73, %r41;
	mul.wide.s32 	%rd33, %r128, 2;
	add.s64 	%rd34, %rd1, %rd33;
	st.global.u16 	[%rd34], %rs11;

$L__BB0_68:
	add.s32 	%r50, %r2, 9;
	setp.ge.s32 	%p44, %r50, %r72;
	@%p44 bra 	$L__BB0_70;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs12, %f976;}

	// end inline asm
	mad.lo.s32 	%r129, %r50, %r73, %r41;
	mul.wide.s32 	%rd35, %r129, 2;
	add.s64 	%rd36, %rd1, %rd35;
	st.global.u16 	[%rd36], %rs12;

$L__BB0_70:
	add.s32 	%r51, %r2, 10;
	setp.ge.s32 	%p45, %r51, %r72;
	@%p45 bra 	$L__BB0_72;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs13, %f975;}

	// end inline asm
	mad.lo.s32 	%r130, %r51, %r73, %r41;
	mul.wide.s32 	%rd37, %r130, 2;
	add.s64 	%rd38, %rd1, %rd37;
	st.global.u16 	[%rd38], %rs13;

$L__BB0_72:
	add.s32 	%r52, %r2, 11;
	setp.ge.s32 	%p46, %r52, %r72;
	@%p46 bra 	$L__BB0_74;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs14, %f974;}

	// end inline asm
	mad.lo.s32 	%r131, %r52, %r73, %r41;
	mul.wide.s32 	%rd39, %r131, 2;
	add.s64 	%rd40, %rd1, %rd39;
	st.global.u16 	[%rd40], %rs14;

$L__BB0_74:
	add.s32 	%r53, %r2, 12;
	setp.ge.s32 	%p47, %r53, %r72;
	@%p47 bra 	$L__BB0_76;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs15, %f973;}

	// end inline asm
	mad.lo.s32 	%r132, %r53, %r73, %r41;
	mul.wide.s32 	%rd41, %r132, 2;
	add.s64 	%rd42, %rd1, %rd41;
	st.global.u16 	[%rd42], %rs15;

$L__BB0_76:
	add.s32 	%r54, %r2, 13;
	setp.ge.s32 	%p48, %r54, %r72;
	@%p48 bra 	$L__BB0_78;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs16, %f972;}

	// end inline asm
	mad.lo.s32 	%r133, %r54, %r73, %r41;
	mul.wide.s32 	%rd43, %r133, 2;
	add.s64 	%rd44, %rd1, %rd43;
	st.global.u16 	[%rd44], %rs16;

$L__BB0_78:
	add.s32 	%r55, %r2, 14;
	setp.ge.s32 	%p49, %r55, %r72;
	@%p49 bra 	$L__BB0_80;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs17, %f971;}

	// end inline asm
	mad.lo.s32 	%r134, %r55, %r73, %r41;
	mul.wide.s32 	%rd45, %r134, 2;
	add.s64 	%rd46, %rd1, %rd45;
	st.global.u16 	[%rd46], %rs17;

$L__BB0_80:
	add.s32 	%r56, %r2, 15;
	setp.ge.s32 	%p50, %r56, %r72;
	@%p50 bra 	$L__BB0_114;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs18, %f970;}

	// end inline asm
	mad.lo.s32 	%r135, %r56, %r73, %r41;
	mul.wide.s32 	%rd47, %r135, 2;
	add.s64 	%rd48, %rd1, %rd47;
	st.global.u16 	[%rd48], %rs18;

$L__BB0_114:
	ret;

}
	// .globl	marlin_gemm_int8_bf16
.visible .entry marlin_gemm_int8_bf16(
	.param .u64 marlin_gemm_int8_bf16_param_0,
	.param .u64 marlin_gemm_int8_bf16_param_1,
	.param .u64 marlin_gemm_int8_bf16_param_2,
	.param .u64 marlin_gemm_int8_bf16_param_3,
	.param .u64 marlin_gemm_int8_bf16_param_4,
	.param .u32 marlin_gemm_int8_bf16_param_5,
	.param .u32 marlin_gemm_int8_bf16_param_6,
	.param .u32 marlin_gemm_int8_bf16_param_7,
	.param .u32 marlin_gemm_int8_bf16_param_8,
	.param .u32 marlin_gemm_int8_bf16_param_9,
	.param .u32 marlin_gemm_int8_bf16_param_10,
	.param .u32 marlin_gemm_int8_bf16_param_11,
	.param .u32 marlin_gemm_int8_bf16_param_12,
	.param .u32 marlin_gemm_int8_bf16_param_13,
	.param .u64 marlin_gemm_int8_bf16_param_14,
	.param .u64 marlin_gemm_int8_bf16_param_15,
	.param .u64 marlin_gemm_int8_bf16_param_16,
	.param .u64 marlin_gemm_int8_bf16_param_17
)
{
	.reg .pred 	%p<67>;
	.reg .b16 	%rs<51>;
	.reg .f32 	%f<1002>;
	.reg .b32 	%r<162>;
	.reg .b64 	%rd<85>;
	// demoted variable
	.shared .align 4 .b8 _ZZ21marlin_gemm_int8_bf16E10smem_input[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ21marlin_gemm_int8_bf16E11smem_weight[1024];

	ld.param.u64 	%rd10, [marlin_gemm_int8_bf16_param_0];
	ld.param.u64 	%rd6, [marlin_gemm_int8_bf16_param_1];
	ld.param.u64 	%rd7, [marlin_gemm_int8_bf16_param_2];
	ld.param.u64 	%rd8, [marlin_gemm_int8_bf16_param_3];
	ld.param.u32 	%r72, [marlin_gemm_int8_bf16_param_5];
	ld.param.u32 	%r73, [marlin_gemm_int8_bf16_param_6];
	ld.param.u32 	%r74, [marlin_gemm_int8_bf16_param_7];
	ld.param.u32 	%r75, [marlin_gemm_int8_bf16_param_8];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r77, %ctaid.x;
	shl.b32 	%r1, %r77, 4;
	mov.u32 	%r78, %ctaid.y;
	shl.b32 	%r2, %r78, 4;
	mov.u32 	%r3, %tid.x;
	setp.lt.s32 	%p1, %r75, 1;
	mov.u32 	%r158, %r74;
	@%p1 bra 	$L__BB1_2;

	div.s32 	%r158, %r74, %r75;

$L__BB1_2:
	max.s32 	%r6, %r75, 1;
	shr.s32 	%r79, %r3, 31;
	shr.u32 	%r80, %r79, 28;
	add.s32 	%r81, %r3, %r80;
	and.b32  	%r82, %r81, -16;
	sub.s32 	%r7, %r3, %r82;
	setp.gt.s32 	%p2, %r74, 0;
	@%p2 bra 	$L__BB1_4;
	bra.uni 	$L__BB1_3;

$L__BB1_4:
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r9, %r1, %r7;
	add.s32 	%r10, %r6, -1;
	shl.b32 	%r84, %r7, 2;
	mov.u32 	%r85, _ZZ21marlin_gemm_int8_bf16E11smem_weight;
	add.s32 	%r11, %r85, %r84;
	add.s32 	%r12, %r2, 1;
	add.s32 	%r13, %r2, 2;
	add.s32 	%r14, %r2, 3;
	add.s32 	%r15, %r2, 4;
	add.s32 	%r16, %r2, 5;
	add.s32 	%r17, %r2, 6;
	add.s32 	%r18, %r2, 7;
	add.s32 	%r19, %r2, 8;
	add.s32 	%r20, %r2, 9;
	add.s32 	%r21, %r2, 10;
	add.s32 	%r22, %r2, 11;
	add.s32 	%r23, %r2, 12;
	add.s32 	%r24, %r2, 13;
	add.s32 	%r25, %r2, 14;
	add.s32 	%r26, %r2, 15;
	cvta.to.global.u64 	%rd2, %rd6;
	cvta.to.global.u64 	%rd3, %rd8;
	cvta.to.global.u64 	%rd4, %rd7;
	mov.u32 	%r159, 0;
	mov.f32 	%f970, 0f00000000;
	mov.f32 	%f971, %f970;
	mov.f32 	%f972, %f970;
	mov.f32 	%f973, %f970;
	mov.f32 	%f974, %f970;
	mov.f32 	%f975, %f970;
	mov.f32 	%f976, %f970;
	mov.f32 	%f977, %f970;
	mov.f32 	%f978, %f970;
	mov.f32 	%f979, %f970;
	mov.f32 	%f980, %f970;
	mov.f32 	%f981, %f970;
	mov.f32 	%f982, %f970;
	mov.f32 	%f983, %f970;
	mov.f32 	%f984, %f970;
	mov.f32 	%f985, %f970;

$L__BB1_5:
	setp.gt.s32 	%p3, %r3, 255;
	@%p3 bra 	$L__BB1_14;

	mov.u32 	%r160, %r3;

$L__BB1_7:
	shr.s32 	%r86, %r160, 31;
	shr.u32 	%r87, %r86, 28;
	add.s32 	%r88, %r160, %r87;
	shr.s32 	%r29, %r88, 4;
	add.s32 	%r30, %r29, %r2;
	and.b32  	%r89, %r88, -16;
	sub.s32 	%r31, %r160, %r89;
	add.s32 	%r32, %r31, %r159;
	setp.ge.s32 	%p4, %r30, %r72;
	setp.ge.s32 	%p5, %r32, %r74;
	mov.f32 	%f953, 0f00000000;
	or.pred  	%p6, %p4, %p5;
	@%p6 bra 	$L__BB1_9;

	mad.lo.s32 	%r90, %r30, %r74, %r32;
	mul.wide.s32 	%rd11, %r90, 2;
	add.s64 	%rd12, %rd2, %rd11;
	ld.global.nc.u16 	%rs1, [%rd12];
	// begin inline asm
	{ mov.b32 %f953, {0,%rs1};}

	// end inline asm

$L__BB1_9:
	shl.b32 	%r91, %r29, 6;
	mov.u32 	%r92, _ZZ21marlin_gemm_int8_bf16E10smem_input;
	add.s32 	%r93, %r92, %r91;
	shl.b32 	%r94, %r31, 2;
	add.s32 	%r95, %r93, %r94;
	st.shared.f32 	[%r95], %f953;
	add.s32 	%r160, %r160, %r8;
	setp.lt.s32 	%p7, %r160, 256;
	@%p7 bra 	$L__BB1_7;

	mov.u32 	%r161, %r3;

$L__BB1_11:
	shr.s32 	%r96, %r161, 31;
	shr.u32 	%r97, %r96, 28;
	add.s32 	%r98, %r161, %r97;
	shr.s32 	%r35, %r98, 4;
	add.s32 	%r36, %r35, %r159;
	and.b32  	%r99, %r98, -16;
	sub.s32 	%r37, %r161, %r99;
	add.s32 	%r38, %r37, %r1;
	setp.ge.s32 	%p8, %r36, %r74;
	setp.ge.s32 	%p9, %r38, %r73;
	mov.f32 	%f954, 0f00000000;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB1_13;

	shr.s32 	%r100, %r36, 31;
	shr.u32 	%r101, %r100, 30;
	add.s32 	%r102, %r36, %r101;
	shr.s32 	%r103, %r102, 2;
	mad.lo.s32 	%r104, %r103, %r73, %r38;
	mul.wide.s32 	%rd13, %r104, 4;
	add.s64 	%rd14, %rd4, %rd13;
	and.b32  	%r105, %r102, 536870908;
	sub.s32 	%r106, %r36, %r105;
	shl.b32 	%r107, %r106, 3;
	ld.global.nc.u32 	%r108, [%rd14];
	shr.u32 	%r109, %r108, %r107;
	and.b32  	%r110, %r109, 255;
	add.s32 	%r111, %r110, -128;
	div.s32 	%r112, %r36, %r158;
	setp.lt.s32 	%p11, %r112, %r6;
	selp.b32 	%r113, %r112, %r10, %p11;
	mad.lo.s32 	%r114, %r113, %r73, %r38;
	mul.wide.s32 	%rd15, %r114, 2;
	add.s64 	%rd16, %rd3, %rd15;
	ld.global.nc.u16 	%rs2, [%rd16];
	// begin inline asm
	{ mov.b32 %f119, {0,%rs2};}

	// end inline asm
	cvt.rn.f32.s32 	%f120, %r111;
	mul.ftz.f32 	%f954, %f119, %f120;

$L__BB1_13:
	shl.b32 	%r115, %r35, 6;
	add.s32 	%r117, %r85, %r115;
	shl.b32 	%r118, %r37, 2;
	add.s32 	%r119, %r117, %r118;
	st.shared.f32 	[%r119], %f954;
	add.s32 	%r161, %r161, %r8;
	setp.lt.s32 	%p12, %r161, 256;
	@%p12 bra 	$L__BB1_11;

$L__BB1_14:
	setp.ge.s32 	%p13, %r9, %r73;
	bar.sync 	0;
	@%p13 bra 	$L__BB1_47;

	setp.ge.s32 	%p14, %r2, %r72;
	@%p14 bra 	$L__BB1_17;

	ld.shared.f32 	%f121, [_ZZ21marlin_gemm_int8_bf16E10smem_input];
	ld.shared.f32 	%f122, [%r11];
	fma.rn.ftz.f32 	%f123, %f121, %f122, 0f00000000;
	ld.shared.f32 	%f124, [%r11+64];
	ld.shared.f32 	%f125, [_ZZ21marlin_gemm_int8_bf16E10smem_input+4];
	fma.rn.ftz.f32 	%f126, %f125, %f124, %f123;
	ld.shared.f32 	%f127, [%r11+128];
	ld.shared.f32 	%f128, [_ZZ21marlin_gemm_int8_bf16E10smem_input+8];
	fma.rn.ftz.f32 	%f129, %f128, %f127, %f126;
	ld.shared.f32 	%f130, [%r11+192];
	ld.shared.f32 	%f131, [_ZZ21marlin_gemm_int8_bf16E10smem_input+12];
	fma.rn.ftz.f32 	%f132, %f131, %f130, %f129;
	ld.shared.f32 	%f133, [%r11+256];
	ld.shared.f32 	%f134, [_ZZ21marlin_gemm_int8_bf16E10smem_input+16];
	fma.rn.ftz.f32 	%f135, %f134, %f133, %f132;
	ld.shared.f32 	%f136, [%r11+320];
	ld.shared.f32 	%f137, [_ZZ21marlin_gemm_int8_bf16E10smem_input+20];
	fma.rn.ftz.f32 	%f138, %f137, %f136, %f135;
	ld.shared.f32 	%f139, [%r11+384];
	ld.shared.f32 	%f140, [_ZZ21marlin_gemm_int8_bf16E10smem_input+24];
	fma.rn.ftz.f32 	%f141, %f140, %f139, %f138;
	ld.shared.f32 	%f142, [%r11+448];
	ld.shared.f32 	%f143, [_ZZ21marlin_gemm_int8_bf16E10smem_input+28];
	fma.rn.ftz.f32 	%f144, %f143, %f142, %f141;
	ld.shared.f32 	%f145, [%r11+512];
	ld.shared.f32 	%f146, [_ZZ21marlin_gemm_int8_bf16E10smem_input+32];
	fma.rn.ftz.f32 	%f147, %f146, %f145, %f144;
	ld.shared.f32 	%f148, [%r11+576];
	ld.shared.f32 	%f149, [_ZZ21marlin_gemm_int8_bf16E10smem_input+36];
	fma.rn.ftz.f32 	%f150, %f149, %f148, %f147;
	ld.shared.f32 	%f151, [%r11+640];
	ld.shared.f32 	%f152, [_ZZ21marlin_gemm_int8_bf16E10smem_input+40];
	fma.rn.ftz.f32 	%f153, %f152, %f151, %f150;
	ld.shared.f32 	%f154, [%r11+704];
	ld.shared.f32 	%f155, [_ZZ21marlin_gemm_int8_bf16E10smem_input+44];
	fma.rn.ftz.f32 	%f156, %f155, %f154, %f153;
	ld.shared.f32 	%f157, [%r11+768];
	ld.shared.f32 	%f158, [_ZZ21marlin_gemm_int8_bf16E10smem_input+48];
	fma.rn.ftz.f32 	%f159, %f158, %f157, %f156;
	ld.shared.f32 	%f160, [%r11+832];
	ld.shared.f32 	%f161, [_ZZ21marlin_gemm_int8_bf16E10smem_input+52];
	fma.rn.ftz.f32 	%f162, %f161, %f160, %f159;
	ld.shared.f32 	%f163, [%r11+896];
	ld.shared.f32 	%f164, [_ZZ21marlin_gemm_int8_bf16E10smem_input+56];
	fma.rn.ftz.f32 	%f165, %f164, %f163, %f162;
	ld.shared.f32 	%f166, [%r11+960];
	ld.shared.f32 	%f167, [_ZZ21marlin_gemm_int8_bf16E10smem_input+60];
	fma.rn.ftz.f32 	%f168, %f167, %f166, %f165;
	add.ftz.f32 	%f985, %f168, %f985;

$L__BB1_17:
	setp.ge.s32 	%p15, %r12, %r72;
	@%p15 bra 	$L__BB1_19;

	ld.shared.f32 	%f169, [_ZZ21marlin_gemm_int8_bf16E10smem_input+64];
	ld.shared.f32 	%f170, [%r11];
	fma.rn.ftz.f32 	%f171, %f169, %f170, 0f00000000;
	ld.shared.f32 	%f172, [%r11+64];
	ld.shared.f32 	%f173, [_ZZ21marlin_gemm_int8_bf16E10smem_input+68];
	fma.rn.ftz.f32 	%f174, %f173, %f172, %f171;
	ld.shared.f32 	%f175, [%r11+128];
	ld.shared.f32 	%f176, [_ZZ21marlin_gemm_int8_bf16E10smem_input+72];
	fma.rn.ftz.f32 	%f177, %f176, %f175, %f174;
	ld.shared.f32 	%f178, [%r11+192];
	ld.shared.f32 	%f179, [_ZZ21marlin_gemm_int8_bf16E10smem_input+76];
	fma.rn.ftz.f32 	%f180, %f179, %f178, %f177;
	ld.shared.f32 	%f181, [%r11+256];
	ld.shared.f32 	%f182, [_ZZ21marlin_gemm_int8_bf16E10smem_input+80];
	fma.rn.ftz.f32 	%f183, %f182, %f181, %f180;
	ld.shared.f32 	%f184, [%r11+320];
	ld.shared.f32 	%f185, [_ZZ21marlin_gemm_int8_bf16E10smem_input+84];
	fma.rn.ftz.f32 	%f186, %f185, %f184, %f183;
	ld.shared.f32 	%f187, [%r11+384];
	ld.shared.f32 	%f188, [_ZZ21marlin_gemm_int8_bf16E10smem_input+88];
	fma.rn.ftz.f32 	%f189, %f188, %f187, %f186;
	ld.shared.f32 	%f190, [%r11+448];
	ld.shared.f32 	%f191, [_ZZ21marlin_gemm_int8_bf16E10smem_input+92];
	fma.rn.ftz.f32 	%f192, %f191, %f190, %f189;
	ld.shared.f32 	%f193, [%r11+512];
	ld.shared.f32 	%f194, [_ZZ21marlin_gemm_int8_bf16E10smem_input+96];
	fma.rn.ftz.f32 	%f195, %f194, %f193, %f192;
	ld.shared.f32 	%f196, [%r11+576];
	ld.shared.f32 	%f197, [_ZZ21marlin_gemm_int8_bf16E10smem_input+100];
	fma.rn.ftz.f32 	%f198, %f197, %f196, %f195;
	ld.shared.f32 	%f199, [%r11+640];
	ld.shared.f32 	%f200, [_ZZ21marlin_gemm_int8_bf16E10smem_input+104];
	fma.rn.ftz.f32 	%f201, %f200, %f199, %f198;
	ld.shared.f32 	%f202, [%r11+704];
	ld.shared.f32 	%f203, [_ZZ21marlin_gemm_int8_bf16E10smem_input+108];
	fma.rn.ftz.f32 	%f204, %f203, %f202, %f201;
	ld.shared.f32 	%f205, [%r11+768];
	ld.shared.f32 	%f206, [_ZZ21marlin_gemm_int8_bf16E10smem_input+112];
	fma.rn.ftz.f32 	%f207, %f206, %f205, %f204;
	ld.shared.f32 	%f208, [%r11+832];
	ld.shared.f32 	%f209, [_ZZ21marlin_gemm_int8_bf16E10smem_input+116];
	fma.rn.ftz.f32 	%f210, %f209, %f208, %f207;
	ld.shared.f32 	%f211, [%r11+896];
	ld.shared.f32 	%f212, [_ZZ21marlin_gemm_int8_bf16E10smem_input+120];
	fma.rn.ftz.f32 	%f213, %f212, %f211, %f210;
	ld.shared.f32 	%f214, [%r11+960];
	ld.shared.f32 	%f215, [_ZZ21marlin_gemm_int8_bf16E10smem_input+124];
	fma.rn.ftz.f32 	%f216, %f215, %f214, %f213;
	add.ftz.f32 	%f984, %f216, %f984;

$L__BB1_19:
	setp.ge.s32 	%p16, %r13, %r72;
	@%p16 bra 	$L__BB1_21;

	ld.shared.f32 	%f217, [_ZZ21marlin_gemm_int8_bf16E10smem_input+128];
	ld.shared.f32 	%f218, [%r11];
	fma.rn.ftz.f32 	%f219, %f217, %f218, 0f00000000;
	ld.shared.f32 	%f220, [%r11+64];
	ld.shared.f32 	%f221, [_ZZ21marlin_gemm_int8_bf16E10smem_input+132];
	fma.rn.ftz.f32 	%f222, %f221, %f220, %f219;
	ld.shared.f32 	%f223, [%r11+128];
	ld.shared.f32 	%f224, [_ZZ21marlin_gemm_int8_bf16E10smem_input+136];
	fma.rn.ftz.f32 	%f225, %f224, %f223, %f222;
	ld.shared.f32 	%f226, [%r11+192];
	ld.shared.f32 	%f227, [_ZZ21marlin_gemm_int8_bf16E10smem_input+140];
	fma.rn.ftz.f32 	%f228, %f227, %f226, %f225;
	ld.shared.f32 	%f229, [%r11+256];
	ld.shared.f32 	%f230, [_ZZ21marlin_gemm_int8_bf16E10smem_input+144];
	fma.rn.ftz.f32 	%f231, %f230, %f229, %f228;
	ld.shared.f32 	%f232, [%r11+320];
	ld.shared.f32 	%f233, [_ZZ21marlin_gemm_int8_bf16E10smem_input+148];
	fma.rn.ftz.f32 	%f234, %f233, %f232, %f231;
	ld.shared.f32 	%f235, [%r11+384];
	ld.shared.f32 	%f236, [_ZZ21marlin_gemm_int8_bf16E10smem_input+152];
	fma.rn.ftz.f32 	%f237, %f236, %f235, %f234;
	ld.shared.f32 	%f238, [%r11+448];
	ld.shared.f32 	%f239, [_ZZ21marlin_gemm_int8_bf16E10smem_input+156];
	fma.rn.ftz.f32 	%f240, %f239, %f238, %f237;
	ld.shared.f32 	%f241, [%r11+512];
	ld.shared.f32 	%f242, [_ZZ21marlin_gemm_int8_bf16E10smem_input+160];
	fma.rn.ftz.f32 	%f243, %f242, %f241, %f240;
	ld.shared.f32 	%f244, [%r11+576];
	ld.shared.f32 	%f245, [_ZZ21marlin_gemm_int8_bf16E10smem_input+164];
	fma.rn.ftz.f32 	%f246, %f245, %f244, %f243;
	ld.shared.f32 	%f247, [%r11+640];
	ld.shared.f32 	%f248, [_ZZ21marlin_gemm_int8_bf16E10smem_input+168];
	fma.rn.ftz.f32 	%f249, %f248, %f247, %f246;
	ld.shared.f32 	%f250, [%r11+704];
	ld.shared.f32 	%f251, [_ZZ21marlin_gemm_int8_bf16E10smem_input+172];
	fma.rn.ftz.f32 	%f252, %f251, %f250, %f249;
	ld.shared.f32 	%f253, [%r11+768];
	ld.shared.f32 	%f254, [_ZZ21marlin_gemm_int8_bf16E10smem_input+176];
	fma.rn.ftz.f32 	%f255, %f254, %f253, %f252;
	ld.shared.f32 	%f256, [%r11+832];
	ld.shared.f32 	%f257, [_ZZ21marlin_gemm_int8_bf16E10smem_input+180];
	fma.rn.ftz.f32 	%f258, %f257, %f256, %f255;
	ld.shared.f32 	%f259, [%r11+896];
	ld.shared.f32 	%f260, [_ZZ21marlin_gemm_int8_bf16E10smem_input+184];
	fma.rn.ftz.f32 	%f261, %f260, %f259, %f258;
	ld.shared.f32 	%f262, [%r11+960];
	ld.shared.f32 	%f263, [_ZZ21marlin_gemm_int8_bf16E10smem_input+188];
	fma.rn.ftz.f32 	%f264, %f263, %f262, %f261;
	add.ftz.f32 	%f983, %f264, %f983;

$L__BB1_21:
	setp.ge.s32 	%p17, %r14, %r72;
	@%p17 bra 	$L__BB1_23;

	ld.shared.f32 	%f265, [_ZZ21marlin_gemm_int8_bf16E10smem_input+192];
	ld.shared.f32 	%f266, [%r11];
	fma.rn.ftz.f32 	%f267, %f265, %f266, 0f00000000;
	ld.shared.f32 	%f268, [%r11+64];
	ld.shared.f32 	%f269, [_ZZ21marlin_gemm_int8_bf16E10smem_input+196];
	fma.rn.ftz.f32 	%f270, %f269, %f268, %f267;
	ld.shared.f32 	%f271, [%r11+128];
	ld.shared.f32 	%f272, [_ZZ21marlin_gemm_int8_bf16E10smem_input+200];
	fma.rn.ftz.f32 	%f273, %f272, %f271, %f270;
	ld.shared.f32 	%f274, [%r11+192];
	ld.shared.f32 	%f275, [_ZZ21marlin_gemm_int8_bf16E10smem_input+204];
	fma.rn.ftz.f32 	%f276, %f275, %f274, %f273;
	ld.shared.f32 	%f277, [%r11+256];
	ld.shared.f32 	%f278, [_ZZ21marlin_gemm_int8_bf16E10smem_input+208];
	fma.rn.ftz.f32 	%f279, %f278, %f277, %f276;
	ld.shared.f32 	%f280, [%r11+320];
	ld.shared.f32 	%f281, [_ZZ21marlin_gemm_int8_bf16E10smem_input+212];
	fma.rn.ftz.f32 	%f282, %f281, %f280, %f279;
	ld.shared.f32 	%f283, [%r11+384];
	ld.shared.f32 	%f284, [_ZZ21marlin_gemm_int8_bf16E10smem_input+216];
	fma.rn.ftz.f32 	%f285, %f284, %f283, %f282;
	ld.shared.f32 	%f286, [%r11+448];
	ld.shared.f32 	%f287, [_ZZ21marlin_gemm_int8_bf16E10smem_input+220];
	fma.rn.ftz.f32 	%f288, %f287, %f286, %f285;
	ld.shared.f32 	%f289, [%r11+512];
	ld.shared.f32 	%f290, [_ZZ21marlin_gemm_int8_bf16E10smem_input+224];
	fma.rn.ftz.f32 	%f291, %f290, %f289, %f288;
	ld.shared.f32 	%f292, [%r11+576];
	ld.shared.f32 	%f293, [_ZZ21marlin_gemm_int8_bf16E10smem_input+228];
	fma.rn.ftz.f32 	%f294, %f293, %f292, %f291;
	ld.shared.f32 	%f295, [%r11+640];
	ld.shared.f32 	%f296, [_ZZ21marlin_gemm_int8_bf16E10smem_input+232];
	fma.rn.ftz.f32 	%f297, %f296, %f295, %f294;
	ld.shared.f32 	%f298, [%r11+704];
	ld.shared.f32 	%f299, [_ZZ21marlin_gemm_int8_bf16E10smem_input+236];
	fma.rn.ftz.f32 	%f300, %f299, %f298, %f297;
	ld.shared.f32 	%f301, [%r11+768];
	ld.shared.f32 	%f302, [_ZZ21marlin_gemm_int8_bf16E10smem_input+240];
	fma.rn.ftz.f32 	%f303, %f302, %f301, %f300;
	ld.shared.f32 	%f304, [%r11+832];
	ld.shared.f32 	%f305, [_ZZ21marlin_gemm_int8_bf16E10smem_input+244];
	fma.rn.ftz.f32 	%f306, %f305, %f304, %f303;
	ld.shared.f32 	%f307, [%r11+896];
	ld.shared.f32 	%f308, [_ZZ21marlin_gemm_int8_bf16E10smem_input+248];
	fma.rn.ftz.f32 	%f309, %f308, %f307, %f306;
	ld.shared.f32 	%f310, [%r11+960];
	ld.shared.f32 	%f311, [_ZZ21marlin_gemm_int8_bf16E10smem_input+252];
	fma.rn.ftz.f32 	%f312, %f311, %f310, %f309;
	add.ftz.f32 	%f982, %f312, %f982;

$L__BB1_23:
	setp.ge.s32 	%p18, %r15, %r72;
	@%p18 bra 	$L__BB1_25;

	ld.shared.f32 	%f313, [_ZZ21marlin_gemm_int8_bf16E10smem_input+256];
	ld.shared.f32 	%f314, [%r11];
	fma.rn.ftz.f32 	%f315, %f313, %f314, 0f00000000;
	ld.shared.f32 	%f316, [%r11+64];
	ld.shared.f32 	%f317, [_ZZ21marlin_gemm_int8_bf16E10smem_input+260];
	fma.rn.ftz.f32 	%f318, %f317, %f316, %f315;
	ld.shared.f32 	%f319, [%r11+128];
	ld.shared.f32 	%f320, [_ZZ21marlin_gemm_int8_bf16E10smem_input+264];
	fma.rn.ftz.f32 	%f321, %f320, %f319, %f318;
	ld.shared.f32 	%f322, [%r11+192];
	ld.shared.f32 	%f323, [_ZZ21marlin_gemm_int8_bf16E10smem_input+268];
	fma.rn.ftz.f32 	%f324, %f323, %f322, %f321;
	ld.shared.f32 	%f325, [%r11+256];
	ld.shared.f32 	%f326, [_ZZ21marlin_gemm_int8_bf16E10smem_input+272];
	fma.rn.ftz.f32 	%f327, %f326, %f325, %f324;
	ld.shared.f32 	%f328, [%r11+320];
	ld.shared.f32 	%f329, [_ZZ21marlin_gemm_int8_bf16E10smem_input+276];
	fma.rn.ftz.f32 	%f330, %f329, %f328, %f327;
	ld.shared.f32 	%f331, [%r11+384];
	ld.shared.f32 	%f332, [_ZZ21marlin_gemm_int8_bf16E10smem_input+280];
	fma.rn.ftz.f32 	%f333, %f332, %f331, %f330;
	ld.shared.f32 	%f334, [%r11+448];
	ld.shared.f32 	%f335, [_ZZ21marlin_gemm_int8_bf16E10smem_input+284];
	fma.rn.ftz.f32 	%f336, %f335, %f334, %f333;
	ld.shared.f32 	%f337, [%r11+512];
	ld.shared.f32 	%f338, [_ZZ21marlin_gemm_int8_bf16E10smem_input+288];
	fma.rn.ftz.f32 	%f339, %f338, %f337, %f336;
	ld.shared.f32 	%f340, [%r11+576];
	ld.shared.f32 	%f341, [_ZZ21marlin_gemm_int8_bf16E10smem_input+292];
	fma.rn.ftz.f32 	%f342, %f341, %f340, %f339;
	ld.shared.f32 	%f343, [%r11+640];
	ld.shared.f32 	%f344, [_ZZ21marlin_gemm_int8_bf16E10smem_input+296];
	fma.rn.ftz.f32 	%f345, %f344, %f343, %f342;
	ld.shared.f32 	%f346, [%r11+704];
	ld.shared.f32 	%f347, [_ZZ21marlin_gemm_int8_bf16E10smem_input+300];
	fma.rn.ftz.f32 	%f348, %f347, %f346, %f345;
	ld.shared.f32 	%f349, [%r11+768];
	ld.shared.f32 	%f350, [_ZZ21marlin_gemm_int8_bf16E10smem_input+304];
	fma.rn.ftz.f32 	%f351, %f350, %f349, %f348;
	ld.shared.f32 	%f352, [%r11+832];
	ld.shared.f32 	%f353, [_ZZ21marlin_gemm_int8_bf16E10smem_input+308];
	fma.rn.ftz.f32 	%f354, %f353, %f352, %f351;
	ld.shared.f32 	%f355, [%r11+896];
	ld.shared.f32 	%f356, [_ZZ21marlin_gemm_int8_bf16E10smem_input+312];
	fma.rn.ftz.f32 	%f357, %f356, %f355, %f354;
	ld.shared.f32 	%f358, [%r11+960];
	ld.shared.f32 	%f359, [_ZZ21marlin_gemm_int8_bf16E10smem_input+316];
	fma.rn.ftz.f32 	%f360, %f359, %f358, %f357;
	add.ftz.f32 	%f981, %f360, %f981;

$L__BB1_25:
	setp.ge.s32 	%p19, %r16, %r72;
	@%p19 bra 	$L__BB1_27;

	ld.shared.f32 	%f361, [_ZZ21marlin_gemm_int8_bf16E10smem_input+320];
	ld.shared.f32 	%f362, [%r11];
	fma.rn.ftz.f32 	%f363, %f361, %f362, 0f00000000;
	ld.shared.f32 	%f364, [%r11+64];
	ld.shared.f32 	%f365, [_ZZ21marlin_gemm_int8_bf16E10smem_input+324];
	fma.rn.ftz.f32 	%f366, %f365, %f364, %f363;
	ld.shared.f32 	%f367, [%r11+128];
	ld.shared.f32 	%f368, [_ZZ21marlin_gemm_int8_bf16E10smem_input+328];
	fma.rn.ftz.f32 	%f369, %f368, %f367, %f366;
	ld.shared.f32 	%f370, [%r11+192];
	ld.shared.f32 	%f371, [_ZZ21marlin_gemm_int8_bf16E10smem_input+332];
	fma.rn.ftz.f32 	%f372, %f371, %f370, %f369;
	ld.shared.f32 	%f373, [%r11+256];
	ld.shared.f32 	%f374, [_ZZ21marlin_gemm_int8_bf16E10smem_input+336];
	fma.rn.ftz.f32 	%f375, %f374, %f373, %f372;
	ld.shared.f32 	%f376, [%r11+320];
	ld.shared.f32 	%f377, [_ZZ21marlin_gemm_int8_bf16E10smem_input+340];
	fma.rn.ftz.f32 	%f378, %f377, %f376, %f375;
	ld.shared.f32 	%f379, [%r11+384];
	ld.shared.f32 	%f380, [_ZZ21marlin_gemm_int8_bf16E10smem_input+344];
	fma.rn.ftz.f32 	%f381, %f380, %f379, %f378;
	ld.shared.f32 	%f382, [%r11+448];
	ld.shared.f32 	%f383, [_ZZ21marlin_gemm_int8_bf16E10smem_input+348];
	fma.rn.ftz.f32 	%f384, %f383, %f382, %f381;
	ld.shared.f32 	%f385, [%r11+512];
	ld.shared.f32 	%f386, [_ZZ21marlin_gemm_int8_bf16E10smem_input+352];
	fma.rn.ftz.f32 	%f387, %f386, %f385, %f384;
	ld.shared.f32 	%f388, [%r11+576];
	ld.shared.f32 	%f389, [_ZZ21marlin_gemm_int8_bf16E10smem_input+356];
	fma.rn.ftz.f32 	%f390, %f389, %f388, %f387;
	ld.shared.f32 	%f391, [%r11+640];
	ld.shared.f32 	%f392, [_ZZ21marlin_gemm_int8_bf16E10smem_input+360];
	fma.rn.ftz.f32 	%f393, %f392, %f391, %f390;
	ld.shared.f32 	%f394, [%r11+704];
	ld.shared.f32 	%f395, [_ZZ21marlin_gemm_int8_bf16E10smem_input+364];
	fma.rn.ftz.f32 	%f396, %f395, %f394, %f393;
	ld.shared.f32 	%f397, [%r11+768];
	ld.shared.f32 	%f398, [_ZZ21marlin_gemm_int8_bf16E10smem_input+368];
	fma.rn.ftz.f32 	%f399, %f398, %f397, %f396;
	ld.shared.f32 	%f400, [%r11+832];
	ld.shared.f32 	%f401, [_ZZ21marlin_gemm_int8_bf16E10smem_input+372];
	fma.rn.ftz.f32 	%f402, %f401, %f400, %f399;
	ld.shared.f32 	%f403, [%r11+896];
	ld.shared.f32 	%f404, [_ZZ21marlin_gemm_int8_bf16E10smem_input+376];
	fma.rn.ftz.f32 	%f405, %f404, %f403, %f402;
	ld.shared.f32 	%f406, [%r11+960];
	ld.shared.f32 	%f407, [_ZZ21marlin_gemm_int8_bf16E10smem_input+380];
	fma.rn.ftz.f32 	%f408, %f407, %f406, %f405;
	add.ftz.f32 	%f980, %f408, %f980;

$L__BB1_27:
	setp.ge.s32 	%p20, %r17, %r72;
	@%p20 bra 	$L__BB1_29;

	ld.shared.f32 	%f409, [_ZZ21marlin_gemm_int8_bf16E10smem_input+384];
	ld.shared.f32 	%f410, [%r11];
	fma.rn.ftz.f32 	%f411, %f409, %f410, 0f00000000;
	ld.shared.f32 	%f412, [%r11+64];
	ld.shared.f32 	%f413, [_ZZ21marlin_gemm_int8_bf16E10smem_input+388];
	fma.rn.ftz.f32 	%f414, %f413, %f412, %f411;
	ld.shared.f32 	%f415, [%r11+128];
	ld.shared.f32 	%f416, [_ZZ21marlin_gemm_int8_bf16E10smem_input+392];
	fma.rn.ftz.f32 	%f417, %f416, %f415, %f414;
	ld.shared.f32 	%f418, [%r11+192];
	ld.shared.f32 	%f419, [_ZZ21marlin_gemm_int8_bf16E10smem_input+396];
	fma.rn.ftz.f32 	%f420, %f419, %f418, %f417;
	ld.shared.f32 	%f421, [%r11+256];
	ld.shared.f32 	%f422, [_ZZ21marlin_gemm_int8_bf16E10smem_input+400];
	fma.rn.ftz.f32 	%f423, %f422, %f421, %f420;
	ld.shared.f32 	%f424, [%r11+320];
	ld.shared.f32 	%f425, [_ZZ21marlin_gemm_int8_bf16E10smem_input+404];
	fma.rn.ftz.f32 	%f426, %f425, %f424, %f423;
	ld.shared.f32 	%f427, [%r11+384];
	ld.shared.f32 	%f428, [_ZZ21marlin_gemm_int8_bf16E10smem_input+408];
	fma.rn.ftz.f32 	%f429, %f428, %f427, %f426;
	ld.shared.f32 	%f430, [%r11+448];
	ld.shared.f32 	%f431, [_ZZ21marlin_gemm_int8_bf16E10smem_input+412];
	fma.rn.ftz.f32 	%f432, %f431, %f430, %f429;
	ld.shared.f32 	%f433, [%r11+512];
	ld.shared.f32 	%f434, [_ZZ21marlin_gemm_int8_bf16E10smem_input+416];
	fma.rn.ftz.f32 	%f435, %f434, %f433, %f432;
	ld.shared.f32 	%f436, [%r11+576];
	ld.shared.f32 	%f437, [_ZZ21marlin_gemm_int8_bf16E10smem_input+420];
	fma.rn.ftz.f32 	%f438, %f437, %f436, %f435;
	ld.shared.f32 	%f439, [%r11+640];
	ld.shared.f32 	%f440, [_ZZ21marlin_gemm_int8_bf16E10smem_input+424];
	fma.rn.ftz.f32 	%f441, %f440, %f439, %f438;
	ld.shared.f32 	%f442, [%r11+704];
	ld.shared.f32 	%f443, [_ZZ21marlin_gemm_int8_bf16E10smem_input+428];
	fma.rn.ftz.f32 	%f444, %f443, %f442, %f441;
	ld.shared.f32 	%f445, [%r11+768];
	ld.shared.f32 	%f446, [_ZZ21marlin_gemm_int8_bf16E10smem_input+432];
	fma.rn.ftz.f32 	%f447, %f446, %f445, %f444;
	ld.shared.f32 	%f448, [%r11+832];
	ld.shared.f32 	%f449, [_ZZ21marlin_gemm_int8_bf16E10smem_input+436];
	fma.rn.ftz.f32 	%f450, %f449, %f448, %f447;
	ld.shared.f32 	%f451, [%r11+896];
	ld.shared.f32 	%f452, [_ZZ21marlin_gemm_int8_bf16E10smem_input+440];
	fma.rn.ftz.f32 	%f453, %f452, %f451, %f450;
	ld.shared.f32 	%f454, [%r11+960];
	ld.shared.f32 	%f455, [_ZZ21marlin_gemm_int8_bf16E10smem_input+444];
	fma.rn.ftz.f32 	%f456, %f455, %f454, %f453;
	add.ftz.f32 	%f979, %f456, %f979;

$L__BB1_29:
	setp.ge.s32 	%p21, %r18, %r72;
	@%p21 bra 	$L__BB1_31;

	ld.shared.f32 	%f457, [_ZZ21marlin_gemm_int8_bf16E10smem_input+448];
	ld.shared.f32 	%f458, [%r11];
	fma.rn.ftz.f32 	%f459, %f457, %f458, 0f00000000;
	ld.shared.f32 	%f460, [%r11+64];
	ld.shared.f32 	%f461, [_ZZ21marlin_gemm_int8_bf16E10smem_input+452];
	fma.rn.ftz.f32 	%f462, %f461, %f460, %f459;
	ld.shared.f32 	%f463, [%r11+128];
	ld.shared.f32 	%f464, [_ZZ21marlin_gemm_int8_bf16E10smem_input+456];
	fma.rn.ftz.f32 	%f465, %f464, %f463, %f462;
	ld.shared.f32 	%f466, [%r11+192];
	ld.shared.f32 	%f467, [_ZZ21marlin_gemm_int8_bf16E10smem_input+460];
	fma.rn.ftz.f32 	%f468, %f467, %f466, %f465;
	ld.shared.f32 	%f469, [%r11+256];
	ld.shared.f32 	%f470, [_ZZ21marlin_gemm_int8_bf16E10smem_input+464];
	fma.rn.ftz.f32 	%f471, %f470, %f469, %f468;
	ld.shared.f32 	%f472, [%r11+320];
	ld.shared.f32 	%f473, [_ZZ21marlin_gemm_int8_bf16E10smem_input+468];
	fma.rn.ftz.f32 	%f474, %f473, %f472, %f471;
	ld.shared.f32 	%f475, [%r11+384];
	ld.shared.f32 	%f476, [_ZZ21marlin_gemm_int8_bf16E10smem_input+472];
	fma.rn.ftz.f32 	%f477, %f476, %f475, %f474;
	ld.shared.f32 	%f478, [%r11+448];
	ld.shared.f32 	%f479, [_ZZ21marlin_gemm_int8_bf16E10smem_input+476];
	fma.rn.ftz.f32 	%f480, %f479, %f478, %f477;
	ld.shared.f32 	%f481, [%r11+512];
	ld.shared.f32 	%f482, [_ZZ21marlin_gemm_int8_bf16E10smem_input+480];
	fma.rn.ftz.f32 	%f483, %f482, %f481, %f480;
	ld.shared.f32 	%f484, [%r11+576];
	ld.shared.f32 	%f485, [_ZZ21marlin_gemm_int8_bf16E10smem_input+484];
	fma.rn.ftz.f32 	%f486, %f485, %f484, %f483;
	ld.shared.f32 	%f487, [%r11+640];
	ld.shared.f32 	%f488, [_ZZ21marlin_gemm_int8_bf16E10smem_input+488];
	fma.rn.ftz.f32 	%f489, %f488, %f487, %f486;
	ld.shared.f32 	%f490, [%r11+704];
	ld.shared.f32 	%f491, [_ZZ21marlin_gemm_int8_bf16E10smem_input+492];
	fma.rn.ftz.f32 	%f492, %f491, %f490, %f489;
	ld.shared.f32 	%f493, [%r11+768];
	ld.shared.f32 	%f494, [_ZZ21marlin_gemm_int8_bf16E10smem_input+496];
	fma.rn.ftz.f32 	%f495, %f494, %f493, %f492;
	ld.shared.f32 	%f496, [%r11+832];
	ld.shared.f32 	%f497, [_ZZ21marlin_gemm_int8_bf16E10smem_input+500];
	fma.rn.ftz.f32 	%f498, %f497, %f496, %f495;
	ld.shared.f32 	%f499, [%r11+896];
	ld.shared.f32 	%f500, [_ZZ21marlin_gemm_int8_bf16E10smem_input+504];
	fma.rn.ftz.f32 	%f501, %f500, %f499, %f498;
	ld.shared.f32 	%f502, [%r11+960];
	ld.shared.f32 	%f503, [_ZZ21marlin_gemm_int8_bf16E10smem_input+508];
	fma.rn.ftz.f32 	%f504, %f503, %f502, %f501;
	add.ftz.f32 	%f978, %f504, %f978;

$L__BB1_31:
	setp.ge.s32 	%p22, %r19, %r72;
	@%p22 bra 	$L__BB1_33;

	ld.shared.f32 	%f505, [_ZZ21marlin_gemm_int8_bf16E10smem_input+512];
	ld.shared.f32 	%f506, [%r11];
	fma.rn.ftz.f32 	%f507, %f505, %f506, 0f00000000;
	ld.shared.f32 	%f508, [%r11+64];
	ld.shared.f32 	%f509, [_ZZ21marlin_gemm_int8_bf16E10smem_input+516];
	fma.rn.ftz.f32 	%f510, %f509, %f508, %f507;
	ld.shared.f32 	%f511, [%r11+128];
	ld.shared.f32 	%f512, [_ZZ21marlin_gemm_int8_bf16E10smem_input+520];
	fma.rn.ftz.f32 	%f513, %f512, %f511, %f510;
	ld.shared.f32 	%f514, [%r11+192];
	ld.shared.f32 	%f515, [_ZZ21marlin_gemm_int8_bf16E10smem_input+524];
	fma.rn.ftz.f32 	%f516, %f515, %f514, %f513;
	ld.shared.f32 	%f517, [%r11+256];
	ld.shared.f32 	%f518, [_ZZ21marlin_gemm_int8_bf16E10smem_input+528];
	fma.rn.ftz.f32 	%f519, %f518, %f517, %f516;
	ld.shared.f32 	%f520, [%r11+320];
	ld.shared.f32 	%f521, [_ZZ21marlin_gemm_int8_bf16E10smem_input+532];
	fma.rn.ftz.f32 	%f522, %f521, %f520, %f519;
	ld.shared.f32 	%f523, [%r11+384];
	ld.shared.f32 	%f524, [_ZZ21marlin_gemm_int8_bf16E10smem_input+536];
	fma.rn.ftz.f32 	%f525, %f524, %f523, %f522;
	ld.shared.f32 	%f526, [%r11+448];
	ld.shared.f32 	%f527, [_ZZ21marlin_gemm_int8_bf16E10smem_input+540];
	fma.rn.ftz.f32 	%f528, %f527, %f526, %f525;
	ld.shared.f32 	%f529, [%r11+512];
	ld.shared.f32 	%f530, [_ZZ21marlin_gemm_int8_bf16E10smem_input+544];
	fma.rn.ftz.f32 	%f531, %f530, %f529, %f528;
	ld.shared.f32 	%f532, [%r11+576];
	ld.shared.f32 	%f533, [_ZZ21marlin_gemm_int8_bf16E10smem_input+548];
	fma.rn.ftz.f32 	%f534, %f533, %f532, %f531;
	ld.shared.f32 	%f535, [%r11+640];
	ld.shared.f32 	%f536, [_ZZ21marlin_gemm_int8_bf16E10smem_input+552];
	fma.rn.ftz.f32 	%f537, %f536, %f535, %f534;
	ld.shared.f32 	%f538, [%r11+704];
	ld.shared.f32 	%f539, [_ZZ21marlin_gemm_int8_bf16E10smem_input+556];
	fma.rn.ftz.f32 	%f540, %f539, %f538, %f537;
	ld.shared.f32 	%f541, [%r11+768];
	ld.shared.f32 	%f542, [_ZZ21marlin_gemm_int8_bf16E10smem_input+560];
	fma.rn.ftz.f32 	%f543, %f542, %f541, %f540;
	ld.shared.f32 	%f544, [%r11+832];
	ld.shared.f32 	%f545, [_ZZ21marlin_gemm_int8_bf16E10smem_input+564];
	fma.rn.ftz.f32 	%f546, %f545, %f544, %f543;
	ld.shared.f32 	%f547, [%r11+896];
	ld.shared.f32 	%f548, [_ZZ21marlin_gemm_int8_bf16E10smem_input+568];
	fma.rn.ftz.f32 	%f549, %f548, %f547, %f546;
	ld.shared.f32 	%f550, [%r11+960];
	ld.shared.f32 	%f551, [_ZZ21marlin_gemm_int8_bf16E10smem_input+572];
	fma.rn.ftz.f32 	%f552, %f551, %f550, %f549;
	add.ftz.f32 	%f977, %f552, %f977;

$L__BB1_33:
	setp.ge.s32 	%p23, %r20, %r72;
	@%p23 bra 	$L__BB1_35;

	ld.shared.f32 	%f553, [_ZZ21marlin_gemm_int8_bf16E10smem_input+576];
	ld.shared.f32 	%f554, [%r11];
	fma.rn.ftz.f32 	%f555, %f553, %f554, 0f00000000;
	ld.shared.f32 	%f556, [%r11+64];
	ld.shared.f32 	%f557, [_ZZ21marlin_gemm_int8_bf16E10smem_input+580];
	fma.rn.ftz.f32 	%f558, %f557, %f556, %f555;
	ld.shared.f32 	%f559, [%r11+128];
	ld.shared.f32 	%f560, [_ZZ21marlin_gemm_int8_bf16E10smem_input+584];
	fma.rn.ftz.f32 	%f561, %f560, %f559, %f558;
	ld.shared.f32 	%f562, [%r11+192];
	ld.shared.f32 	%f563, [_ZZ21marlin_gemm_int8_bf16E10smem_input+588];
	fma.rn.ftz.f32 	%f564, %f563, %f562, %f561;
	ld.shared.f32 	%f565, [%r11+256];
	ld.shared.f32 	%f566, [_ZZ21marlin_gemm_int8_bf16E10smem_input+592];
	fma.rn.ftz.f32 	%f567, %f566, %f565, %f564;
	ld.shared.f32 	%f568, [%r11+320];
	ld.shared.f32 	%f569, [_ZZ21marlin_gemm_int8_bf16E10smem_input+596];
	fma.rn.ftz.f32 	%f570, %f569, %f568, %f567;
	ld.shared.f32 	%f571, [%r11+384];
	ld.shared.f32 	%f572, [_ZZ21marlin_gemm_int8_bf16E10smem_input+600];
	fma.rn.ftz.f32 	%f573, %f572, %f571, %f570;
	ld.shared.f32 	%f574, [%r11+448];
	ld.shared.f32 	%f575, [_ZZ21marlin_gemm_int8_bf16E10smem_input+604];
	fma.rn.ftz.f32 	%f576, %f575, %f574, %f573;
	ld.shared.f32 	%f577, [%r11+512];
	ld.shared.f32 	%f578, [_ZZ21marlin_gemm_int8_bf16E10smem_input+608];
	fma.rn.ftz.f32 	%f579, %f578, %f577, %f576;
	ld.shared.f32 	%f580, [%r11+576];
	ld.shared.f32 	%f581, [_ZZ21marlin_gemm_int8_bf16E10smem_input+612];
	fma.rn.ftz.f32 	%f582, %f581, %f580, %f579;
	ld.shared.f32 	%f583, [%r11+640];
	ld.shared.f32 	%f584, [_ZZ21marlin_gemm_int8_bf16E10smem_input+616];
	fma.rn.ftz.f32 	%f585, %f584, %f583, %f582;
	ld.shared.f32 	%f586, [%r11+704];
	ld.shared.f32 	%f587, [_ZZ21marlin_gemm_int8_bf16E10smem_input+620];
	fma.rn.ftz.f32 	%f588, %f587, %f586, %f585;
	ld.shared.f32 	%f589, [%r11+768];
	ld.shared.f32 	%f590, [_ZZ21marlin_gemm_int8_bf16E10smem_input+624];
	fma.rn.ftz.f32 	%f591, %f590, %f589, %f588;
	ld.shared.f32 	%f592, [%r11+832];
	ld.shared.f32 	%f593, [_ZZ21marlin_gemm_int8_bf16E10smem_input+628];
	fma.rn.ftz.f32 	%f594, %f593, %f592, %f591;
	ld.shared.f32 	%f595, [%r11+896];
	ld.shared.f32 	%f596, [_ZZ21marlin_gemm_int8_bf16E10smem_input+632];
	fma.rn.ftz.f32 	%f597, %f596, %f595, %f594;
	ld.shared.f32 	%f598, [%r11+960];
	ld.shared.f32 	%f599, [_ZZ21marlin_gemm_int8_bf16E10smem_input+636];
	fma.rn.ftz.f32 	%f600, %f599, %f598, %f597;
	add.ftz.f32 	%f976, %f600, %f976;

$L__BB1_35:
	setp.ge.s32 	%p24, %r21, %r72;
	@%p24 bra 	$L__BB1_37;

	ld.shared.f32 	%f601, [_ZZ21marlin_gemm_int8_bf16E10smem_input+640];
	ld.shared.f32 	%f602, [%r11];
	fma.rn.ftz.f32 	%f603, %f601, %f602, 0f00000000;
	ld.shared.f32 	%f604, [%r11+64];
	ld.shared.f32 	%f605, [_ZZ21marlin_gemm_int8_bf16E10smem_input+644];
	fma.rn.ftz.f32 	%f606, %f605, %f604, %f603;
	ld.shared.f32 	%f607, [%r11+128];
	ld.shared.f32 	%f608, [_ZZ21marlin_gemm_int8_bf16E10smem_input+648];
	fma.rn.ftz.f32 	%f609, %f608, %f607, %f606;
	ld.shared.f32 	%f610, [%r11+192];
	ld.shared.f32 	%f611, [_ZZ21marlin_gemm_int8_bf16E10smem_input+652];
	fma.rn.ftz.f32 	%f612, %f611, %f610, %f609;
	ld.shared.f32 	%f613, [%r11+256];
	ld.shared.f32 	%f614, [_ZZ21marlin_gemm_int8_bf16E10smem_input+656];
	fma.rn.ftz.f32 	%f615, %f614, %f613, %f612;
	ld.shared.f32 	%f616, [%r11+320];
	ld.shared.f32 	%f617, [_ZZ21marlin_gemm_int8_bf16E10smem_input+660];
	fma.rn.ftz.f32 	%f618, %f617, %f616, %f615;
	ld.shared.f32 	%f619, [%r11+384];
	ld.shared.f32 	%f620, [_ZZ21marlin_gemm_int8_bf16E10smem_input+664];
	fma.rn.ftz.f32 	%f621, %f620, %f619, %f618;
	ld.shared.f32 	%f622, [%r11+448];
	ld.shared.f32 	%f623, [_ZZ21marlin_gemm_int8_bf16E10smem_input+668];
	fma.rn.ftz.f32 	%f624, %f623, %f622, %f621;
	ld.shared.f32 	%f625, [%r11+512];
	ld.shared.f32 	%f626, [_ZZ21marlin_gemm_int8_bf16E10smem_input+672];
	fma.rn.ftz.f32 	%f627, %f626, %f625, %f624;
	ld.shared.f32 	%f628, [%r11+576];
	ld.shared.f32 	%f629, [_ZZ21marlin_gemm_int8_bf16E10smem_input+676];
	fma.rn.ftz.f32 	%f630, %f629, %f628, %f627;
	ld.shared.f32 	%f631, [%r11+640];
	ld.shared.f32 	%f632, [_ZZ21marlin_gemm_int8_bf16E10smem_input+680];
	fma.rn.ftz.f32 	%f633, %f632, %f631, %f630;
	ld.shared.f32 	%f634, [%r11+704];
	ld.shared.f32 	%f635, [_ZZ21marlin_gemm_int8_bf16E10smem_input+684];
	fma.rn.ftz.f32 	%f636, %f635, %f634, %f633;
	ld.shared.f32 	%f637, [%r11+768];
	ld.shared.f32 	%f638, [_ZZ21marlin_gemm_int8_bf16E10smem_input+688];
	fma.rn.ftz.f32 	%f639, %f638, %f637, %f636;
	ld.shared.f32 	%f640, [%r11+832];
	ld.shared.f32 	%f641, [_ZZ21marlin_gemm_int8_bf16E10smem_input+692];
	fma.rn.ftz.f32 	%f642, %f641, %f640, %f639;
	ld.shared.f32 	%f643, [%r11+896];
	ld.shared.f32 	%f644, [_ZZ21marlin_gemm_int8_bf16E10smem_input+696];
	fma.rn.ftz.f32 	%f645, %f644, %f643, %f642;
	ld.shared.f32 	%f646, [%r11+960];
	ld.shared.f32 	%f647, [_ZZ21marlin_gemm_int8_bf16E10smem_input+700];
	fma.rn.ftz.f32 	%f648, %f647, %f646, %f645;
	add.ftz.f32 	%f975, %f648, %f975;

$L__BB1_37:
	setp.ge.s32 	%p25, %r22, %r72;
	@%p25 bra 	$L__BB1_39;

	ld.shared.f32 	%f649, [_ZZ21marlin_gemm_int8_bf16E10smem_input+704];
	ld.shared.f32 	%f650, [%r11];
	fma.rn.ftz.f32 	%f651, %f649, %f650, 0f00000000;
	ld.shared.f32 	%f652, [%r11+64];
	ld.shared.f32 	%f653, [_ZZ21marlin_gemm_int8_bf16E10smem_input+708];
	fma.rn.ftz.f32 	%f654, %f653, %f652, %f651;
	ld.shared.f32 	%f655, [%r11+128];
	ld.shared.f32 	%f656, [_ZZ21marlin_gemm_int8_bf16E10smem_input+712];
	fma.rn.ftz.f32 	%f657, %f656, %f655, %f654;
	ld.shared.f32 	%f658, [%r11+192];
	ld.shared.f32 	%f659, [_ZZ21marlin_gemm_int8_bf16E10smem_input+716];
	fma.rn.ftz.f32 	%f660, %f659, %f658, %f657;
	ld.shared.f32 	%f661, [%r11+256];
	ld.shared.f32 	%f662, [_ZZ21marlin_gemm_int8_bf16E10smem_input+720];
	fma.rn.ftz.f32 	%f663, %f662, %f661, %f660;
	ld.shared.f32 	%f664, [%r11+320];
	ld.shared.f32 	%f665, [_ZZ21marlin_gemm_int8_bf16E10smem_input+724];
	fma.rn.ftz.f32 	%f666, %f665, %f664, %f663;
	ld.shared.f32 	%f667, [%r11+384];
	ld.shared.f32 	%f668, [_ZZ21marlin_gemm_int8_bf16E10smem_input+728];
	fma.rn.ftz.f32 	%f669, %f668, %f667, %f666;
	ld.shared.f32 	%f670, [%r11+448];
	ld.shared.f32 	%f671, [_ZZ21marlin_gemm_int8_bf16E10smem_input+732];
	fma.rn.ftz.f32 	%f672, %f671, %f670, %f669;
	ld.shared.f32 	%f673, [%r11+512];
	ld.shared.f32 	%f674, [_ZZ21marlin_gemm_int8_bf16E10smem_input+736];
	fma.rn.ftz.f32 	%f675, %f674, %f673, %f672;
	ld.shared.f32 	%f676, [%r11+576];
	ld.shared.f32 	%f677, [_ZZ21marlin_gemm_int8_bf16E10smem_input+740];
	fma.rn.ftz.f32 	%f678, %f677, %f676, %f675;
	ld.shared.f32 	%f679, [%r11+640];
	ld.shared.f32 	%f680, [_ZZ21marlin_gemm_int8_bf16E10smem_input+744];
	fma.rn.ftz.f32 	%f681, %f680, %f679, %f678;
	ld.shared.f32 	%f682, [%r11+704];
	ld.shared.f32 	%f683, [_ZZ21marlin_gemm_int8_bf16E10smem_input+748];
	fma.rn.ftz.f32 	%f684, %f683, %f682, %f681;
	ld.shared.f32 	%f685, [%r11+768];
	ld.shared.f32 	%f686, [_ZZ21marlin_gemm_int8_bf16E10smem_input+752];
	fma.rn.ftz.f32 	%f687, %f686, %f685, %f684;
	ld.shared.f32 	%f688, [%r11+832];
	ld.shared.f32 	%f689, [_ZZ21marlin_gemm_int8_bf16E10smem_input+756];
	fma.rn.ftz.f32 	%f690, %f689, %f688, %f687;
	ld.shared.f32 	%f691, [%r11+896];
	ld.shared.f32 	%f692, [_ZZ21marlin_gemm_int8_bf16E10smem_input+760];
	fma.rn.ftz.f32 	%f693, %f692, %f691, %f690;
	ld.shared.f32 	%f694, [%r11+960];
	ld.shared.f32 	%f695, [_ZZ21marlin_gemm_int8_bf16E10smem_input+764];
	fma.rn.ftz.f32 	%f696, %f695, %f694, %f693;
	add.ftz.f32 	%f974, %f696, %f974;

$L__BB1_39:
	setp.ge.s32 	%p26, %r23, %r72;
	@%p26 bra 	$L__BB1_41;

	ld.shared.f32 	%f697, [_ZZ21marlin_gemm_int8_bf16E10smem_input+768];
	ld.shared.f32 	%f698, [%r11];
	fma.rn.ftz.f32 	%f699, %f697, %f698, 0f00000000;
	ld.shared.f32 	%f700, [%r11+64];
	ld.shared.f32 	%f701, [_ZZ21marlin_gemm_int8_bf16E10smem_input+772];
	fma.rn.ftz.f32 	%f702, %f701, %f700, %f699;
	ld.shared.f32 	%f703, [%r11+128];
	ld.shared.f32 	%f704, [_ZZ21marlin_gemm_int8_bf16E10smem_input+776];
	fma.rn.ftz.f32 	%f705, %f704, %f703, %f702;
	ld.shared.f32 	%f706, [%r11+192];
	ld.shared.f32 	%f707, [_ZZ21marlin_gemm_int8_bf16E10smem_input+780];
	fma.rn.ftz.f32 	%f708, %f707, %f706, %f705;
	ld.shared.f32 	%f709, [%r11+256];
	ld.shared.f32 	%f710, [_ZZ21marlin_gemm_int8_bf16E10smem_input+784];
	fma.rn.ftz.f32 	%f711, %f710, %f709, %f708;
	ld.shared.f32 	%f712, [%r11+320];
	ld.shared.f32 	%f713, [_ZZ21marlin_gemm_int8_bf16E10smem_input+788];
	fma.rn.ftz.f32 	%f714, %f713, %f712, %f711;
	ld.shared.f32 	%f715, [%r11+384];
	ld.shared.f32 	%f716, [_ZZ21marlin_gemm_int8_bf16E10smem_input+792];
	fma.rn.ftz.f32 	%f717, %f716, %f715, %f714;
	ld.shared.f32 	%f718, [%r11+448];
	ld.shared.f32 	%f719, [_ZZ21marlin_gemm_int8_bf16E10smem_input+796];
	fma.rn.ftz.f32 	%f720, %f719, %f718, %f717;
	ld.shared.f32 	%f721, [%r11+512];
	ld.shared.f32 	%f722, [_ZZ21marlin_gemm_int8_bf16E10smem_input+800];
	fma.rn.ftz.f32 	%f723, %f722, %f721, %f720;
	ld.shared.f32 	%f724, [%r11+576];
	ld.shared.f32 	%f725, [_ZZ21marlin_gemm_int8_bf16E10smem_input+804];
	fma.rn.ftz.f32 	%f726, %f725, %f724, %f723;
	ld.shared.f32 	%f727, [%r11+640];
	ld.shared.f32 	%f728, [_ZZ21marlin_gemm_int8_bf16E10smem_input+808];
	fma.rn.ftz.f32 	%f729, %f728, %f727, %f726;
	ld.shared.f32 	%f730, [%r11+704];
	ld.shared.f32 	%f731, [_ZZ21marlin_gemm_int8_bf16E10smem_input+812];
	fma.rn.ftz.f32 	%f732, %f731, %f730, %f729;
	ld.shared.f32 	%f733, [%r11+768];
	ld.shared.f32 	%f734, [_ZZ21marlin_gemm_int8_bf16E10smem_input+816];
	fma.rn.ftz.f32 	%f735, %f734, %f733, %f732;
	ld.shared.f32 	%f736, [%r11+832];
	ld.shared.f32 	%f737, [_ZZ21marlin_gemm_int8_bf16E10smem_input+820];
	fma.rn.ftz.f32 	%f738, %f737, %f736, %f735;
	ld.shared.f32 	%f739, [%r11+896];
	ld.shared.f32 	%f740, [_ZZ21marlin_gemm_int8_bf16E10smem_input+824];
	fma.rn.ftz.f32 	%f741, %f740, %f739, %f738;
	ld.shared.f32 	%f742, [%r11+960];
	ld.shared.f32 	%f743, [_ZZ21marlin_gemm_int8_bf16E10smem_input+828];
	fma.rn.ftz.f32 	%f744, %f743, %f742, %f741;
	add.ftz.f32 	%f973, %f744, %f973;

$L__BB1_41:
	setp.ge.s32 	%p27, %r24, %r72;
	@%p27 bra 	$L__BB1_43;

	ld.shared.f32 	%f745, [_ZZ21marlin_gemm_int8_bf16E10smem_input+832];
	ld.shared.f32 	%f746, [%r11];
	fma.rn.ftz.f32 	%f747, %f745, %f746, 0f00000000;
	ld.shared.f32 	%f748, [%r11+64];
	ld.shared.f32 	%f749, [_ZZ21marlin_gemm_int8_bf16E10smem_input+836];
	fma.rn.ftz.f32 	%f750, %f749, %f748, %f747;
	ld.shared.f32 	%f751, [%r11+128];
	ld.shared.f32 	%f752, [_ZZ21marlin_gemm_int8_bf16E10smem_input+840];
	fma.rn.ftz.f32 	%f753, %f752, %f751, %f750;
	ld.shared.f32 	%f754, [%r11+192];
	ld.shared.f32 	%f755, [_ZZ21marlin_gemm_int8_bf16E10smem_input+844];
	fma.rn.ftz.f32 	%f756, %f755, %f754, %f753;
	ld.shared.f32 	%f757, [%r11+256];
	ld.shared.f32 	%f758, [_ZZ21marlin_gemm_int8_bf16E10smem_input+848];
	fma.rn.ftz.f32 	%f759, %f758, %f757, %f756;
	ld.shared.f32 	%f760, [%r11+320];
	ld.shared.f32 	%f761, [_ZZ21marlin_gemm_int8_bf16E10smem_input+852];
	fma.rn.ftz.f32 	%f762, %f761, %f760, %f759;
	ld.shared.f32 	%f763, [%r11+384];
	ld.shared.f32 	%f764, [_ZZ21marlin_gemm_int8_bf16E10smem_input+856];
	fma.rn.ftz.f32 	%f765, %f764, %f763, %f762;
	ld.shared.f32 	%f766, [%r11+448];
	ld.shared.f32 	%f767, [_ZZ21marlin_gemm_int8_bf16E10smem_input+860];
	fma.rn.ftz.f32 	%f768, %f767, %f766, %f765;
	ld.shared.f32 	%f769, [%r11+512];
	ld.shared.f32 	%f770, [_ZZ21marlin_gemm_int8_bf16E10smem_input+864];
	fma.rn.ftz.f32 	%f771, %f770, %f769, %f768;
	ld.shared.f32 	%f772, [%r11+576];
	ld.shared.f32 	%f773, [_ZZ21marlin_gemm_int8_bf16E10smem_input+868];
	fma.rn.ftz.f32 	%f774, %f773, %f772, %f771;
	ld.shared.f32 	%f775, [%r11+640];
	ld.shared.f32 	%f776, [_ZZ21marlin_gemm_int8_bf16E10smem_input+872];
	fma.rn.ftz.f32 	%f777, %f776, %f775, %f774;
	ld.shared.f32 	%f778, [%r11+704];
	ld.shared.f32 	%f779, [_ZZ21marlin_gemm_int8_bf16E10smem_input+876];
	fma.rn.ftz.f32 	%f780, %f779, %f778, %f777;
	ld.shared.f32 	%f781, [%r11+768];
	ld.shared.f32 	%f782, [_ZZ21marlin_gemm_int8_bf16E10smem_input+880];
	fma.rn.ftz.f32 	%f783, %f782, %f781, %f780;
	ld.shared.f32 	%f784, [%r11+832];
	ld.shared.f32 	%f785, [_ZZ21marlin_gemm_int8_bf16E10smem_input+884];
	fma.rn.ftz.f32 	%f786, %f785, %f784, %f783;
	ld.shared.f32 	%f787, [%r11+896];
	ld.shared.f32 	%f788, [_ZZ21marlin_gemm_int8_bf16E10smem_input+888];
	fma.rn.ftz.f32 	%f789, %f788, %f787, %f786;
	ld.shared.f32 	%f790, [%r11+960];
	ld.shared.f32 	%f791, [_ZZ21marlin_gemm_int8_bf16E10smem_input+892];
	fma.rn.ftz.f32 	%f792, %f791, %f790, %f789;
	add.ftz.f32 	%f972, %f792, %f972;

$L__BB1_43:
	setp.ge.s32 	%p28, %r25, %r72;
	@%p28 bra 	$L__BB1_45;

	ld.shared.f32 	%f793, [_ZZ21marlin_gemm_int8_bf16E10smem_input+896];
	ld.shared.f32 	%f794, [%r11];
	fma.rn.ftz.f32 	%f795, %f793, %f794, 0f00000000;
	ld.shared.f32 	%f796, [%r11+64];
	ld.shared.f32 	%f797, [_ZZ21marlin_gemm_int8_bf16E10smem_input+900];
	fma.rn.ftz.f32 	%f798, %f797, %f796, %f795;
	ld.shared.f32 	%f799, [%r11+128];
	ld.shared.f32 	%f800, [_ZZ21marlin_gemm_int8_bf16E10smem_input+904];
	fma.rn.ftz.f32 	%f801, %f800, %f799, %f798;
	ld.shared.f32 	%f802, [%r11+192];
	ld.shared.f32 	%f803, [_ZZ21marlin_gemm_int8_bf16E10smem_input+908];
	fma.rn.ftz.f32 	%f804, %f803, %f802, %f801;
	ld.shared.f32 	%f805, [%r11+256];
	ld.shared.f32 	%f806, [_ZZ21marlin_gemm_int8_bf16E10smem_input+912];
	fma.rn.ftz.f32 	%f807, %f806, %f805, %f804;
	ld.shared.f32 	%f808, [%r11+320];
	ld.shared.f32 	%f809, [_ZZ21marlin_gemm_int8_bf16E10smem_input+916];
	fma.rn.ftz.f32 	%f810, %f809, %f808, %f807;
	ld.shared.f32 	%f811, [%r11+384];
	ld.shared.f32 	%f812, [_ZZ21marlin_gemm_int8_bf16E10smem_input+920];
	fma.rn.ftz.f32 	%f813, %f812, %f811, %f810;
	ld.shared.f32 	%f814, [%r11+448];
	ld.shared.f32 	%f815, [_ZZ21marlin_gemm_int8_bf16E10smem_input+924];
	fma.rn.ftz.f32 	%f816, %f815, %f814, %f813;
	ld.shared.f32 	%f817, [%r11+512];
	ld.shared.f32 	%f818, [_ZZ21marlin_gemm_int8_bf16E10smem_input+928];
	fma.rn.ftz.f32 	%f819, %f818, %f817, %f816;
	ld.shared.f32 	%f820, [%r11+576];
	ld.shared.f32 	%f821, [_ZZ21marlin_gemm_int8_bf16E10smem_input+932];
	fma.rn.ftz.f32 	%f822, %f821, %f820, %f819;
	ld.shared.f32 	%f823, [%r11+640];
	ld.shared.f32 	%f824, [_ZZ21marlin_gemm_int8_bf16E10smem_input+936];
	fma.rn.ftz.f32 	%f825, %f824, %f823, %f822;
	ld.shared.f32 	%f826, [%r11+704];
	ld.shared.f32 	%f827, [_ZZ21marlin_gemm_int8_bf16E10smem_input+940];
	fma.rn.ftz.f32 	%f828, %f827, %f826, %f825;
	ld.shared.f32 	%f829, [%r11+768];
	ld.shared.f32 	%f830, [_ZZ21marlin_gemm_int8_bf16E10smem_input+944];
	fma.rn.ftz.f32 	%f831, %f830, %f829, %f828;
	ld.shared.f32 	%f832, [%r11+832];
	ld.shared.f32 	%f833, [_ZZ21marlin_gemm_int8_bf16E10smem_input+948];
	fma.rn.ftz.f32 	%f834, %f833, %f832, %f831;
	ld.shared.f32 	%f835, [%r11+896];
	ld.shared.f32 	%f836, [_ZZ21marlin_gemm_int8_bf16E10smem_input+952];
	fma.rn.ftz.f32 	%f837, %f836, %f835, %f834;
	ld.shared.f32 	%f838, [%r11+960];
	ld.shared.f32 	%f839, [_ZZ21marlin_gemm_int8_bf16E10smem_input+956];
	fma.rn.ftz.f32 	%f840, %f839, %f838, %f837;
	add.ftz.f32 	%f971, %f840, %f971;

$L__BB1_45:
	setp.ge.s32 	%p29, %r26, %r72;
	@%p29 bra 	$L__BB1_47;

	ld.shared.f32 	%f841, [_ZZ21marlin_gemm_int8_bf16E10smem_input+960];
	ld.shared.f32 	%f842, [%r11];
	fma.rn.ftz.f32 	%f843, %f841, %f842, 0f00000000;
	ld.shared.f32 	%f844, [%r11+64];
	ld.shared.f32 	%f845, [_ZZ21marlin_gemm_int8_bf16E10smem_input+964];
	fma.rn.ftz.f32 	%f846, %f845, %f844, %f843;
	ld.shared.f32 	%f847, [%r11+128];
	ld.shared.f32 	%f848, [_ZZ21marlin_gemm_int8_bf16E10smem_input+968];
	fma.rn.ftz.f32 	%f849, %f848, %f847, %f846;
	ld.shared.f32 	%f850, [%r11+192];
	ld.shared.f32 	%f851, [_ZZ21marlin_gemm_int8_bf16E10smem_input+972];
	fma.rn.ftz.f32 	%f852, %f851, %f850, %f849;
	ld.shared.f32 	%f853, [%r11+256];
	ld.shared.f32 	%f854, [_ZZ21marlin_gemm_int8_bf16E10smem_input+976];
	fma.rn.ftz.f32 	%f855, %f854, %f853, %f852;
	ld.shared.f32 	%f856, [%r11+320];
	ld.shared.f32 	%f857, [_ZZ21marlin_gemm_int8_bf16E10smem_input+980];
	fma.rn.ftz.f32 	%f858, %f857, %f856, %f855;
	ld.shared.f32 	%f859, [%r11+384];
	ld.shared.f32 	%f860, [_ZZ21marlin_gemm_int8_bf16E10smem_input+984];
	fma.rn.ftz.f32 	%f861, %f860, %f859, %f858;
	ld.shared.f32 	%f862, [%r11+448];
	ld.shared.f32 	%f863, [_ZZ21marlin_gemm_int8_bf16E10smem_input+988];
	fma.rn.ftz.f32 	%f864, %f863, %f862, %f861;
	ld.shared.f32 	%f865, [%r11+512];
	ld.shared.f32 	%f866, [_ZZ21marlin_gemm_int8_bf16E10smem_input+992];
	fma.rn.ftz.f32 	%f867, %f866, %f865, %f864;
	ld.shared.f32 	%f868, [%r11+576];
	ld.shared.f32 	%f869, [_ZZ21marlin_gemm_int8_bf16E10smem_input+996];
	fma.rn.ftz.f32 	%f870, %f869, %f868, %f867;
	ld.shared.f32 	%f871, [%r11+640];
	ld.shared.f32 	%f872, [_ZZ21marlin_gemm_int8_bf16E10smem_input+1000];
	fma.rn.ftz.f32 	%f873, %f872, %f871, %f870;
	ld.shared.f32 	%f874, [%r11+704];
	ld.shared.f32 	%f875, [_ZZ21marlin_gemm_int8_bf16E10smem_input+1004];
	fma.rn.ftz.f32 	%f876, %f875, %f874, %f873;
	ld.shared.f32 	%f877, [%r11+768];
	ld.shared.f32 	%f878, [_ZZ21marlin_gemm_int8_bf16E10smem_input+1008];
	fma.rn.ftz.f32 	%f879, %f878, %f877, %f876;
	ld.shared.f32 	%f880, [%r11+832];
	ld.shared.f32 	%f881, [_ZZ21marlin_gemm_int8_bf16E10smem_input+1012];
	fma.rn.ftz.f32 	%f882, %f881, %f880, %f879;
	ld.shared.f32 	%f883, [%r11+896];
	ld.shared.f32 	%f884, [_ZZ21marlin_gemm_int8_bf16E10smem_input+1016];
	fma.rn.ftz.f32 	%f885, %f884, %f883, %f882;
	ld.shared.f32 	%f886, [%r11+960];
	ld.shared.f32 	%f887, [_ZZ21marlin_gemm_int8_bf16E10smem_input+1020];
	fma.rn.ftz.f32 	%f888, %f887, %f886, %f885;
	add.ftz.f32 	%f970, %f888, %f970;

$L__BB1_47:
	bar.sync 	0;
	add.s32 	%r159, %r159, 16;
	setp.lt.s32 	%p30, %r159, %r74;
	@%p30 bra 	$L__BB1_5;
	bra.uni 	$L__BB1_48;

$L__BB1_3:
	mov.f32 	%f970, 0f00000000;
	mov.f32 	%f971, %f970;
	mov.f32 	%f972, %f970;
	mov.f32 	%f973, %f970;
	mov.f32 	%f974, %f970;
	mov.f32 	%f975, %f970;
	mov.f32 	%f976, %f970;
	mov.f32 	%f977, %f970;
	mov.f32 	%f978, %f970;
	mov.f32 	%f979, %f970;
	mov.f32 	%f980, %f970;
	mov.f32 	%f981, %f970;
	mov.f32 	%f982, %f970;
	mov.f32 	%f983, %f970;
	mov.f32 	%f984, %f970;
	mov.f32 	%f985, %f970;

$L__BB1_48:
	shr.s32 	%r157, %r3, 31;
	shr.u32 	%r156, %r157, 28;
	add.s32 	%r155, %r3, %r156;
	and.b32  	%r154, %r155, -16;
	sub.s32 	%r153, %r3, %r154;
	add.s32 	%r41, %r1, %r153;
	setp.ge.s32 	%p31, %r41, %r73;
	@%p31 bra 	$L__BB1_114;

	ld.param.u64 	%rd83, [marlin_gemm_int8_bf16_param_15];
	ld.param.u32 	%r152, [marlin_gemm_int8_bf16_param_11];
	setp.ne.s32 	%p32, %r152, 0;
	setp.ne.s64 	%p33, %rd83, 0;
	and.pred  	%p34, %p32, %p33;
	@%p34 bra 	$L__BB1_82;
	bra.uni 	$L__BB1_50;

$L__BB1_82:
	ld.param.u64 	%rd84, [marlin_gemm_int8_bf16_param_15];
	cvta.to.global.u64 	%rd49, %rd84;
	mul.wide.s32 	%rd50, %r41, 2;
	add.s64 	%rd5, %rd49, %rd50;
	setp.ge.s32 	%p51, %r2, %r72;
	@%p51 bra 	$L__BB1_84;

	ld.global.nc.u16 	%rs19, [%rd5];
	// begin inline asm
	{ mov.b32 %f905, {0,%rs19};}

	// end inline asm
	add.ftz.f32 	%f906, %f985, %f905;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs20, %f906;}

	// end inline asm
	mad.lo.s32 	%r136, %r2, %r73, %r41;
	mul.wide.s32 	%rd51, %r136, 2;
	add.s64 	%rd52, %rd1, %rd51;
	st.global.u16 	[%rd52], %rs20;

$L__BB1_84:
	add.s32 	%r57, %r2, 1;
	setp.ge.s32 	%p52, %r57, %r72;
	@%p52 bra 	$L__BB1_86;

	ld.global.nc.u16 	%rs21, [%rd5];
	// begin inline asm
	{ mov.b32 %f907, {0,%rs21};}

	// end inline asm
	add.ftz.f32 	%f908, %f984, %f907;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs22, %f908;}

	// end inline asm
	mad.lo.s32 	%r137, %r57, %r73, %r41;
	mul.wide.s32 	%rd53, %r137, 2;
	add.s64 	%rd54, %rd1, %rd53;
	st.global.u16 	[%rd54], %rs22;

$L__BB1_86:
	add.s32 	%r58, %r2, 2;
	setp.ge.s32 	%p53, %r58, %r72;
	@%p53 bra 	$L__BB1_88;

	ld.global.nc.u16 	%rs23, [%rd5];
	// begin inline asm
	{ mov.b32 %f909, {0,%rs23};}

	// end inline asm
	add.ftz.f32 	%f910, %f983, %f909;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs24, %f910;}

	// end inline asm
	mad.lo.s32 	%r138, %r58, %r73, %r41;
	mul.wide.s32 	%rd55, %r138, 2;
	add.s64 	%rd56, %rd1, %rd55;
	st.global.u16 	[%rd56], %rs24;

$L__BB1_88:
	add.s32 	%r59, %r2, 3;
	setp.ge.s32 	%p54, %r59, %r72;
	@%p54 bra 	$L__BB1_90;

	ld.global.nc.u16 	%rs25, [%rd5];
	// begin inline asm
	{ mov.b32 %f911, {0,%rs25};}

	// end inline asm
	add.ftz.f32 	%f912, %f982, %f911;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs26, %f912;}

	// end inline asm
	mad.lo.s32 	%r139, %r59, %r73, %r41;
	mul.wide.s32 	%rd57, %r139, 2;
	add.s64 	%rd58, %rd1, %rd57;
	st.global.u16 	[%rd58], %rs26;

$L__BB1_90:
	add.s32 	%r60, %r2, 4;
	setp.ge.s32 	%p55, %r60, %r72;
	@%p55 bra 	$L__BB1_92;

	ld.global.nc.u16 	%rs27, [%rd5];
	// begin inline asm
	{ mov.b32 %f913, {0,%rs27};}

	// end inline asm
	add.ftz.f32 	%f914, %f981, %f913;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs28, %f914;}

	// end inline asm
	mad.lo.s32 	%r140, %r60, %r73, %r41;
	mul.wide.s32 	%rd59, %r140, 2;
	add.s64 	%rd60, %rd1, %rd59;
	st.global.u16 	[%rd60], %rs28;

$L__BB1_92:
	add.s32 	%r61, %r2, 5;
	setp.ge.s32 	%p56, %r61, %r72;
	@%p56 bra 	$L__BB1_94;

	ld.global.nc.u16 	%rs29, [%rd5];
	// begin inline asm
	{ mov.b32 %f915, {0,%rs29};}

	// end inline asm
	add.ftz.f32 	%f916, %f980, %f915;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs30, %f916;}

	// end inline asm
	mad.lo.s32 	%r141, %r61, %r73, %r41;
	mul.wide.s32 	%rd61, %r141, 2;
	add.s64 	%rd62, %rd1, %rd61;
	st.global.u16 	[%rd62], %rs30;

$L__BB1_94:
	add.s32 	%r62, %r2, 6;
	setp.ge.s32 	%p57, %r62, %r72;
	@%p57 bra 	$L__BB1_96;

	ld.global.nc.u16 	%rs31, [%rd5];
	// begin inline asm
	{ mov.b32 %f917, {0,%rs31};}

	// end inline asm
	add.ftz.f32 	%f918, %f979, %f917;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs32, %f918;}

	// end inline asm
	mad.lo.s32 	%r142, %r62, %r73, %r41;
	mul.wide.s32 	%rd63, %r142, 2;
	add.s64 	%rd64, %rd1, %rd63;
	st.global.u16 	[%rd64], %rs32;

$L__BB1_96:
	add.s32 	%r63, %r2, 7;
	setp.ge.s32 	%p58, %r63, %r72;
	@%p58 bra 	$L__BB1_98;

	ld.global.nc.u16 	%rs33, [%rd5];
	// begin inline asm
	{ mov.b32 %f919, {0,%rs33};}

	// end inline asm
	add.ftz.f32 	%f920, %f978, %f919;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs34, %f920;}

	// end inline asm
	mad.lo.s32 	%r143, %r63, %r73, %r41;
	mul.wide.s32 	%rd65, %r143, 2;
	add.s64 	%rd66, %rd1, %rd65;
	st.global.u16 	[%rd66], %rs34;

$L__BB1_98:
	add.s32 	%r64, %r2, 8;
	setp.ge.s32 	%p59, %r64, %r72;
	@%p59 bra 	$L__BB1_100;

	ld.global.nc.u16 	%rs35, [%rd5];
	// begin inline asm
	{ mov.b32 %f921, {0,%rs35};}

	// end inline asm
	add.ftz.f32 	%f922, %f977, %f921;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs36, %f922;}

	// end inline asm
	mad.lo.s32 	%r144, %r64, %r73, %r41;
	mul.wide.s32 	%rd67, %r144, 2;
	add.s64 	%rd68, %rd1, %rd67;
	st.global.u16 	[%rd68], %rs36;

$L__BB1_100:
	add.s32 	%r65, %r2, 9;
	setp.ge.s32 	%p60, %r65, %r72;
	@%p60 bra 	$L__BB1_102;

	ld.global.nc.u16 	%rs37, [%rd5];
	// begin inline asm
	{ mov.b32 %f923, {0,%rs37};}

	// end inline asm
	add.ftz.f32 	%f924, %f976, %f923;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs38, %f924;}

	// end inline asm
	mad.lo.s32 	%r145, %r65, %r73, %r41;
	mul.wide.s32 	%rd69, %r145, 2;
	add.s64 	%rd70, %rd1, %rd69;
	st.global.u16 	[%rd70], %rs38;

$L__BB1_102:
	add.s32 	%r66, %r2, 10;
	setp.ge.s32 	%p61, %r66, %r72;
	@%p61 bra 	$L__BB1_104;

	ld.global.nc.u16 	%rs39, [%rd5];
	// begin inline asm
	{ mov.b32 %f925, {0,%rs39};}

	// end inline asm
	add.ftz.f32 	%f926, %f975, %f925;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs40, %f926;}

	// end inline asm
	mad.lo.s32 	%r146, %r66, %r73, %r41;
	mul.wide.s32 	%rd71, %r146, 2;
	add.s64 	%rd72, %rd1, %rd71;
	st.global.u16 	[%rd72], %rs40;

$L__BB1_104:
	add.s32 	%r67, %r2, 11;
	setp.ge.s32 	%p62, %r67, %r72;
	@%p62 bra 	$L__BB1_106;

	ld.global.nc.u16 	%rs41, [%rd5];
	// begin inline asm
	{ mov.b32 %f927, {0,%rs41};}

	// end inline asm
	add.ftz.f32 	%f928, %f974, %f927;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs42, %f928;}

	// end inline asm
	mad.lo.s32 	%r147, %r67, %r73, %r41;
	mul.wide.s32 	%rd73, %r147, 2;
	add.s64 	%rd74, %rd1, %rd73;
	st.global.u16 	[%rd74], %rs42;

$L__BB1_106:
	add.s32 	%r68, %r2, 12;
	setp.ge.s32 	%p63, %r68, %r72;
	@%p63 bra 	$L__BB1_108;

	ld.global.nc.u16 	%rs43, [%rd5];
	// begin inline asm
	{ mov.b32 %f929, {0,%rs43};}

	// end inline asm
	add.ftz.f32 	%f930, %f973, %f929;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs44, %f930;}

	// end inline asm
	mad.lo.s32 	%r148, %r68, %r73, %r41;
	mul.wide.s32 	%rd75, %r148, 2;
	add.s64 	%rd76, %rd1, %rd75;
	st.global.u16 	[%rd76], %rs44;

$L__BB1_108:
	add.s32 	%r69, %r2, 13;
	setp.ge.s32 	%p64, %r69, %r72;
	@%p64 bra 	$L__BB1_110;

	ld.global.nc.u16 	%rs45, [%rd5];
	// begin inline asm
	{ mov.b32 %f931, {0,%rs45};}

	// end inline asm
	add.ftz.f32 	%f932, %f972, %f931;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs46, %f932;}

	// end inline asm
	mad.lo.s32 	%r149, %r69, %r73, %r41;
	mul.wide.s32 	%rd77, %r149, 2;
	add.s64 	%rd78, %rd1, %rd77;
	st.global.u16 	[%rd78], %rs46;

$L__BB1_110:
	add.s32 	%r70, %r2, 14;
	setp.ge.s32 	%p65, %r70, %r72;
	@%p65 bra 	$L__BB1_112;

	ld.global.nc.u16 	%rs47, [%rd5];
	// begin inline asm
	{ mov.b32 %f933, {0,%rs47};}

	// end inline asm
	add.ftz.f32 	%f934, %f971, %f933;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs48, %f934;}

	// end inline asm
	mad.lo.s32 	%r150, %r70, %r73, %r41;
	mul.wide.s32 	%rd79, %r150, 2;
	add.s64 	%rd80, %rd1, %rd79;
	st.global.u16 	[%rd80], %rs48;

$L__BB1_112:
	add.s32 	%r71, %r2, 15;
	setp.ge.s32 	%p66, %r71, %r72;
	@%p66 bra 	$L__BB1_114;

	ld.global.nc.u16 	%rs49, [%rd5];
	// begin inline asm
	{ mov.b32 %f935, {0,%rs49};}

	// end inline asm
	add.ftz.f32 	%f936, %f970, %f935;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs50, %f936;}

	// end inline asm
	mad.lo.s32 	%r151, %r71, %r73, %r41;
	mul.wide.s32 	%rd81, %r151, 2;
	add.s64 	%rd82, %rd1, %rd81;
	st.global.u16 	[%rd82], %rs50;
	bra.uni 	$L__BB1_114;

$L__BB1_50:
	setp.ge.s32 	%p35, %r2, %r72;
	@%p35 bra 	$L__BB1_52;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs3, %f985;}

	// end inline asm
	mad.lo.s32 	%r120, %r2, %r73, %r41;
	mul.wide.s32 	%rd17, %r120, 2;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.u16 	[%rd18], %rs3;

$L__BB1_52:
	add.s32 	%r42, %r2, 1;
	setp.ge.s32 	%p36, %r42, %r72;
	@%p36 bra 	$L__BB1_54;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs4, %f984;}

	// end inline asm
	mad.lo.s32 	%r121, %r42, %r73, %r41;
	mul.wide.s32 	%rd19, %r121, 2;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.u16 	[%rd20], %rs4;

$L__BB1_54:
	add.s32 	%r43, %r2, 2;
	setp.ge.s32 	%p37, %r43, %r72;
	@%p37 bra 	$L__BB1_56;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs5, %f983;}

	// end inline asm
	mad.lo.s32 	%r122, %r43, %r73, %r41;
	mul.wide.s32 	%rd21, %r122, 2;
	add.s64 	%rd22, %rd1, %rd21;
	st.global.u16 	[%rd22], %rs5;

$L__BB1_56:
	add.s32 	%r44, %r2, 3;
	setp.ge.s32 	%p38, %r44, %r72;
	@%p38 bra 	$L__BB1_58;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs6, %f982;}

	// end inline asm
	mad.lo.s32 	%r123, %r44, %r73, %r41;
	mul.wide.s32 	%rd23, %r123, 2;
	add.s64 	%rd24, %rd1, %rd23;
	st.global.u16 	[%rd24], %rs6;

$L__BB1_58:
	add.s32 	%r45, %r2, 4;
	setp.ge.s32 	%p39, %r45, %r72;
	@%p39 bra 	$L__BB1_60;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs7, %f981;}

	// end inline asm
	mad.lo.s32 	%r124, %r45, %r73, %r41;
	mul.wide.s32 	%rd25, %r124, 2;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.u16 	[%rd26], %rs7;

$L__BB1_60:
	add.s32 	%r46, %r2, 5;
	setp.ge.s32 	%p40, %r46, %r72;
	@%p40 bra 	$L__BB1_62;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs8, %f980;}

	// end inline asm
	mad.lo.s32 	%r125, %r46, %r73, %r41;
	mul.wide.s32 	%rd27, %r125, 2;
	add.s64 	%rd28, %rd1, %rd27;
	st.global.u16 	[%rd28], %rs8;

$L__BB1_62:
	add.s32 	%r47, %r2, 6;
	setp.ge.s32 	%p41, %r47, %r72;
	@%p41 bra 	$L__BB1_64;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs9, %f979;}

	// end inline asm
	mad.lo.s32 	%r126, %r47, %r73, %r41;
	mul.wide.s32 	%rd29, %r126, 2;
	add.s64 	%rd30, %rd1, %rd29;
	st.global.u16 	[%rd30], %rs9;

$L__BB1_64:
	add.s32 	%r48, %r2, 7;
	setp.ge.s32 	%p42, %r48, %r72;
	@%p42 bra 	$L__BB1_66;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs10, %f978;}

	// end inline asm
	mad.lo.s32 	%r127, %r48, %r73, %r41;
	mul.wide.s32 	%rd31, %r127, 2;
	add.s64 	%rd32, %rd1, %rd31;
	st.global.u16 	[%rd32], %rs10;

$L__BB1_66:
	add.s32 	%r49, %r2, 8;
	setp.ge.s32 	%p43, %r49, %r72;
	@%p43 bra 	$L__BB1_68;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs11, %f977;}

	// end inline asm
	mad.lo.s32 	%r128, %r49, %r73, %r41;
	mul.wide.s32 	%rd33, %r128, 2;
	add.s64 	%rd34, %rd1, %rd33;
	st.global.u16 	[%rd34], %rs11;

$L__BB1_68:
	add.s32 	%r50, %r2, 9;
	setp.ge.s32 	%p44, %r50, %r72;
	@%p44 bra 	$L__BB1_70;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs12, %f976;}

	// end inline asm
	mad.lo.s32 	%r129, %r50, %r73, %r41;
	mul.wide.s32 	%rd35, %r129, 2;
	add.s64 	%rd36, %rd1, %rd35;
	st.global.u16 	[%rd36], %rs12;

$L__BB1_70:
	add.s32 	%r51, %r2, 10;
	setp.ge.s32 	%p45, %r51, %r72;
	@%p45 bra 	$L__BB1_72;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs13, %f975;}

	// end inline asm
	mad.lo.s32 	%r130, %r51, %r73, %r41;
	mul.wide.s32 	%rd37, %r130, 2;
	add.s64 	%rd38, %rd1, %rd37;
	st.global.u16 	[%rd38], %rs13;

$L__BB1_72:
	add.s32 	%r52, %r2, 11;
	setp.ge.s32 	%p46, %r52, %r72;
	@%p46 bra 	$L__BB1_74;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs14, %f974;}

	// end inline asm
	mad.lo.s32 	%r131, %r52, %r73, %r41;
	mul.wide.s32 	%rd39, %r131, 2;
	add.s64 	%rd40, %rd1, %rd39;
	st.global.u16 	[%rd40], %rs14;

$L__BB1_74:
	add.s32 	%r53, %r2, 12;
	setp.ge.s32 	%p47, %r53, %r72;
	@%p47 bra 	$L__BB1_76;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs15, %f973;}

	// end inline asm
	mad.lo.s32 	%r132, %r53, %r73, %r41;
	mul.wide.s32 	%rd41, %r132, 2;
	add.s64 	%rd42, %rd1, %rd41;
	st.global.u16 	[%rd42], %rs15;

$L__BB1_76:
	add.s32 	%r54, %r2, 13;
	setp.ge.s32 	%p48, %r54, %r72;
	@%p48 bra 	$L__BB1_78;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs16, %f972;}

	// end inline asm
	mad.lo.s32 	%r133, %r54, %r73, %r41;
	mul.wide.s32 	%rd43, %r133, 2;
	add.s64 	%rd44, %rd1, %rd43;
	st.global.u16 	[%rd44], %rs16;

$L__BB1_78:
	add.s32 	%r55, %r2, 14;
	setp.ge.s32 	%p49, %r55, %r72;
	@%p49 bra 	$L__BB1_80;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs17, %f971;}

	// end inline asm
	mad.lo.s32 	%r134, %r55, %r73, %r41;
	mul.wide.s32 	%rd45, %r134, 2;
	add.s64 	%rd46, %rd1, %rd45;
	st.global.u16 	[%rd46], %rs17;

$L__BB1_80:
	add.s32 	%r56, %r2, 15;
	setp.ge.s32 	%p50, %r56, %r72;
	@%p50 bra 	$L__BB1_114;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs18, %f970;}

	// end inline asm
	mad.lo.s32 	%r135, %r56, %r73, %r41;
	mul.wide.s32 	%rd47, %r135, 2;
	add.s64 	%rd48, %rd1, %rd47;
	st.global.u16 	[%rd48], %rs18;

$L__BB1_114:
	ret;

}
	// .globl	marlin_gemm_int4_zp_bf16
.visible .entry marlin_gemm_int4_zp_bf16(
	.param .u64 marlin_gemm_int4_zp_bf16_param_0,
	.param .u64 marlin_gemm_int4_zp_bf16_param_1,
	.param .u64 marlin_gemm_int4_zp_bf16_param_2,
	.param .u64 marlin_gemm_int4_zp_bf16_param_3,
	.param .u64 marlin_gemm_int4_zp_bf16_param_4,
	.param .u32 marlin_gemm_int4_zp_bf16_param_5,
	.param .u32 marlin_gemm_int4_zp_bf16_param_6,
	.param .u32 marlin_gemm_int4_zp_bf16_param_7,
	.param .u32 marlin_gemm_int4_zp_bf16_param_8,
	.param .u32 marlin_gemm_int4_zp_bf16_param_9,
	.param .u32 marlin_gemm_int4_zp_bf16_param_10,
	.param .u32 marlin_gemm_int4_zp_bf16_param_11,
	.param .u32 marlin_gemm_int4_zp_bf16_param_12,
	.param .u32 marlin_gemm_int4_zp_bf16_param_13,
	.param .u64 marlin_gemm_int4_zp_bf16_param_14,
	.param .u64 marlin_gemm_int4_zp_bf16_param_15,
	.param .u64 marlin_gemm_int4_zp_bf16_param_16,
	.param .u64 marlin_gemm_int4_zp_bf16_param_17
)
{
	.reg .pred 	%p<75>;
	.reg .b16 	%rs<52>;
	.reg .f32 	%f<1002>;
	.reg .b32 	%r<211>;
	.reg .b64 	%rd<93>;
	// demoted variable
	.shared .align 4 .b8 _ZZ24marlin_gemm_int4_zp_bf16E10smem_input[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ24marlin_gemm_int4_zp_bf16E11smem_weight[1024];

	ld.param.u64 	%rd10, [marlin_gemm_int4_zp_bf16_param_0];
	ld.param.u64 	%rd7, [marlin_gemm_int4_zp_bf16_param_1];
	ld.param.u64 	%rd11, [marlin_gemm_int4_zp_bf16_param_2];
	ld.param.u64 	%rd12, [marlin_gemm_int4_zp_bf16_param_3];
	ld.param.u32 	%r77, [marlin_gemm_int4_zp_bf16_param_5];
	ld.param.u32 	%r78, [marlin_gemm_int4_zp_bf16_param_6];
	ld.param.u32 	%r79, [marlin_gemm_int4_zp_bf16_param_7];
	ld.param.u32 	%r80, [marlin_gemm_int4_zp_bf16_param_8];
	ld.param.u32 	%r82, [marlin_gemm_int4_zp_bf16_param_12];
	ld.param.u64 	%rd8, [marlin_gemm_int4_zp_bf16_param_14];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd11;
	cvta.to.global.u64 	%rd3, %rd10;
	mov.u32 	%r83, %ctaid.x;
	shl.b32 	%r1, %r83, 4;
	mov.u32 	%r84, %ctaid.y;
	shl.b32 	%r2, %r84, 4;
	mov.u32 	%r3, %tid.x;
	setp.lt.s32 	%p2, %r80, 1;
	mov.u32 	%r206, %r79;
	@%p2 bra 	$L__BB2_2;

	div.s32 	%r206, %r79, %r80;

$L__BB2_2:
	max.s32 	%r6, %r80, 1;
	shr.s32 	%r85, %r3, 31;
	shr.u32 	%r86, %r85, 28;
	add.s32 	%r87, %r3, %r86;
	and.b32  	%r88, %r87, -16;
	sub.s32 	%r7, %r3, %r88;
	setp.gt.s32 	%p3, %r79, 0;
	@%p3 bra 	$L__BB2_4;
	bra.uni 	$L__BB2_3;

$L__BB2_4:
	mov.u32 	%r8, %ntid.x;
	add.s32 	%r9, %r1, %r7;
	add.s32 	%r10, %r6, -1;
	setp.ne.s64 	%p4, %rd8, 0;
	setp.ne.s32 	%p5, %r82, 0;
	mov.u32 	%r207, 0;
	and.pred  	%p1, %p5, %p4;
	shl.b32 	%r90, %r7, 2;
	mov.u32 	%r91, _ZZ24marlin_gemm_int4_zp_bf16E11smem_weight;
	add.s32 	%r11, %r91, %r90;
	add.s32 	%r12, %r2, 1;
	add.s32 	%r13, %r2, 2;
	add.s32 	%r14, %r2, 3;
	add.s32 	%r15, %r2, 4;
	add.s32 	%r16, %r2, 5;
	add.s32 	%r17, %r2, 6;
	add.s32 	%r18, %r2, 7;
	add.s32 	%r19, %r2, 8;
	add.s32 	%r20, %r2, 9;
	add.s32 	%r21, %r2, 10;
	add.s32 	%r22, %r2, 11;
	add.s32 	%r23, %r2, 12;
	add.s32 	%r24, %r2, 13;
	add.s32 	%r25, %r2, 14;
	add.s32 	%r26, %r2, 15;
	cvta.to.global.u64 	%rd4, %rd7;
	cvta.to.global.u64 	%rd5, %rd8;
	shr.s32 	%r92, %r78, 31;
	shr.u32 	%r93, %r92, 29;
	add.s32 	%r94, %r78, %r93;
	shr.s32 	%r27, %r94, 3;
	mov.f32 	%f938, 0f00000000;
	mov.f32 	%f971, %f938;
	mov.f32 	%f972, %f938;
	mov.f32 	%f973, %f938;
	mov.f32 	%f974, %f938;
	mov.f32 	%f975, %f938;
	mov.f32 	%f976, %f938;
	mov.f32 	%f977, %f938;
	mov.f32 	%f978, %f938;
	mov.f32 	%f979, %f938;
	mov.f32 	%f980, %f938;
	mov.f32 	%f981, %f938;
	mov.f32 	%f982, %f938;
	mov.f32 	%f983, %f938;
	mov.f32 	%f984, %f938;
	mov.f32 	%f985, %f938;

$L__BB2_5:
	setp.gt.s32 	%p6, %r3, 255;
	@%p6 bra 	$L__BB2_21;

	mov.u32 	%r208, %r3;

$L__BB2_7:
	shr.s32 	%r95, %r208, 31;
	shr.u32 	%r96, %r95, 28;
	add.s32 	%r97, %r208, %r96;
	shr.s32 	%r30, %r97, 4;
	add.s32 	%r31, %r30, %r2;
	and.b32  	%r98, %r97, -16;
	sub.s32 	%r32, %r208, %r98;
	add.s32 	%r33, %r32, %r207;
	setp.ge.s32 	%p7, %r31, %r77;
	setp.ge.s32 	%p8, %r33, %r79;
	mov.f32 	%f954, 0f00000000;
	or.pred  	%p9, %p7, %p8;
	@%p9 bra 	$L__BB2_9;

	mad.lo.s32 	%r99, %r31, %r79, %r33;
	mul.wide.s32 	%rd13, %r99, 2;
	add.s64 	%rd14, %rd4, %rd13;
	ld.global.nc.u16 	%rs1, [%rd14];
	// begin inline asm
	{ mov.b32 %f954, {0,%rs1};}

	// end inline asm

$L__BB2_9:
	shl.b32 	%r100, %r30, 6;
	mov.u32 	%r101, _ZZ24marlin_gemm_int4_zp_bf16E10smem_input;
	add.s32 	%r102, %r101, %r100;
	shl.b32 	%r103, %r32, 2;
	add.s32 	%r104, %r102, %r103;
	st.shared.f32 	[%r104], %f954;
	add.s32 	%r208, %r208, %r8;
	setp.lt.s32 	%p10, %r208, 256;
	@%p10 bra 	$L__BB2_7;

	@%p1 bra 	$L__BB2_16;
	bra.uni 	$L__BB2_11;

$L__BB2_16:
	mov.u32 	%r210, %r3;

$L__BB2_17:
	shr.s32 	%r131, %r210, 31;
	shr.u32 	%r132, %r131, 28;
	add.s32 	%r133, %r210, %r132;
	shr.s32 	%r134, %r133, 4;
	add.s32 	%r41, %r134, %r207;
	and.b32  	%r135, %r133, -16;
	sub.s32 	%r136, %r210, %r135;
	add.s32 	%r42, %r136, %r1;
	setp.lt.s32 	%p16, %r41, %r79;
	setp.lt.s32 	%p17, %r42, %r78;
	and.pred  	%p18, %p16, %p17;
	shl.b32 	%r137, %r134, 6;
	add.s32 	%r139, %r91, %r137;
	shl.b32 	%r140, %r136, 2;
	add.s32 	%r43, %r139, %r140;
	@%p18 bra 	$L__BB2_19;
	bra.uni 	$L__BB2_18;

$L__BB2_19:
	shr.s32 	%r142, %r41, 31;
	shr.u32 	%r143, %r142, 29;
	add.s32 	%r144, %r41, %r143;
	shr.s32 	%r145, %r144, 3;
	mad.lo.s32 	%r146, %r145, %r78, %r42;
	mul.wide.s32 	%rd19, %r146, 4;
	add.s64 	%rd20, %rd2, %rd19;
	ld.global.nc.u32 	%r147, [%rd20];
	div.s32 	%r148, %r41, %r206;
	setp.lt.s32 	%p19, %r148, %r6;
	selp.b32 	%r149, %r148, %r10, %p19;
	mad.lo.s32 	%r150, %r149, %r78, %r42;
	mul.wide.s32 	%rd21, %r150, 2;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.nc.u16 	%rs3, [%rd22];
	// begin inline asm
	{ mov.b32 %f119, {0,%rs3};}

	// end inline asm
	shr.s32 	%r151, %r42, 31;
	shr.u32 	%r152, %r151, 29;
	add.s32 	%r153, %r42, %r152;
	shr.s32 	%r154, %r153, 3;
	mad.lo.s32 	%r155, %r149, %r27, %r154;
	mul.wide.s32 	%rd23, %r155, 4;
	add.s64 	%rd24, %rd5, %rd23;
	and.b32  	%r156, %r153, 1073741816;
	sub.s32 	%r157, %r42, %r156;
	shl.b32 	%r158, %r157, 2;
	ld.global.nc.u32 	%r159, [%rd24];
	shr.u32 	%r160, %r159, %r158;
	and.b32  	%r161, %r160, 15;
	and.b32  	%r162, %r144, 1073741816;
	sub.s32 	%r163, %r41, %r162;
	shl.b32 	%r164, %r163, 2;
	shr.u32 	%r165, %r147, %r164;
	and.b32  	%r166, %r165, 15;
	sub.s32 	%r167, %r166, %r161;
	cvt.rn.f32.s32 	%f120, %r167;
	mul.ftz.f32 	%f121, %f119, %f120;
	st.shared.f32 	[%r43], %f121;
	bra.uni 	$L__BB2_20;

$L__BB2_18:
	mov.u32 	%r141, 0;
	st.shared.u32 	[%r43], %r141;

$L__BB2_20:
	add.s32 	%r210, %r210, %r8;
	setp.lt.s32 	%p20, %r210, 256;
	@%p20 bra 	$L__BB2_17;
	bra.uni 	$L__BB2_21;

$L__BB2_11:
	mov.u32 	%r209, %r3;

$L__BB2_12:
	shr.s32 	%r105, %r209, 31;
	shr.u32 	%r106, %r105, 28;
	add.s32 	%r107, %r209, %r106;
	shr.s32 	%r108, %r107, 4;
	add.s32 	%r36, %r108, %r207;
	and.b32  	%r109, %r107, -16;
	sub.s32 	%r110, %r209, %r109;
	add.s32 	%r37, %r110, %r1;
	setp.lt.s32 	%p11, %r36, %r79;
	setp.lt.s32 	%p12, %r37, %r78;
	and.pred  	%p13, %p11, %p12;
	shl.b32 	%r111, %r108, 6;
	add.s32 	%r113, %r91, %r111;
	shl.b32 	%r114, %r110, 2;
	add.s32 	%r38, %r113, %r114;
	@%p13 bra 	$L__BB2_14;
	bra.uni 	$L__BB2_13;

$L__BB2_14:
	shr.s32 	%r116, %r36, 31;
	shr.u32 	%r117, %r116, 29;
	add.s32 	%r118, %r36, %r117;
	shr.s32 	%r119, %r118, 3;
	mad.lo.s32 	%r120, %r119, %r78, %r37;
	mul.wide.s32 	%rd15, %r120, 4;
	add.s64 	%rd16, %rd2, %rd15;
	ld.global.nc.u32 	%r121, [%rd16];
	div.s32 	%r122, %r36, %r206;
	setp.lt.s32 	%p14, %r122, %r6;
	selp.b32 	%r123, %r122, %r10, %p14;
	mad.lo.s32 	%r124, %r123, %r78, %r37;
	mul.wide.s32 	%rd17, %r124, 2;
	add.s64 	%rd18, %rd1, %rd17;
	ld.global.nc.u16 	%rs2, [%rd18];
	// begin inline asm
	{ mov.b32 %f116, {0,%rs2};}

	// end inline asm
	and.b32  	%r125, %r118, 1073741816;
	sub.s32 	%r126, %r36, %r125;
	shl.b32 	%r127, %r126, 2;
	shr.u32 	%r128, %r121, %r127;
	and.b32  	%r129, %r128, 15;
	add.s32 	%r130, %r129, -8;
	cvt.rn.f32.s32 	%f117, %r130;
	mul.ftz.f32 	%f118, %f116, %f117;
	st.shared.f32 	[%r38], %f118;
	bra.uni 	$L__BB2_15;

$L__BB2_13:
	mov.u32 	%r115, 0;
	st.shared.u32 	[%r38], %r115;

$L__BB2_15:
	add.s32 	%r209, %r209, %r8;
	setp.lt.s32 	%p15, %r209, 256;
	@%p15 bra 	$L__BB2_12;

$L__BB2_21:
	setp.ge.s32 	%p21, %r9, %r78;
	bar.sync 	0;
	@%p21 bra 	$L__BB2_54;

	setp.ge.s32 	%p22, %r2, %r77;
	@%p22 bra 	$L__BB2_24;

	ld.shared.f32 	%f122, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input];
	ld.shared.f32 	%f123, [%r11];
	fma.rn.ftz.f32 	%f124, %f122, %f123, 0f00000000;
	ld.shared.f32 	%f125, [%r11+64];
	ld.shared.f32 	%f126, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+4];
	fma.rn.ftz.f32 	%f127, %f126, %f125, %f124;
	ld.shared.f32 	%f128, [%r11+128];
	ld.shared.f32 	%f129, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+8];
	fma.rn.ftz.f32 	%f130, %f129, %f128, %f127;
	ld.shared.f32 	%f131, [%r11+192];
	ld.shared.f32 	%f132, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+12];
	fma.rn.ftz.f32 	%f133, %f132, %f131, %f130;
	ld.shared.f32 	%f134, [%r11+256];
	ld.shared.f32 	%f135, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+16];
	fma.rn.ftz.f32 	%f136, %f135, %f134, %f133;
	ld.shared.f32 	%f137, [%r11+320];
	ld.shared.f32 	%f138, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+20];
	fma.rn.ftz.f32 	%f139, %f138, %f137, %f136;
	ld.shared.f32 	%f140, [%r11+384];
	ld.shared.f32 	%f141, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+24];
	fma.rn.ftz.f32 	%f142, %f141, %f140, %f139;
	ld.shared.f32 	%f143, [%r11+448];
	ld.shared.f32 	%f144, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+28];
	fma.rn.ftz.f32 	%f145, %f144, %f143, %f142;
	ld.shared.f32 	%f146, [%r11+512];
	ld.shared.f32 	%f147, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+32];
	fma.rn.ftz.f32 	%f148, %f147, %f146, %f145;
	ld.shared.f32 	%f149, [%r11+576];
	ld.shared.f32 	%f150, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+36];
	fma.rn.ftz.f32 	%f151, %f150, %f149, %f148;
	ld.shared.f32 	%f152, [%r11+640];
	ld.shared.f32 	%f153, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+40];
	fma.rn.ftz.f32 	%f154, %f153, %f152, %f151;
	ld.shared.f32 	%f155, [%r11+704];
	ld.shared.f32 	%f156, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+44];
	fma.rn.ftz.f32 	%f157, %f156, %f155, %f154;
	ld.shared.f32 	%f158, [%r11+768];
	ld.shared.f32 	%f159, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+48];
	fma.rn.ftz.f32 	%f160, %f159, %f158, %f157;
	ld.shared.f32 	%f161, [%r11+832];
	ld.shared.f32 	%f162, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+52];
	fma.rn.ftz.f32 	%f163, %f162, %f161, %f160;
	ld.shared.f32 	%f164, [%r11+896];
	ld.shared.f32 	%f165, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+56];
	fma.rn.ftz.f32 	%f166, %f165, %f164, %f163;
	ld.shared.f32 	%f167, [%r11+960];
	ld.shared.f32 	%f168, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+60];
	fma.rn.ftz.f32 	%f169, %f168, %f167, %f166;
	add.ftz.f32 	%f985, %f169, %f985;

$L__BB2_24:
	setp.ge.s32 	%p23, %r12, %r77;
	@%p23 bra 	$L__BB2_26;

	ld.shared.f32 	%f170, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+64];
	ld.shared.f32 	%f171, [%r11];
	fma.rn.ftz.f32 	%f172, %f170, %f171, 0f00000000;
	ld.shared.f32 	%f173, [%r11+64];
	ld.shared.f32 	%f174, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+68];
	fma.rn.ftz.f32 	%f175, %f174, %f173, %f172;
	ld.shared.f32 	%f176, [%r11+128];
	ld.shared.f32 	%f177, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+72];
	fma.rn.ftz.f32 	%f178, %f177, %f176, %f175;
	ld.shared.f32 	%f179, [%r11+192];
	ld.shared.f32 	%f180, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+76];
	fma.rn.ftz.f32 	%f181, %f180, %f179, %f178;
	ld.shared.f32 	%f182, [%r11+256];
	ld.shared.f32 	%f183, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+80];
	fma.rn.ftz.f32 	%f184, %f183, %f182, %f181;
	ld.shared.f32 	%f185, [%r11+320];
	ld.shared.f32 	%f186, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+84];
	fma.rn.ftz.f32 	%f187, %f186, %f185, %f184;
	ld.shared.f32 	%f188, [%r11+384];
	ld.shared.f32 	%f189, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+88];
	fma.rn.ftz.f32 	%f190, %f189, %f188, %f187;
	ld.shared.f32 	%f191, [%r11+448];
	ld.shared.f32 	%f192, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+92];
	fma.rn.ftz.f32 	%f193, %f192, %f191, %f190;
	ld.shared.f32 	%f194, [%r11+512];
	ld.shared.f32 	%f195, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+96];
	fma.rn.ftz.f32 	%f196, %f195, %f194, %f193;
	ld.shared.f32 	%f197, [%r11+576];
	ld.shared.f32 	%f198, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+100];
	fma.rn.ftz.f32 	%f199, %f198, %f197, %f196;
	ld.shared.f32 	%f200, [%r11+640];
	ld.shared.f32 	%f201, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+104];
	fma.rn.ftz.f32 	%f202, %f201, %f200, %f199;
	ld.shared.f32 	%f203, [%r11+704];
	ld.shared.f32 	%f204, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+108];
	fma.rn.ftz.f32 	%f205, %f204, %f203, %f202;
	ld.shared.f32 	%f206, [%r11+768];
	ld.shared.f32 	%f207, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+112];
	fma.rn.ftz.f32 	%f208, %f207, %f206, %f205;
	ld.shared.f32 	%f209, [%r11+832];
	ld.shared.f32 	%f210, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+116];
	fma.rn.ftz.f32 	%f211, %f210, %f209, %f208;
	ld.shared.f32 	%f212, [%r11+896];
	ld.shared.f32 	%f213, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+120];
	fma.rn.ftz.f32 	%f214, %f213, %f212, %f211;
	ld.shared.f32 	%f215, [%r11+960];
	ld.shared.f32 	%f216, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+124];
	fma.rn.ftz.f32 	%f217, %f216, %f215, %f214;
	add.ftz.f32 	%f984, %f217, %f984;

$L__BB2_26:
	setp.ge.s32 	%p24, %r13, %r77;
	@%p24 bra 	$L__BB2_28;

	ld.shared.f32 	%f218, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+128];
	ld.shared.f32 	%f219, [%r11];
	fma.rn.ftz.f32 	%f220, %f218, %f219, 0f00000000;
	ld.shared.f32 	%f221, [%r11+64];
	ld.shared.f32 	%f222, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+132];
	fma.rn.ftz.f32 	%f223, %f222, %f221, %f220;
	ld.shared.f32 	%f224, [%r11+128];
	ld.shared.f32 	%f225, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+136];
	fma.rn.ftz.f32 	%f226, %f225, %f224, %f223;
	ld.shared.f32 	%f227, [%r11+192];
	ld.shared.f32 	%f228, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+140];
	fma.rn.ftz.f32 	%f229, %f228, %f227, %f226;
	ld.shared.f32 	%f230, [%r11+256];
	ld.shared.f32 	%f231, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+144];
	fma.rn.ftz.f32 	%f232, %f231, %f230, %f229;
	ld.shared.f32 	%f233, [%r11+320];
	ld.shared.f32 	%f234, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+148];
	fma.rn.ftz.f32 	%f235, %f234, %f233, %f232;
	ld.shared.f32 	%f236, [%r11+384];
	ld.shared.f32 	%f237, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+152];
	fma.rn.ftz.f32 	%f238, %f237, %f236, %f235;
	ld.shared.f32 	%f239, [%r11+448];
	ld.shared.f32 	%f240, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+156];
	fma.rn.ftz.f32 	%f241, %f240, %f239, %f238;
	ld.shared.f32 	%f242, [%r11+512];
	ld.shared.f32 	%f243, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+160];
	fma.rn.ftz.f32 	%f244, %f243, %f242, %f241;
	ld.shared.f32 	%f245, [%r11+576];
	ld.shared.f32 	%f246, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+164];
	fma.rn.ftz.f32 	%f247, %f246, %f245, %f244;
	ld.shared.f32 	%f248, [%r11+640];
	ld.shared.f32 	%f249, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+168];
	fma.rn.ftz.f32 	%f250, %f249, %f248, %f247;
	ld.shared.f32 	%f251, [%r11+704];
	ld.shared.f32 	%f252, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+172];
	fma.rn.ftz.f32 	%f253, %f252, %f251, %f250;
	ld.shared.f32 	%f254, [%r11+768];
	ld.shared.f32 	%f255, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+176];
	fma.rn.ftz.f32 	%f256, %f255, %f254, %f253;
	ld.shared.f32 	%f257, [%r11+832];
	ld.shared.f32 	%f258, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+180];
	fma.rn.ftz.f32 	%f259, %f258, %f257, %f256;
	ld.shared.f32 	%f260, [%r11+896];
	ld.shared.f32 	%f261, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+184];
	fma.rn.ftz.f32 	%f262, %f261, %f260, %f259;
	ld.shared.f32 	%f263, [%r11+960];
	ld.shared.f32 	%f264, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+188];
	fma.rn.ftz.f32 	%f265, %f264, %f263, %f262;
	add.ftz.f32 	%f983, %f265, %f983;

$L__BB2_28:
	setp.ge.s32 	%p25, %r14, %r77;
	@%p25 bra 	$L__BB2_30;

	ld.shared.f32 	%f266, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+192];
	ld.shared.f32 	%f267, [%r11];
	fma.rn.ftz.f32 	%f268, %f266, %f267, 0f00000000;
	ld.shared.f32 	%f269, [%r11+64];
	ld.shared.f32 	%f270, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+196];
	fma.rn.ftz.f32 	%f271, %f270, %f269, %f268;
	ld.shared.f32 	%f272, [%r11+128];
	ld.shared.f32 	%f273, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+200];
	fma.rn.ftz.f32 	%f274, %f273, %f272, %f271;
	ld.shared.f32 	%f275, [%r11+192];
	ld.shared.f32 	%f276, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+204];
	fma.rn.ftz.f32 	%f277, %f276, %f275, %f274;
	ld.shared.f32 	%f278, [%r11+256];
	ld.shared.f32 	%f279, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+208];
	fma.rn.ftz.f32 	%f280, %f279, %f278, %f277;
	ld.shared.f32 	%f281, [%r11+320];
	ld.shared.f32 	%f282, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+212];
	fma.rn.ftz.f32 	%f283, %f282, %f281, %f280;
	ld.shared.f32 	%f284, [%r11+384];
	ld.shared.f32 	%f285, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+216];
	fma.rn.ftz.f32 	%f286, %f285, %f284, %f283;
	ld.shared.f32 	%f287, [%r11+448];
	ld.shared.f32 	%f288, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+220];
	fma.rn.ftz.f32 	%f289, %f288, %f287, %f286;
	ld.shared.f32 	%f290, [%r11+512];
	ld.shared.f32 	%f291, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+224];
	fma.rn.ftz.f32 	%f292, %f291, %f290, %f289;
	ld.shared.f32 	%f293, [%r11+576];
	ld.shared.f32 	%f294, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+228];
	fma.rn.ftz.f32 	%f295, %f294, %f293, %f292;
	ld.shared.f32 	%f296, [%r11+640];
	ld.shared.f32 	%f297, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+232];
	fma.rn.ftz.f32 	%f298, %f297, %f296, %f295;
	ld.shared.f32 	%f299, [%r11+704];
	ld.shared.f32 	%f300, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+236];
	fma.rn.ftz.f32 	%f301, %f300, %f299, %f298;
	ld.shared.f32 	%f302, [%r11+768];
	ld.shared.f32 	%f303, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+240];
	fma.rn.ftz.f32 	%f304, %f303, %f302, %f301;
	ld.shared.f32 	%f305, [%r11+832];
	ld.shared.f32 	%f306, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+244];
	fma.rn.ftz.f32 	%f307, %f306, %f305, %f304;
	ld.shared.f32 	%f308, [%r11+896];
	ld.shared.f32 	%f309, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+248];
	fma.rn.ftz.f32 	%f310, %f309, %f308, %f307;
	ld.shared.f32 	%f311, [%r11+960];
	ld.shared.f32 	%f312, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+252];
	fma.rn.ftz.f32 	%f313, %f312, %f311, %f310;
	add.ftz.f32 	%f982, %f313, %f982;

$L__BB2_30:
	setp.ge.s32 	%p26, %r15, %r77;
	@%p26 bra 	$L__BB2_32;

	ld.shared.f32 	%f314, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+256];
	ld.shared.f32 	%f315, [%r11];
	fma.rn.ftz.f32 	%f316, %f314, %f315, 0f00000000;
	ld.shared.f32 	%f317, [%r11+64];
	ld.shared.f32 	%f318, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+260];
	fma.rn.ftz.f32 	%f319, %f318, %f317, %f316;
	ld.shared.f32 	%f320, [%r11+128];
	ld.shared.f32 	%f321, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+264];
	fma.rn.ftz.f32 	%f322, %f321, %f320, %f319;
	ld.shared.f32 	%f323, [%r11+192];
	ld.shared.f32 	%f324, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+268];
	fma.rn.ftz.f32 	%f325, %f324, %f323, %f322;
	ld.shared.f32 	%f326, [%r11+256];
	ld.shared.f32 	%f327, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+272];
	fma.rn.ftz.f32 	%f328, %f327, %f326, %f325;
	ld.shared.f32 	%f329, [%r11+320];
	ld.shared.f32 	%f330, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+276];
	fma.rn.ftz.f32 	%f331, %f330, %f329, %f328;
	ld.shared.f32 	%f332, [%r11+384];
	ld.shared.f32 	%f333, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+280];
	fma.rn.ftz.f32 	%f334, %f333, %f332, %f331;
	ld.shared.f32 	%f335, [%r11+448];
	ld.shared.f32 	%f336, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+284];
	fma.rn.ftz.f32 	%f337, %f336, %f335, %f334;
	ld.shared.f32 	%f338, [%r11+512];
	ld.shared.f32 	%f339, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+288];
	fma.rn.ftz.f32 	%f340, %f339, %f338, %f337;
	ld.shared.f32 	%f341, [%r11+576];
	ld.shared.f32 	%f342, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+292];
	fma.rn.ftz.f32 	%f343, %f342, %f341, %f340;
	ld.shared.f32 	%f344, [%r11+640];
	ld.shared.f32 	%f345, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+296];
	fma.rn.ftz.f32 	%f346, %f345, %f344, %f343;
	ld.shared.f32 	%f347, [%r11+704];
	ld.shared.f32 	%f348, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+300];
	fma.rn.ftz.f32 	%f349, %f348, %f347, %f346;
	ld.shared.f32 	%f350, [%r11+768];
	ld.shared.f32 	%f351, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+304];
	fma.rn.ftz.f32 	%f352, %f351, %f350, %f349;
	ld.shared.f32 	%f353, [%r11+832];
	ld.shared.f32 	%f354, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+308];
	fma.rn.ftz.f32 	%f355, %f354, %f353, %f352;
	ld.shared.f32 	%f356, [%r11+896];
	ld.shared.f32 	%f357, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+312];
	fma.rn.ftz.f32 	%f358, %f357, %f356, %f355;
	ld.shared.f32 	%f359, [%r11+960];
	ld.shared.f32 	%f360, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+316];
	fma.rn.ftz.f32 	%f361, %f360, %f359, %f358;
	add.ftz.f32 	%f981, %f361, %f981;

$L__BB2_32:
	setp.ge.s32 	%p27, %r16, %r77;
	@%p27 bra 	$L__BB2_34;

	ld.shared.f32 	%f362, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+320];
	ld.shared.f32 	%f363, [%r11];
	fma.rn.ftz.f32 	%f364, %f362, %f363, 0f00000000;
	ld.shared.f32 	%f365, [%r11+64];
	ld.shared.f32 	%f366, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+324];
	fma.rn.ftz.f32 	%f367, %f366, %f365, %f364;
	ld.shared.f32 	%f368, [%r11+128];
	ld.shared.f32 	%f369, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+328];
	fma.rn.ftz.f32 	%f370, %f369, %f368, %f367;
	ld.shared.f32 	%f371, [%r11+192];
	ld.shared.f32 	%f372, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+332];
	fma.rn.ftz.f32 	%f373, %f372, %f371, %f370;
	ld.shared.f32 	%f374, [%r11+256];
	ld.shared.f32 	%f375, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+336];
	fma.rn.ftz.f32 	%f376, %f375, %f374, %f373;
	ld.shared.f32 	%f377, [%r11+320];
	ld.shared.f32 	%f378, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+340];
	fma.rn.ftz.f32 	%f379, %f378, %f377, %f376;
	ld.shared.f32 	%f380, [%r11+384];
	ld.shared.f32 	%f381, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+344];
	fma.rn.ftz.f32 	%f382, %f381, %f380, %f379;
	ld.shared.f32 	%f383, [%r11+448];
	ld.shared.f32 	%f384, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+348];
	fma.rn.ftz.f32 	%f385, %f384, %f383, %f382;
	ld.shared.f32 	%f386, [%r11+512];
	ld.shared.f32 	%f387, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+352];
	fma.rn.ftz.f32 	%f388, %f387, %f386, %f385;
	ld.shared.f32 	%f389, [%r11+576];
	ld.shared.f32 	%f390, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+356];
	fma.rn.ftz.f32 	%f391, %f390, %f389, %f388;
	ld.shared.f32 	%f392, [%r11+640];
	ld.shared.f32 	%f393, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+360];
	fma.rn.ftz.f32 	%f394, %f393, %f392, %f391;
	ld.shared.f32 	%f395, [%r11+704];
	ld.shared.f32 	%f396, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+364];
	fma.rn.ftz.f32 	%f397, %f396, %f395, %f394;
	ld.shared.f32 	%f398, [%r11+768];
	ld.shared.f32 	%f399, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+368];
	fma.rn.ftz.f32 	%f400, %f399, %f398, %f397;
	ld.shared.f32 	%f401, [%r11+832];
	ld.shared.f32 	%f402, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+372];
	fma.rn.ftz.f32 	%f403, %f402, %f401, %f400;
	ld.shared.f32 	%f404, [%r11+896];
	ld.shared.f32 	%f405, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+376];
	fma.rn.ftz.f32 	%f406, %f405, %f404, %f403;
	ld.shared.f32 	%f407, [%r11+960];
	ld.shared.f32 	%f408, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+380];
	fma.rn.ftz.f32 	%f409, %f408, %f407, %f406;
	add.ftz.f32 	%f980, %f409, %f980;

$L__BB2_34:
	setp.ge.s32 	%p28, %r17, %r77;
	@%p28 bra 	$L__BB2_36;

	ld.shared.f32 	%f410, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+384];
	ld.shared.f32 	%f411, [%r11];
	fma.rn.ftz.f32 	%f412, %f410, %f411, 0f00000000;
	ld.shared.f32 	%f413, [%r11+64];
	ld.shared.f32 	%f414, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+388];
	fma.rn.ftz.f32 	%f415, %f414, %f413, %f412;
	ld.shared.f32 	%f416, [%r11+128];
	ld.shared.f32 	%f417, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+392];
	fma.rn.ftz.f32 	%f418, %f417, %f416, %f415;
	ld.shared.f32 	%f419, [%r11+192];
	ld.shared.f32 	%f420, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+396];
	fma.rn.ftz.f32 	%f421, %f420, %f419, %f418;
	ld.shared.f32 	%f422, [%r11+256];
	ld.shared.f32 	%f423, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+400];
	fma.rn.ftz.f32 	%f424, %f423, %f422, %f421;
	ld.shared.f32 	%f425, [%r11+320];
	ld.shared.f32 	%f426, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+404];
	fma.rn.ftz.f32 	%f427, %f426, %f425, %f424;
	ld.shared.f32 	%f428, [%r11+384];
	ld.shared.f32 	%f429, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+408];
	fma.rn.ftz.f32 	%f430, %f429, %f428, %f427;
	ld.shared.f32 	%f431, [%r11+448];
	ld.shared.f32 	%f432, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+412];
	fma.rn.ftz.f32 	%f433, %f432, %f431, %f430;
	ld.shared.f32 	%f434, [%r11+512];
	ld.shared.f32 	%f435, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+416];
	fma.rn.ftz.f32 	%f436, %f435, %f434, %f433;
	ld.shared.f32 	%f437, [%r11+576];
	ld.shared.f32 	%f438, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+420];
	fma.rn.ftz.f32 	%f439, %f438, %f437, %f436;
	ld.shared.f32 	%f440, [%r11+640];
	ld.shared.f32 	%f441, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+424];
	fma.rn.ftz.f32 	%f442, %f441, %f440, %f439;
	ld.shared.f32 	%f443, [%r11+704];
	ld.shared.f32 	%f444, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+428];
	fma.rn.ftz.f32 	%f445, %f444, %f443, %f442;
	ld.shared.f32 	%f446, [%r11+768];
	ld.shared.f32 	%f447, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+432];
	fma.rn.ftz.f32 	%f448, %f447, %f446, %f445;
	ld.shared.f32 	%f449, [%r11+832];
	ld.shared.f32 	%f450, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+436];
	fma.rn.ftz.f32 	%f451, %f450, %f449, %f448;
	ld.shared.f32 	%f452, [%r11+896];
	ld.shared.f32 	%f453, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+440];
	fma.rn.ftz.f32 	%f454, %f453, %f452, %f451;
	ld.shared.f32 	%f455, [%r11+960];
	ld.shared.f32 	%f456, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+444];
	fma.rn.ftz.f32 	%f457, %f456, %f455, %f454;
	add.ftz.f32 	%f979, %f457, %f979;

$L__BB2_36:
	setp.ge.s32 	%p29, %r18, %r77;
	@%p29 bra 	$L__BB2_38;

	ld.shared.f32 	%f458, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+448];
	ld.shared.f32 	%f459, [%r11];
	fma.rn.ftz.f32 	%f460, %f458, %f459, 0f00000000;
	ld.shared.f32 	%f461, [%r11+64];
	ld.shared.f32 	%f462, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+452];
	fma.rn.ftz.f32 	%f463, %f462, %f461, %f460;
	ld.shared.f32 	%f464, [%r11+128];
	ld.shared.f32 	%f465, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+456];
	fma.rn.ftz.f32 	%f466, %f465, %f464, %f463;
	ld.shared.f32 	%f467, [%r11+192];
	ld.shared.f32 	%f468, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+460];
	fma.rn.ftz.f32 	%f469, %f468, %f467, %f466;
	ld.shared.f32 	%f470, [%r11+256];
	ld.shared.f32 	%f471, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+464];
	fma.rn.ftz.f32 	%f472, %f471, %f470, %f469;
	ld.shared.f32 	%f473, [%r11+320];
	ld.shared.f32 	%f474, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+468];
	fma.rn.ftz.f32 	%f475, %f474, %f473, %f472;
	ld.shared.f32 	%f476, [%r11+384];
	ld.shared.f32 	%f477, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+472];
	fma.rn.ftz.f32 	%f478, %f477, %f476, %f475;
	ld.shared.f32 	%f479, [%r11+448];
	ld.shared.f32 	%f480, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+476];
	fma.rn.ftz.f32 	%f481, %f480, %f479, %f478;
	ld.shared.f32 	%f482, [%r11+512];
	ld.shared.f32 	%f483, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+480];
	fma.rn.ftz.f32 	%f484, %f483, %f482, %f481;
	ld.shared.f32 	%f485, [%r11+576];
	ld.shared.f32 	%f486, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+484];
	fma.rn.ftz.f32 	%f487, %f486, %f485, %f484;
	ld.shared.f32 	%f488, [%r11+640];
	ld.shared.f32 	%f489, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+488];
	fma.rn.ftz.f32 	%f490, %f489, %f488, %f487;
	ld.shared.f32 	%f491, [%r11+704];
	ld.shared.f32 	%f492, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+492];
	fma.rn.ftz.f32 	%f493, %f492, %f491, %f490;
	ld.shared.f32 	%f494, [%r11+768];
	ld.shared.f32 	%f495, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+496];
	fma.rn.ftz.f32 	%f496, %f495, %f494, %f493;
	ld.shared.f32 	%f497, [%r11+832];
	ld.shared.f32 	%f498, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+500];
	fma.rn.ftz.f32 	%f499, %f498, %f497, %f496;
	ld.shared.f32 	%f500, [%r11+896];
	ld.shared.f32 	%f501, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+504];
	fma.rn.ftz.f32 	%f502, %f501, %f500, %f499;
	ld.shared.f32 	%f503, [%r11+960];
	ld.shared.f32 	%f504, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+508];
	fma.rn.ftz.f32 	%f505, %f504, %f503, %f502;
	add.ftz.f32 	%f978, %f505, %f978;

$L__BB2_38:
	setp.ge.s32 	%p30, %r19, %r77;
	@%p30 bra 	$L__BB2_40;

	ld.shared.f32 	%f506, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+512];
	ld.shared.f32 	%f507, [%r11];
	fma.rn.ftz.f32 	%f508, %f506, %f507, 0f00000000;
	ld.shared.f32 	%f509, [%r11+64];
	ld.shared.f32 	%f510, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+516];
	fma.rn.ftz.f32 	%f511, %f510, %f509, %f508;
	ld.shared.f32 	%f512, [%r11+128];
	ld.shared.f32 	%f513, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+520];
	fma.rn.ftz.f32 	%f514, %f513, %f512, %f511;
	ld.shared.f32 	%f515, [%r11+192];
	ld.shared.f32 	%f516, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+524];
	fma.rn.ftz.f32 	%f517, %f516, %f515, %f514;
	ld.shared.f32 	%f518, [%r11+256];
	ld.shared.f32 	%f519, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+528];
	fma.rn.ftz.f32 	%f520, %f519, %f518, %f517;
	ld.shared.f32 	%f521, [%r11+320];
	ld.shared.f32 	%f522, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+532];
	fma.rn.ftz.f32 	%f523, %f522, %f521, %f520;
	ld.shared.f32 	%f524, [%r11+384];
	ld.shared.f32 	%f525, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+536];
	fma.rn.ftz.f32 	%f526, %f525, %f524, %f523;
	ld.shared.f32 	%f527, [%r11+448];
	ld.shared.f32 	%f528, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+540];
	fma.rn.ftz.f32 	%f529, %f528, %f527, %f526;
	ld.shared.f32 	%f530, [%r11+512];
	ld.shared.f32 	%f531, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+544];
	fma.rn.ftz.f32 	%f532, %f531, %f530, %f529;
	ld.shared.f32 	%f533, [%r11+576];
	ld.shared.f32 	%f534, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+548];
	fma.rn.ftz.f32 	%f535, %f534, %f533, %f532;
	ld.shared.f32 	%f536, [%r11+640];
	ld.shared.f32 	%f537, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+552];
	fma.rn.ftz.f32 	%f538, %f537, %f536, %f535;
	ld.shared.f32 	%f539, [%r11+704];
	ld.shared.f32 	%f540, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+556];
	fma.rn.ftz.f32 	%f541, %f540, %f539, %f538;
	ld.shared.f32 	%f542, [%r11+768];
	ld.shared.f32 	%f543, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+560];
	fma.rn.ftz.f32 	%f544, %f543, %f542, %f541;
	ld.shared.f32 	%f545, [%r11+832];
	ld.shared.f32 	%f546, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+564];
	fma.rn.ftz.f32 	%f547, %f546, %f545, %f544;
	ld.shared.f32 	%f548, [%r11+896];
	ld.shared.f32 	%f549, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+568];
	fma.rn.ftz.f32 	%f550, %f549, %f548, %f547;
	ld.shared.f32 	%f551, [%r11+960];
	ld.shared.f32 	%f552, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+572];
	fma.rn.ftz.f32 	%f553, %f552, %f551, %f550;
	add.ftz.f32 	%f977, %f553, %f977;

$L__BB2_40:
	setp.ge.s32 	%p31, %r20, %r77;
	@%p31 bra 	$L__BB2_42;

	ld.shared.f32 	%f554, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+576];
	ld.shared.f32 	%f555, [%r11];
	fma.rn.ftz.f32 	%f556, %f554, %f555, 0f00000000;
	ld.shared.f32 	%f557, [%r11+64];
	ld.shared.f32 	%f558, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+580];
	fma.rn.ftz.f32 	%f559, %f558, %f557, %f556;
	ld.shared.f32 	%f560, [%r11+128];
	ld.shared.f32 	%f561, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+584];
	fma.rn.ftz.f32 	%f562, %f561, %f560, %f559;
	ld.shared.f32 	%f563, [%r11+192];
	ld.shared.f32 	%f564, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+588];
	fma.rn.ftz.f32 	%f565, %f564, %f563, %f562;
	ld.shared.f32 	%f566, [%r11+256];
	ld.shared.f32 	%f567, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+592];
	fma.rn.ftz.f32 	%f568, %f567, %f566, %f565;
	ld.shared.f32 	%f569, [%r11+320];
	ld.shared.f32 	%f570, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+596];
	fma.rn.ftz.f32 	%f571, %f570, %f569, %f568;
	ld.shared.f32 	%f572, [%r11+384];
	ld.shared.f32 	%f573, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+600];
	fma.rn.ftz.f32 	%f574, %f573, %f572, %f571;
	ld.shared.f32 	%f575, [%r11+448];
	ld.shared.f32 	%f576, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+604];
	fma.rn.ftz.f32 	%f577, %f576, %f575, %f574;
	ld.shared.f32 	%f578, [%r11+512];
	ld.shared.f32 	%f579, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+608];
	fma.rn.ftz.f32 	%f580, %f579, %f578, %f577;
	ld.shared.f32 	%f581, [%r11+576];
	ld.shared.f32 	%f582, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+612];
	fma.rn.ftz.f32 	%f583, %f582, %f581, %f580;
	ld.shared.f32 	%f584, [%r11+640];
	ld.shared.f32 	%f585, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+616];
	fma.rn.ftz.f32 	%f586, %f585, %f584, %f583;
	ld.shared.f32 	%f587, [%r11+704];
	ld.shared.f32 	%f588, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+620];
	fma.rn.ftz.f32 	%f589, %f588, %f587, %f586;
	ld.shared.f32 	%f590, [%r11+768];
	ld.shared.f32 	%f591, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+624];
	fma.rn.ftz.f32 	%f592, %f591, %f590, %f589;
	ld.shared.f32 	%f593, [%r11+832];
	ld.shared.f32 	%f594, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+628];
	fma.rn.ftz.f32 	%f595, %f594, %f593, %f592;
	ld.shared.f32 	%f596, [%r11+896];
	ld.shared.f32 	%f597, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+632];
	fma.rn.ftz.f32 	%f598, %f597, %f596, %f595;
	ld.shared.f32 	%f599, [%r11+960];
	ld.shared.f32 	%f600, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+636];
	fma.rn.ftz.f32 	%f601, %f600, %f599, %f598;
	add.ftz.f32 	%f976, %f601, %f976;

$L__BB2_42:
	setp.ge.s32 	%p32, %r21, %r77;
	@%p32 bra 	$L__BB2_44;

	ld.shared.f32 	%f602, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+640];
	ld.shared.f32 	%f603, [%r11];
	fma.rn.ftz.f32 	%f604, %f602, %f603, 0f00000000;
	ld.shared.f32 	%f605, [%r11+64];
	ld.shared.f32 	%f606, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+644];
	fma.rn.ftz.f32 	%f607, %f606, %f605, %f604;
	ld.shared.f32 	%f608, [%r11+128];
	ld.shared.f32 	%f609, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+648];
	fma.rn.ftz.f32 	%f610, %f609, %f608, %f607;
	ld.shared.f32 	%f611, [%r11+192];
	ld.shared.f32 	%f612, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+652];
	fma.rn.ftz.f32 	%f613, %f612, %f611, %f610;
	ld.shared.f32 	%f614, [%r11+256];
	ld.shared.f32 	%f615, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+656];
	fma.rn.ftz.f32 	%f616, %f615, %f614, %f613;
	ld.shared.f32 	%f617, [%r11+320];
	ld.shared.f32 	%f618, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+660];
	fma.rn.ftz.f32 	%f619, %f618, %f617, %f616;
	ld.shared.f32 	%f620, [%r11+384];
	ld.shared.f32 	%f621, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+664];
	fma.rn.ftz.f32 	%f622, %f621, %f620, %f619;
	ld.shared.f32 	%f623, [%r11+448];
	ld.shared.f32 	%f624, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+668];
	fma.rn.ftz.f32 	%f625, %f624, %f623, %f622;
	ld.shared.f32 	%f626, [%r11+512];
	ld.shared.f32 	%f627, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+672];
	fma.rn.ftz.f32 	%f628, %f627, %f626, %f625;
	ld.shared.f32 	%f629, [%r11+576];
	ld.shared.f32 	%f630, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+676];
	fma.rn.ftz.f32 	%f631, %f630, %f629, %f628;
	ld.shared.f32 	%f632, [%r11+640];
	ld.shared.f32 	%f633, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+680];
	fma.rn.ftz.f32 	%f634, %f633, %f632, %f631;
	ld.shared.f32 	%f635, [%r11+704];
	ld.shared.f32 	%f636, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+684];
	fma.rn.ftz.f32 	%f637, %f636, %f635, %f634;
	ld.shared.f32 	%f638, [%r11+768];
	ld.shared.f32 	%f639, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+688];
	fma.rn.ftz.f32 	%f640, %f639, %f638, %f637;
	ld.shared.f32 	%f641, [%r11+832];
	ld.shared.f32 	%f642, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+692];
	fma.rn.ftz.f32 	%f643, %f642, %f641, %f640;
	ld.shared.f32 	%f644, [%r11+896];
	ld.shared.f32 	%f645, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+696];
	fma.rn.ftz.f32 	%f646, %f645, %f644, %f643;
	ld.shared.f32 	%f647, [%r11+960];
	ld.shared.f32 	%f648, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+700];
	fma.rn.ftz.f32 	%f649, %f648, %f647, %f646;
	add.ftz.f32 	%f975, %f649, %f975;

$L__BB2_44:
	setp.ge.s32 	%p33, %r22, %r77;
	@%p33 bra 	$L__BB2_46;

	ld.shared.f32 	%f650, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+704];
	ld.shared.f32 	%f651, [%r11];
	fma.rn.ftz.f32 	%f652, %f650, %f651, 0f00000000;
	ld.shared.f32 	%f653, [%r11+64];
	ld.shared.f32 	%f654, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+708];
	fma.rn.ftz.f32 	%f655, %f654, %f653, %f652;
	ld.shared.f32 	%f656, [%r11+128];
	ld.shared.f32 	%f657, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+712];
	fma.rn.ftz.f32 	%f658, %f657, %f656, %f655;
	ld.shared.f32 	%f659, [%r11+192];
	ld.shared.f32 	%f660, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+716];
	fma.rn.ftz.f32 	%f661, %f660, %f659, %f658;
	ld.shared.f32 	%f662, [%r11+256];
	ld.shared.f32 	%f663, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+720];
	fma.rn.ftz.f32 	%f664, %f663, %f662, %f661;
	ld.shared.f32 	%f665, [%r11+320];
	ld.shared.f32 	%f666, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+724];
	fma.rn.ftz.f32 	%f667, %f666, %f665, %f664;
	ld.shared.f32 	%f668, [%r11+384];
	ld.shared.f32 	%f669, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+728];
	fma.rn.ftz.f32 	%f670, %f669, %f668, %f667;
	ld.shared.f32 	%f671, [%r11+448];
	ld.shared.f32 	%f672, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+732];
	fma.rn.ftz.f32 	%f673, %f672, %f671, %f670;
	ld.shared.f32 	%f674, [%r11+512];
	ld.shared.f32 	%f675, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+736];
	fma.rn.ftz.f32 	%f676, %f675, %f674, %f673;
	ld.shared.f32 	%f677, [%r11+576];
	ld.shared.f32 	%f678, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+740];
	fma.rn.ftz.f32 	%f679, %f678, %f677, %f676;
	ld.shared.f32 	%f680, [%r11+640];
	ld.shared.f32 	%f681, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+744];
	fma.rn.ftz.f32 	%f682, %f681, %f680, %f679;
	ld.shared.f32 	%f683, [%r11+704];
	ld.shared.f32 	%f684, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+748];
	fma.rn.ftz.f32 	%f685, %f684, %f683, %f682;
	ld.shared.f32 	%f686, [%r11+768];
	ld.shared.f32 	%f687, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+752];
	fma.rn.ftz.f32 	%f688, %f687, %f686, %f685;
	ld.shared.f32 	%f689, [%r11+832];
	ld.shared.f32 	%f690, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+756];
	fma.rn.ftz.f32 	%f691, %f690, %f689, %f688;
	ld.shared.f32 	%f692, [%r11+896];
	ld.shared.f32 	%f693, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+760];
	fma.rn.ftz.f32 	%f694, %f693, %f692, %f691;
	ld.shared.f32 	%f695, [%r11+960];
	ld.shared.f32 	%f696, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+764];
	fma.rn.ftz.f32 	%f697, %f696, %f695, %f694;
	add.ftz.f32 	%f974, %f697, %f974;

$L__BB2_46:
	setp.ge.s32 	%p34, %r23, %r77;
	@%p34 bra 	$L__BB2_48;

	ld.shared.f32 	%f698, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+768];
	ld.shared.f32 	%f699, [%r11];
	fma.rn.ftz.f32 	%f700, %f698, %f699, 0f00000000;
	ld.shared.f32 	%f701, [%r11+64];
	ld.shared.f32 	%f702, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+772];
	fma.rn.ftz.f32 	%f703, %f702, %f701, %f700;
	ld.shared.f32 	%f704, [%r11+128];
	ld.shared.f32 	%f705, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+776];
	fma.rn.ftz.f32 	%f706, %f705, %f704, %f703;
	ld.shared.f32 	%f707, [%r11+192];
	ld.shared.f32 	%f708, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+780];
	fma.rn.ftz.f32 	%f709, %f708, %f707, %f706;
	ld.shared.f32 	%f710, [%r11+256];
	ld.shared.f32 	%f711, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+784];
	fma.rn.ftz.f32 	%f712, %f711, %f710, %f709;
	ld.shared.f32 	%f713, [%r11+320];
	ld.shared.f32 	%f714, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+788];
	fma.rn.ftz.f32 	%f715, %f714, %f713, %f712;
	ld.shared.f32 	%f716, [%r11+384];
	ld.shared.f32 	%f717, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+792];
	fma.rn.ftz.f32 	%f718, %f717, %f716, %f715;
	ld.shared.f32 	%f719, [%r11+448];
	ld.shared.f32 	%f720, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+796];
	fma.rn.ftz.f32 	%f721, %f720, %f719, %f718;
	ld.shared.f32 	%f722, [%r11+512];
	ld.shared.f32 	%f723, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+800];
	fma.rn.ftz.f32 	%f724, %f723, %f722, %f721;
	ld.shared.f32 	%f725, [%r11+576];
	ld.shared.f32 	%f726, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+804];
	fma.rn.ftz.f32 	%f727, %f726, %f725, %f724;
	ld.shared.f32 	%f728, [%r11+640];
	ld.shared.f32 	%f729, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+808];
	fma.rn.ftz.f32 	%f730, %f729, %f728, %f727;
	ld.shared.f32 	%f731, [%r11+704];
	ld.shared.f32 	%f732, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+812];
	fma.rn.ftz.f32 	%f733, %f732, %f731, %f730;
	ld.shared.f32 	%f734, [%r11+768];
	ld.shared.f32 	%f735, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+816];
	fma.rn.ftz.f32 	%f736, %f735, %f734, %f733;
	ld.shared.f32 	%f737, [%r11+832];
	ld.shared.f32 	%f738, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+820];
	fma.rn.ftz.f32 	%f739, %f738, %f737, %f736;
	ld.shared.f32 	%f740, [%r11+896];
	ld.shared.f32 	%f741, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+824];
	fma.rn.ftz.f32 	%f742, %f741, %f740, %f739;
	ld.shared.f32 	%f743, [%r11+960];
	ld.shared.f32 	%f744, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+828];
	fma.rn.ftz.f32 	%f745, %f744, %f743, %f742;
	add.ftz.f32 	%f973, %f745, %f973;

$L__BB2_48:
	setp.ge.s32 	%p35, %r24, %r77;
	@%p35 bra 	$L__BB2_50;

	ld.shared.f32 	%f746, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+832];
	ld.shared.f32 	%f747, [%r11];
	fma.rn.ftz.f32 	%f748, %f746, %f747, 0f00000000;
	ld.shared.f32 	%f749, [%r11+64];
	ld.shared.f32 	%f750, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+836];
	fma.rn.ftz.f32 	%f751, %f750, %f749, %f748;
	ld.shared.f32 	%f752, [%r11+128];
	ld.shared.f32 	%f753, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+840];
	fma.rn.ftz.f32 	%f754, %f753, %f752, %f751;
	ld.shared.f32 	%f755, [%r11+192];
	ld.shared.f32 	%f756, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+844];
	fma.rn.ftz.f32 	%f757, %f756, %f755, %f754;
	ld.shared.f32 	%f758, [%r11+256];
	ld.shared.f32 	%f759, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+848];
	fma.rn.ftz.f32 	%f760, %f759, %f758, %f757;
	ld.shared.f32 	%f761, [%r11+320];
	ld.shared.f32 	%f762, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+852];
	fma.rn.ftz.f32 	%f763, %f762, %f761, %f760;
	ld.shared.f32 	%f764, [%r11+384];
	ld.shared.f32 	%f765, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+856];
	fma.rn.ftz.f32 	%f766, %f765, %f764, %f763;
	ld.shared.f32 	%f767, [%r11+448];
	ld.shared.f32 	%f768, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+860];
	fma.rn.ftz.f32 	%f769, %f768, %f767, %f766;
	ld.shared.f32 	%f770, [%r11+512];
	ld.shared.f32 	%f771, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+864];
	fma.rn.ftz.f32 	%f772, %f771, %f770, %f769;
	ld.shared.f32 	%f773, [%r11+576];
	ld.shared.f32 	%f774, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+868];
	fma.rn.ftz.f32 	%f775, %f774, %f773, %f772;
	ld.shared.f32 	%f776, [%r11+640];
	ld.shared.f32 	%f777, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+872];
	fma.rn.ftz.f32 	%f778, %f777, %f776, %f775;
	ld.shared.f32 	%f779, [%r11+704];
	ld.shared.f32 	%f780, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+876];
	fma.rn.ftz.f32 	%f781, %f780, %f779, %f778;
	ld.shared.f32 	%f782, [%r11+768];
	ld.shared.f32 	%f783, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+880];
	fma.rn.ftz.f32 	%f784, %f783, %f782, %f781;
	ld.shared.f32 	%f785, [%r11+832];
	ld.shared.f32 	%f786, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+884];
	fma.rn.ftz.f32 	%f787, %f786, %f785, %f784;
	ld.shared.f32 	%f788, [%r11+896];
	ld.shared.f32 	%f789, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+888];
	fma.rn.ftz.f32 	%f790, %f789, %f788, %f787;
	ld.shared.f32 	%f791, [%r11+960];
	ld.shared.f32 	%f792, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+892];
	fma.rn.ftz.f32 	%f793, %f792, %f791, %f790;
	add.ftz.f32 	%f972, %f793, %f972;

$L__BB2_50:
	setp.ge.s32 	%p36, %r25, %r77;
	@%p36 bra 	$L__BB2_52;

	ld.shared.f32 	%f794, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+896];
	ld.shared.f32 	%f795, [%r11];
	fma.rn.ftz.f32 	%f796, %f794, %f795, 0f00000000;
	ld.shared.f32 	%f797, [%r11+64];
	ld.shared.f32 	%f798, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+900];
	fma.rn.ftz.f32 	%f799, %f798, %f797, %f796;
	ld.shared.f32 	%f800, [%r11+128];
	ld.shared.f32 	%f801, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+904];
	fma.rn.ftz.f32 	%f802, %f801, %f800, %f799;
	ld.shared.f32 	%f803, [%r11+192];
	ld.shared.f32 	%f804, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+908];
	fma.rn.ftz.f32 	%f805, %f804, %f803, %f802;
	ld.shared.f32 	%f806, [%r11+256];
	ld.shared.f32 	%f807, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+912];
	fma.rn.ftz.f32 	%f808, %f807, %f806, %f805;
	ld.shared.f32 	%f809, [%r11+320];
	ld.shared.f32 	%f810, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+916];
	fma.rn.ftz.f32 	%f811, %f810, %f809, %f808;
	ld.shared.f32 	%f812, [%r11+384];
	ld.shared.f32 	%f813, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+920];
	fma.rn.ftz.f32 	%f814, %f813, %f812, %f811;
	ld.shared.f32 	%f815, [%r11+448];
	ld.shared.f32 	%f816, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+924];
	fma.rn.ftz.f32 	%f817, %f816, %f815, %f814;
	ld.shared.f32 	%f818, [%r11+512];
	ld.shared.f32 	%f819, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+928];
	fma.rn.ftz.f32 	%f820, %f819, %f818, %f817;
	ld.shared.f32 	%f821, [%r11+576];
	ld.shared.f32 	%f822, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+932];
	fma.rn.ftz.f32 	%f823, %f822, %f821, %f820;
	ld.shared.f32 	%f824, [%r11+640];
	ld.shared.f32 	%f825, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+936];
	fma.rn.ftz.f32 	%f826, %f825, %f824, %f823;
	ld.shared.f32 	%f827, [%r11+704];
	ld.shared.f32 	%f828, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+940];
	fma.rn.ftz.f32 	%f829, %f828, %f827, %f826;
	ld.shared.f32 	%f830, [%r11+768];
	ld.shared.f32 	%f831, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+944];
	fma.rn.ftz.f32 	%f832, %f831, %f830, %f829;
	ld.shared.f32 	%f833, [%r11+832];
	ld.shared.f32 	%f834, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+948];
	fma.rn.ftz.f32 	%f835, %f834, %f833, %f832;
	ld.shared.f32 	%f836, [%r11+896];
	ld.shared.f32 	%f837, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+952];
	fma.rn.ftz.f32 	%f838, %f837, %f836, %f835;
	ld.shared.f32 	%f839, [%r11+960];
	ld.shared.f32 	%f840, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+956];
	fma.rn.ftz.f32 	%f841, %f840, %f839, %f838;
	add.ftz.f32 	%f971, %f841, %f971;

$L__BB2_52:
	setp.ge.s32 	%p37, %r26, %r77;
	@%p37 bra 	$L__BB2_54;

	ld.shared.f32 	%f842, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+960];
	ld.shared.f32 	%f843, [%r11];
	fma.rn.ftz.f32 	%f844, %f842, %f843, 0f00000000;
	ld.shared.f32 	%f845, [%r11+64];
	ld.shared.f32 	%f846, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+964];
	fma.rn.ftz.f32 	%f847, %f846, %f845, %f844;
	ld.shared.f32 	%f848, [%r11+128];
	ld.shared.f32 	%f849, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+968];
	fma.rn.ftz.f32 	%f850, %f849, %f848, %f847;
	ld.shared.f32 	%f851, [%r11+192];
	ld.shared.f32 	%f852, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+972];
	fma.rn.ftz.f32 	%f853, %f852, %f851, %f850;
	ld.shared.f32 	%f854, [%r11+256];
	ld.shared.f32 	%f855, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+976];
	fma.rn.ftz.f32 	%f856, %f855, %f854, %f853;
	ld.shared.f32 	%f857, [%r11+320];
	ld.shared.f32 	%f858, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+980];
	fma.rn.ftz.f32 	%f859, %f858, %f857, %f856;
	ld.shared.f32 	%f860, [%r11+384];
	ld.shared.f32 	%f861, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+984];
	fma.rn.ftz.f32 	%f862, %f861, %f860, %f859;
	ld.shared.f32 	%f863, [%r11+448];
	ld.shared.f32 	%f864, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+988];
	fma.rn.ftz.f32 	%f865, %f864, %f863, %f862;
	ld.shared.f32 	%f866, [%r11+512];
	ld.shared.f32 	%f867, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+992];
	fma.rn.ftz.f32 	%f868, %f867, %f866, %f865;
	ld.shared.f32 	%f869, [%r11+576];
	ld.shared.f32 	%f870, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+996];
	fma.rn.ftz.f32 	%f871, %f870, %f869, %f868;
	ld.shared.f32 	%f872, [%r11+640];
	ld.shared.f32 	%f873, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+1000];
	fma.rn.ftz.f32 	%f874, %f873, %f872, %f871;
	ld.shared.f32 	%f875, [%r11+704];
	ld.shared.f32 	%f876, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+1004];
	fma.rn.ftz.f32 	%f877, %f876, %f875, %f874;
	ld.shared.f32 	%f878, [%r11+768];
	ld.shared.f32 	%f879, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+1008];
	fma.rn.ftz.f32 	%f880, %f879, %f878, %f877;
	ld.shared.f32 	%f881, [%r11+832];
	ld.shared.f32 	%f882, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+1012];
	fma.rn.ftz.f32 	%f883, %f882, %f881, %f880;
	ld.shared.f32 	%f884, [%r11+896];
	ld.shared.f32 	%f885, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+1016];
	fma.rn.ftz.f32 	%f886, %f885, %f884, %f883;
	ld.shared.f32 	%f887, [%r11+960];
	ld.shared.f32 	%f888, [_ZZ24marlin_gemm_int4_zp_bf16E10smem_input+1020];
	fma.rn.ftz.f32 	%f889, %f888, %f887, %f886;
	add.ftz.f32 	%f938, %f889, %f938;

$L__BB2_54:
	bar.sync 	0;
	add.s32 	%r207, %r207, 16;
	setp.lt.s32 	%p38, %r207, %r79;
	@%p38 bra 	$L__BB2_5;
	bra.uni 	$L__BB2_55;

$L__BB2_3:
	mov.f32 	%f938, 0f00000000;
	mov.f32 	%f971, %f938;
	mov.f32 	%f972, %f938;
	mov.f32 	%f973, %f938;
	mov.f32 	%f974, %f938;
	mov.f32 	%f975, %f938;
	mov.f32 	%f976, %f938;
	mov.f32 	%f977, %f938;
	mov.f32 	%f978, %f938;
	mov.f32 	%f979, %f938;
	mov.f32 	%f980, %f938;
	mov.f32 	%f981, %f938;
	mov.f32 	%f982, %f938;
	mov.f32 	%f983, %f938;
	mov.f32 	%f984, %f938;
	mov.f32 	%f985, %f938;

$L__BB2_55:
	shr.s32 	%r205, %r3, 31;
	shr.u32 	%r204, %r205, 28;
	add.s32 	%r203, %r3, %r204;
	and.b32  	%r202, %r203, -16;
	sub.s32 	%r201, %r3, %r202;
	add.s32 	%r46, %r1, %r201;
	setp.ge.s32 	%p39, %r46, %r78;
	@%p39 bra 	$L__BB2_121;

	ld.param.u64 	%rd91, [marlin_gemm_int4_zp_bf16_param_15];
	ld.param.u32 	%r200, [marlin_gemm_int4_zp_bf16_param_11];
	setp.ne.s32 	%p40, %r200, 0;
	setp.ne.s64 	%p41, %rd91, 0;
	and.pred  	%p42, %p40, %p41;
	@%p42 bra 	$L__BB2_89;
	bra.uni 	$L__BB2_57;

$L__BB2_89:
	ld.param.u64 	%rd92, [marlin_gemm_int4_zp_bf16_param_15];
	cvta.to.global.u64 	%rd57, %rd92;
	mul.wide.s32 	%rd58, %r46, 2;
	add.s64 	%rd6, %rd57, %rd58;
	setp.ge.s32 	%p59, %r2, %r77;
	@%p59 bra 	$L__BB2_91;

	ld.global.nc.u16 	%rs20, [%rd6];
	// begin inline asm
	{ mov.b32 %f906, {0,%rs20};}

	// end inline asm
	add.ftz.f32 	%f907, %f985, %f906;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs21, %f907;}

	// end inline asm
	mad.lo.s32 	%r184, %r2, %r78, %r46;
	mul.wide.s32 	%rd59, %r184, 2;
	add.s64 	%rd60, %rd3, %rd59;
	st.global.u16 	[%rd60], %rs21;

$L__BB2_91:
	add.s32 	%r62, %r2, 1;
	setp.ge.s32 	%p60, %r62, %r77;
	@%p60 bra 	$L__BB2_93;

	ld.global.nc.u16 	%rs22, [%rd6];
	// begin inline asm
	{ mov.b32 %f908, {0,%rs22};}

	// end inline asm
	add.ftz.f32 	%f909, %f984, %f908;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs23, %f909;}

	// end inline asm
	mad.lo.s32 	%r185, %r62, %r78, %r46;
	mul.wide.s32 	%rd61, %r185, 2;
	add.s64 	%rd62, %rd3, %rd61;
	st.global.u16 	[%rd62], %rs23;

$L__BB2_93:
	add.s32 	%r63, %r2, 2;
	setp.ge.s32 	%p61, %r63, %r77;
	@%p61 bra 	$L__BB2_95;

	ld.global.nc.u16 	%rs24, [%rd6];
	// begin inline asm
	{ mov.b32 %f910, {0,%rs24};}

	// end inline asm
	add.ftz.f32 	%f911, %f983, %f910;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs25, %f911;}

	// end inline asm
	mad.lo.s32 	%r186, %r63, %r78, %r46;
	mul.wide.s32 	%rd63, %r186, 2;
	add.s64 	%rd64, %rd3, %rd63;
	st.global.u16 	[%rd64], %rs25;

$L__BB2_95:
	add.s32 	%r64, %r2, 3;
	setp.ge.s32 	%p62, %r64, %r77;
	@%p62 bra 	$L__BB2_97;

	ld.global.nc.u16 	%rs26, [%rd6];
	// begin inline asm
	{ mov.b32 %f912, {0,%rs26};}

	// end inline asm
	add.ftz.f32 	%f913, %f982, %f912;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs27, %f913;}

	// end inline asm
	mad.lo.s32 	%r187, %r64, %r78, %r46;
	mul.wide.s32 	%rd65, %r187, 2;
	add.s64 	%rd66, %rd3, %rd65;
	st.global.u16 	[%rd66], %rs27;

$L__BB2_97:
	add.s32 	%r65, %r2, 4;
	setp.ge.s32 	%p63, %r65, %r77;
	@%p63 bra 	$L__BB2_99;

	ld.global.nc.u16 	%rs28, [%rd6];
	// begin inline asm
	{ mov.b32 %f914, {0,%rs28};}

	// end inline asm
	add.ftz.f32 	%f915, %f981, %f914;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs29, %f915;}

	// end inline asm
	mad.lo.s32 	%r188, %r65, %r78, %r46;
	mul.wide.s32 	%rd67, %r188, 2;
	add.s64 	%rd68, %rd3, %rd67;
	st.global.u16 	[%rd68], %rs29;

$L__BB2_99:
	add.s32 	%r66, %r2, 5;
	setp.ge.s32 	%p64, %r66, %r77;
	@%p64 bra 	$L__BB2_101;

	ld.global.nc.u16 	%rs30, [%rd6];
	// begin inline asm
	{ mov.b32 %f916, {0,%rs30};}

	// end inline asm
	add.ftz.f32 	%f917, %f980, %f916;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs31, %f917;}

	// end inline asm
	mad.lo.s32 	%r189, %r66, %r78, %r46;
	mul.wide.s32 	%rd69, %r189, 2;
	add.s64 	%rd70, %rd3, %rd69;
	st.global.u16 	[%rd70], %rs31;

$L__BB2_101:
	add.s32 	%r67, %r2, 6;
	setp.ge.s32 	%p65, %r67, %r77;
	@%p65 bra 	$L__BB2_103;

	ld.global.nc.u16 	%rs32, [%rd6];
	// begin inline asm
	{ mov.b32 %f918, {0,%rs32};}

	// end inline asm
	add.ftz.f32 	%f919, %f979, %f918;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs33, %f919;}

	// end inline asm
	mad.lo.s32 	%r190, %r67, %r78, %r46;
	mul.wide.s32 	%rd71, %r190, 2;
	add.s64 	%rd72, %rd3, %rd71;
	st.global.u16 	[%rd72], %rs33;

$L__BB2_103:
	add.s32 	%r68, %r2, 7;
	setp.ge.s32 	%p66, %r68, %r77;
	@%p66 bra 	$L__BB2_105;

	ld.global.nc.u16 	%rs34, [%rd6];
	// begin inline asm
	{ mov.b32 %f920, {0,%rs34};}

	// end inline asm
	add.ftz.f32 	%f921, %f978, %f920;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs35, %f921;}

	// end inline asm
	mad.lo.s32 	%r191, %r68, %r78, %r46;
	mul.wide.s32 	%rd73, %r191, 2;
	add.s64 	%rd74, %rd3, %rd73;
	st.global.u16 	[%rd74], %rs35;

$L__BB2_105:
	add.s32 	%r69, %r2, 8;
	setp.ge.s32 	%p67, %r69, %r77;
	@%p67 bra 	$L__BB2_107;

	ld.global.nc.u16 	%rs36, [%rd6];
	// begin inline asm
	{ mov.b32 %f922, {0,%rs36};}

	// end inline asm
	add.ftz.f32 	%f923, %f977, %f922;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs37, %f923;}

	// end inline asm
	mad.lo.s32 	%r192, %r69, %r78, %r46;
	mul.wide.s32 	%rd75, %r192, 2;
	add.s64 	%rd76, %rd3, %rd75;
	st.global.u16 	[%rd76], %rs37;

$L__BB2_107:
	add.s32 	%r70, %r2, 9;
	setp.ge.s32 	%p68, %r70, %r77;
	@%p68 bra 	$L__BB2_109;

	ld.global.nc.u16 	%rs38, [%rd6];
	// begin inline asm
	{ mov.b32 %f924, {0,%rs38};}

	// end inline asm
	add.ftz.f32 	%f925, %f976, %f924;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs39, %f925;}

	// end inline asm
	mad.lo.s32 	%r193, %r70, %r78, %r46;
	mul.wide.s32 	%rd77, %r193, 2;
	add.s64 	%rd78, %rd3, %rd77;
	st.global.u16 	[%rd78], %rs39;

$L__BB2_109:
	add.s32 	%r71, %r2, 10;
	setp.ge.s32 	%p69, %r71, %r77;
	@%p69 bra 	$L__BB2_111;

	ld.global.nc.u16 	%rs40, [%rd6];
	// begin inline asm
	{ mov.b32 %f926, {0,%rs40};}

	// end inline asm
	add.ftz.f32 	%f927, %f975, %f926;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs41, %f927;}

	// end inline asm
	mad.lo.s32 	%r194, %r71, %r78, %r46;
	mul.wide.s32 	%rd79, %r194, 2;
	add.s64 	%rd80, %rd3, %rd79;
	st.global.u16 	[%rd80], %rs41;

$L__BB2_111:
	add.s32 	%r72, %r2, 11;
	setp.ge.s32 	%p70, %r72, %r77;
	@%p70 bra 	$L__BB2_113;

	ld.global.nc.u16 	%rs42, [%rd6];
	// begin inline asm
	{ mov.b32 %f928, {0,%rs42};}

	// end inline asm
	add.ftz.f32 	%f929, %f974, %f928;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs43, %f929;}

	// end inline asm
	mad.lo.s32 	%r195, %r72, %r78, %r46;
	mul.wide.s32 	%rd81, %r195, 2;
	add.s64 	%rd82, %rd3, %rd81;
	st.global.u16 	[%rd82], %rs43;

$L__BB2_113:
	add.s32 	%r73, %r2, 12;
	setp.ge.s32 	%p71, %r73, %r77;
	@%p71 bra 	$L__BB2_115;

	ld.global.nc.u16 	%rs44, [%rd6];
	// begin inline asm
	{ mov.b32 %f930, {0,%rs44};}

	// end inline asm
	add.ftz.f32 	%f931, %f973, %f930;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs45, %f931;}

	// end inline asm
	mad.lo.s32 	%r196, %r73, %r78, %r46;
	mul.wide.s32 	%rd83, %r196, 2;
	add.s64 	%rd84, %rd3, %rd83;
	st.global.u16 	[%rd84], %rs45;

$L__BB2_115:
	add.s32 	%r74, %r2, 13;
	setp.ge.s32 	%p72, %r74, %r77;
	@%p72 bra 	$L__BB2_117;

	ld.global.nc.u16 	%rs46, [%rd6];
	// begin inline asm
	{ mov.b32 %f932, {0,%rs46};}

	// end inline asm
	add.ftz.f32 	%f933, %f972, %f932;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs47, %f933;}

	// end inline asm
	mad.lo.s32 	%r197, %r74, %r78, %r46;
	mul.wide.s32 	%rd85, %r197, 2;
	add.s64 	%rd86, %rd3, %rd85;
	st.global.u16 	[%rd86], %rs47;

$L__BB2_117:
	add.s32 	%r75, %r2, 14;
	setp.ge.s32 	%p73, %r75, %r77;
	@%p73 bra 	$L__BB2_119;

	ld.global.nc.u16 	%rs48, [%rd6];
	// begin inline asm
	{ mov.b32 %f934, {0,%rs48};}

	// end inline asm
	add.ftz.f32 	%f935, %f971, %f934;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs49, %f935;}

	// end inline asm
	mad.lo.s32 	%r198, %r75, %r78, %r46;
	mul.wide.s32 	%rd87, %r198, 2;
	add.s64 	%rd88, %rd3, %rd87;
	st.global.u16 	[%rd88], %rs49;

$L__BB2_119:
	add.s32 	%r76, %r2, 15;
	setp.ge.s32 	%p74, %r76, %r77;
	@%p74 bra 	$L__BB2_121;

	ld.global.nc.u16 	%rs50, [%rd6];
	// begin inline asm
	{ mov.b32 %f936, {0,%rs50};}

	// end inline asm
	add.ftz.f32 	%f937, %f938, %f936;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs51, %f937;}

	// end inline asm
	mad.lo.s32 	%r199, %r76, %r78, %r46;
	mul.wide.s32 	%rd89, %r199, 2;
	add.s64 	%rd90, %rd3, %rd89;
	st.global.u16 	[%rd90], %rs51;
	bra.uni 	$L__BB2_121;

$L__BB2_57:
	setp.ge.s32 	%p43, %r2, %r77;
	@%p43 bra 	$L__BB2_59;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs4, %f985;}

	// end inline asm
	mad.lo.s32 	%r168, %r2, %r78, %r46;
	mul.wide.s32 	%rd25, %r168, 2;
	add.s64 	%rd26, %rd3, %rd25;
	st.global.u16 	[%rd26], %rs4;

$L__BB2_59:
	add.s32 	%r47, %r2, 1;
	setp.ge.s32 	%p44, %r47, %r77;
	@%p44 bra 	$L__BB2_61;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs5, %f984;}

	// end inline asm
	mad.lo.s32 	%r169, %r47, %r78, %r46;
	mul.wide.s32 	%rd27, %r169, 2;
	add.s64 	%rd28, %rd3, %rd27;
	st.global.u16 	[%rd28], %rs5;

$L__BB2_61:
	add.s32 	%r48, %r2, 2;
	setp.ge.s32 	%p45, %r48, %r77;
	@%p45 bra 	$L__BB2_63;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs6, %f983;}

	// end inline asm
	mad.lo.s32 	%r170, %r48, %r78, %r46;
	mul.wide.s32 	%rd29, %r170, 2;
	add.s64 	%rd30, %rd3, %rd29;
	st.global.u16 	[%rd30], %rs6;

$L__BB2_63:
	add.s32 	%r49, %r2, 3;
	setp.ge.s32 	%p46, %r49, %r77;
	@%p46 bra 	$L__BB2_65;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs7, %f982;}

	// end inline asm
	mad.lo.s32 	%r171, %r49, %r78, %r46;
	mul.wide.s32 	%rd31, %r171, 2;
	add.s64 	%rd32, %rd3, %rd31;
	st.global.u16 	[%rd32], %rs7;

$L__BB2_65:
	add.s32 	%r50, %r2, 4;
	setp.ge.s32 	%p47, %r50, %r77;
	@%p47 bra 	$L__BB2_67;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs8, %f981;}

	// end inline asm
	mad.lo.s32 	%r172, %r50, %r78, %r46;
	mul.wide.s32 	%rd33, %r172, 2;
	add.s64 	%rd34, %rd3, %rd33;
	st.global.u16 	[%rd34], %rs8;

$L__BB2_67:
	add.s32 	%r51, %r2, 5;
	setp.ge.s32 	%p48, %r51, %r77;
	@%p48 bra 	$L__BB2_69;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs9, %f980;}

	// end inline asm
	mad.lo.s32 	%r173, %r51, %r78, %r46;
	mul.wide.s32 	%rd35, %r173, 2;
	add.s64 	%rd36, %rd3, %rd35;
	st.global.u16 	[%rd36], %rs9;

$L__BB2_69:
	add.s32 	%r52, %r2, 6;
	setp.ge.s32 	%p49, %r52, %r77;
	@%p49 bra 	$L__BB2_71;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs10, %f979;}

	// end inline asm
	mad.lo.s32 	%r174, %r52, %r78, %r46;
	mul.wide.s32 	%rd37, %r174, 2;
	add.s64 	%rd38, %rd3, %rd37;
	st.global.u16 	[%rd38], %rs10;

$L__BB2_71:
	add.s32 	%r53, %r2, 7;
	setp.ge.s32 	%p50, %r53, %r77;
	@%p50 bra 	$L__BB2_73;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs11, %f978;}

	// end inline asm
	mad.lo.s32 	%r175, %r53, %r78, %r46;
	mul.wide.s32 	%rd39, %r175, 2;
	add.s64 	%rd40, %rd3, %rd39;
	st.global.u16 	[%rd40], %rs11;

$L__BB2_73:
	add.s32 	%r54, %r2, 8;
	setp.ge.s32 	%p51, %r54, %r77;
	@%p51 bra 	$L__BB2_75;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs12, %f977;}

	// end inline asm
	mad.lo.s32 	%r176, %r54, %r78, %r46;
	mul.wide.s32 	%rd41, %r176, 2;
	add.s64 	%rd42, %rd3, %rd41;
	st.global.u16 	[%rd42], %rs12;

$L__BB2_75:
	add.s32 	%r55, %r2, 9;
	setp.ge.s32 	%p52, %r55, %r77;
	@%p52 bra 	$L__BB2_77;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs13, %f976;}

	// end inline asm
	mad.lo.s32 	%r177, %r55, %r78, %r46;
	mul.wide.s32 	%rd43, %r177, 2;
	add.s64 	%rd44, %rd3, %rd43;
	st.global.u16 	[%rd44], %rs13;

$L__BB2_77:
	add.s32 	%r56, %r2, 10;
	setp.ge.s32 	%p53, %r56, %r77;
	@%p53 bra 	$L__BB2_79;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs14, %f975;}

	// end inline asm
	mad.lo.s32 	%r178, %r56, %r78, %r46;
	mul.wide.s32 	%rd45, %r178, 2;
	add.s64 	%rd46, %rd3, %rd45;
	st.global.u16 	[%rd46], %rs14;

$L__BB2_79:
	add.s32 	%r57, %r2, 11;
	setp.ge.s32 	%p54, %r57, %r77;
	@%p54 bra 	$L__BB2_81;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs15, %f974;}

	// end inline asm
	mad.lo.s32 	%r179, %r57, %r78, %r46;
	mul.wide.s32 	%rd47, %r179, 2;
	add.s64 	%rd48, %rd3, %rd47;
	st.global.u16 	[%rd48], %rs15;

$L__BB2_81:
	add.s32 	%r58, %r2, 12;
	setp.ge.s32 	%p55, %r58, %r77;
	@%p55 bra 	$L__BB2_83;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs16, %f973;}

	// end inline asm
	mad.lo.s32 	%r180, %r58, %r78, %r46;
	mul.wide.s32 	%rd49, %r180, 2;
	add.s64 	%rd50, %rd3, %rd49;
	st.global.u16 	[%rd50], %rs16;

$L__BB2_83:
	add.s32 	%r59, %r2, 13;
	setp.ge.s32 	%p56, %r59, %r77;
	@%p56 bra 	$L__BB2_85;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs17, %f972;}

	// end inline asm
	mad.lo.s32 	%r181, %r59, %r78, %r46;
	mul.wide.s32 	%rd51, %r181, 2;
	add.s64 	%rd52, %rd3, %rd51;
	st.global.u16 	[%rd52], %rs17;

$L__BB2_85:
	add.s32 	%r60, %r2, 14;
	setp.ge.s32 	%p57, %r60, %r77;
	@%p57 bra 	$L__BB2_87;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs18, %f971;}

	// end inline asm
	mad.lo.s32 	%r182, %r60, %r78, %r46;
	mul.wide.s32 	%rd53, %r182, 2;
	add.s64 	%rd54, %rd3, %rd53;
	st.global.u16 	[%rd54], %rs18;

$L__BB2_87:
	add.s32 	%r61, %r2, 15;
	setp.ge.s32 	%p58, %r61, %r77;
	@%p58 bra 	$L__BB2_121;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs19, %f938;}

	// end inline asm
	mad.lo.s32 	%r183, %r61, %r78, %r46;
	mul.wide.s32 	%rd55, %r183, 2;
	add.s64 	%rd56, %rd3, %rd55;
	st.global.u16 	[%rd56], %rs19;

$L__BB2_121:
	ret;

}
	// .globl	awq_marlin_repack_int4
.visible .entry awq_marlin_repack_int4(
	.param .u64 awq_marlin_repack_int4_param_0,
	.param .u64 awq_marlin_repack_int4_param_1,
	.param .u32 awq_marlin_repack_int4_param_2,
	.param .u32 awq_marlin_repack_int4_param_3
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<8>;


	ld.param.u64 	%rd1, [awq_marlin_repack_int4_param_0];
	ld.param.u64 	%rd2, [awq_marlin_repack_int4_param_1];
	ld.param.u32 	%r4, [awq_marlin_repack_int4_param_2];
	ld.param.u32 	%r3, [awq_marlin_repack_int4_param_3];
	mov.u32 	%r5, %ctaid.x;
	mov.u32 	%r6, %ntid.x;
	mov.u32 	%r7, %tid.x;
	mad.lo.s32 	%r1, %r5, %r6, %r7;
	mov.u32 	%r8, %ntid.y;
	mov.u32 	%r9, %ctaid.y;
	mov.u32 	%r10, %tid.y;
	mad.lo.s32 	%r2, %r9, %r8, %r10;
	setp.ge.s32 	%p1, %r2, %r4;
	setp.ge.s32 	%p2, %r1, %r3;
	or.pred  	%p3, %p1, %p2;
	@%p3 bra 	$L__BB3_2;

	cvta.to.global.u64 	%rd3, %rd2;
	mad.lo.s32 	%r11, %r2, %r3, %r1;
	mul.wide.s32 	%rd4, %r11, 4;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.nc.u32 	%r12, [%rd5];
	shr.u32 	%r13, %r12, 12;
	and.b32  	%r14, %r13, 240;
	shl.b32 	%r15, %r12, 4;
	and.b32  	%r16, %r15, 3840;
	shr.u32 	%r17, %r12, 8;
	and.b32  	%r18, %r17, 61440;
	shl.b32 	%r19, %r12, 8;
	and.b32  	%r20, %r19, 983040;
	shr.u32 	%r21, %r12, 4;
	and.b32  	%r22, %r21, 15728640;
	shl.b32 	%r23, %r12, 12;
	and.b32  	%r24, %r23, 251658240;
	and.b32  	%r25, %r12, -268435441;
	or.b32  	%r26, %r25, %r14;
	or.b32  	%r27, %r26, %r16;
	or.b32  	%r28, %r27, %r18;
	or.b32  	%r29, %r28, %r20;
	or.b32  	%r30, %r29, %r22;
	or.b32  	%r31, %r30, %r24;
	cvta.to.global.u64 	%rd6, %rd1;
	add.s64 	%rd7, %rd6, %rd4;
	st.global.u32 	[%rd7], %r31;

$L__BB3_2:
	ret;

}
	// .globl	marlin_gemm_fp8_bf16
.visible .entry marlin_gemm_fp8_bf16(
	.param .u64 marlin_gemm_fp8_bf16_param_0,
	.param .u64 marlin_gemm_fp8_bf16_param_1,
	.param .u64 marlin_gemm_fp8_bf16_param_2,
	.param .u64 marlin_gemm_fp8_bf16_param_3,
	.param .u32 marlin_gemm_fp8_bf16_param_4,
	.param .u32 marlin_gemm_fp8_bf16_param_5,
	.param .u32 marlin_gemm_fp8_bf16_param_6,
	.param .u32 marlin_gemm_fp8_bf16_param_7,
	.param .u64 marlin_gemm_fp8_bf16_param_8
)
{
	.reg .pred 	%p<78>;
	.reg .b16 	%rs<55>;
	.reg .f32 	%f<1026>;
	.reg .b32 	%r<158>;
	.reg .b64 	%rd<85>;
	// demoted variable
	.shared .align 4 .b8 _ZZ20marlin_gemm_fp8_bf16E10smem_input[1024];
	// demoted variable
	.shared .align 4 .b8 _ZZ20marlin_gemm_fp8_bf16E11smem_weight[1024];

	ld.param.u64 	%rd10, [marlin_gemm_fp8_bf16_param_0];
	ld.param.u64 	%rd6, [marlin_gemm_fp8_bf16_param_1];
	ld.param.u64 	%rd7, [marlin_gemm_fp8_bf16_param_2];
	ld.param.u64 	%rd8, [marlin_gemm_fp8_bf16_param_3];
	ld.param.u32 	%r70, [marlin_gemm_fp8_bf16_param_4];
	ld.param.u32 	%r71, [marlin_gemm_fp8_bf16_param_5];
	ld.param.u32 	%r72, [marlin_gemm_fp8_bf16_param_6];
	cvta.to.global.u64 	%rd1, %rd10;
	mov.u32 	%r74, %ctaid.x;
	shl.b32 	%r1, %r74, 4;
	mov.u32 	%r75, %ctaid.y;
	shl.b32 	%r2, %r75, 4;
	mov.u32 	%r3, %tid.x;
	shr.s32 	%r76, %r3, 31;
	shr.u32 	%r77, %r76, 28;
	add.s32 	%r78, %r3, %r77;
	and.b32  	%r79, %r78, -16;
	sub.s32 	%r4, %r3, %r79;
	setp.gt.s32 	%p1, %r72, 0;
	@%p1 bra 	$L__BB4_2;
	bra.uni 	$L__BB4_1;

$L__BB4_2:
	mov.u32 	%r5, %ntid.x;
	add.s32 	%r6, %r1, %r4;
	shl.b32 	%r81, %r4, 2;
	mov.u32 	%r82, _ZZ20marlin_gemm_fp8_bf16E11smem_weight;
	add.s32 	%r7, %r82, %r81;
	add.s32 	%r8, %r2, 1;
	add.s32 	%r9, %r2, 2;
	add.s32 	%r10, %r2, 3;
	add.s32 	%r11, %r2, 4;
	add.s32 	%r12, %r2, 5;
	add.s32 	%r13, %r2, 6;
	add.s32 	%r14, %r2, 7;
	add.s32 	%r15, %r2, 8;
	add.s32 	%r16, %r2, 9;
	add.s32 	%r17, %r2, 10;
	add.s32 	%r18, %r2, 11;
	add.s32 	%r19, %r2, 12;
	add.s32 	%r20, %r2, 13;
	add.s32 	%r21, %r2, 14;
	add.s32 	%r22, %r2, 15;
	cvta.to.global.u64 	%rd2, %rd7;
	cvta.to.global.u64 	%rd3, %rd6;
	cvta.to.global.u64 	%rd4, %rd8;
	mov.u32 	%r155, 0;
	mov.f32 	%f994, 0f00000000;
	mov.f32 	%f995, %f994;
	mov.f32 	%f996, %f994;
	mov.f32 	%f997, %f994;
	mov.f32 	%f998, %f994;
	mov.f32 	%f999, %f994;
	mov.f32 	%f1000, %f994;
	mov.f32 	%f1001, %f994;
	mov.f32 	%f1002, %f994;
	mov.f32 	%f1003, %f994;
	mov.f32 	%f1004, %f994;
	mov.f32 	%f1005, %f994;
	mov.f32 	%f1006, %f994;
	mov.f32 	%f1007, %f994;
	mov.f32 	%f1008, %f994;
	mov.f32 	%f1009, %f994;

$L__BB4_3:
	setp.gt.s32 	%p2, %r3, 255;
	@%p2 bra 	$L__BB4_8;

	mov.u32 	%r156, %r3;

$L__BB4_5:
	shr.s32 	%r83, %r156, 31;
	shr.u32 	%r84, %r83, 28;
	add.s32 	%r85, %r156, %r84;
	shr.s32 	%r25, %r85, 4;
	add.s32 	%r26, %r25, %r2;
	and.b32  	%r86, %r85, -16;
	sub.s32 	%r27, %r156, %r86;
	add.s32 	%r28, %r27, %r155;
	setp.ge.s32 	%p3, %r26, %r70;
	setp.ge.s32 	%p4, %r28, %r72;
	mov.f32 	%f977, 0f00000000;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB4_7;

	mad.lo.s32 	%r87, %r26, %r72, %r28;
	mul.wide.s32 	%rd11, %r87, 2;
	add.s64 	%rd12, %rd3, %rd11;
	ld.global.nc.u16 	%rs3, [%rd12];
	// begin inline asm
	{ mov.b32 %f977, {0,%rs3};}

	// end inline asm

$L__BB4_7:
	shl.b32 	%r88, %r25, 6;
	mov.u32 	%r89, _ZZ20marlin_gemm_fp8_bf16E10smem_input;
	add.s32 	%r90, %r89, %r88;
	shl.b32 	%r91, %r27, 2;
	add.s32 	%r92, %r90, %r91;
	st.shared.f32 	[%r92], %f977;
	add.s32 	%r156, %r156, %r5;
	setp.lt.s32 	%p6, %r156, 256;
	@%p6 bra 	$L__BB4_5;

$L__BB4_8:
	@%p2 bra 	$L__BB4_24;

	mov.u32 	%r157, %r3;

$L__BB4_10:
	shr.s32 	%r93, %r157, 31;
	shr.u32 	%r94, %r93, 28;
	add.s32 	%r95, %r157, %r94;
	shr.s32 	%r96, %r95, 4;
	add.s32 	%r31, %r96, %r155;
	and.b32  	%r97, %r95, -16;
	sub.s32 	%r98, %r157, %r97;
	add.s32 	%r32, %r98, %r1;
	setp.lt.s32 	%p8, %r31, %r72;
	setp.lt.s32 	%p9, %r32, %r71;
	and.pred  	%p10, %p8, %p9;
	shl.b32 	%r99, %r96, 6;
	add.s32 	%r101, %r82, %r99;
	shl.b32 	%r102, %r98, 2;
	add.s32 	%r33, %r101, %r102;
	@%p10 bra 	$L__BB4_12;
	bra.uni 	$L__BB4_11;

$L__BB4_12:
	mad.lo.s32 	%r104, %r32, %r72, %r31;
	cvt.s64.s32 	%rd13, %r104;
	add.s64 	%rd14, %rd2, %rd13;
	ld.global.nc.u8 	%rs4, [%rd14];
	cvt.s16.s8 	%rs1, %rs4;
	shr.u16 	%rs5, %rs4, 3;
	and.b16  	%rs2, %rs5, 15;
	cvt.u32.u16 	%r34, %rs2;
	setp.eq.s16 	%p11, %rs2, 15;
	mov.f32 	%f978, 0f7FC00000;
	@%p11 bra 	$L__BB4_22;

	and.b16  	%rs6, %rs1, 7;
	cvt.rn.f32.u16 	%f19, %rs6;
	setp.eq.s16 	%p12, %rs2, 0;
	@%p12 bra 	$L__BB4_21;

	fma.rn.ftz.f32 	%f20, %f19, 0f3E000000, 0f3F800000;
	abs.ftz.f32 	%f21, %f20;
	setp.eq.ftz.f32 	%p13, %f21, 0f00000000;
	setp.eq.ftz.f32 	%p14, %f21, 0f7F800000;
	or.pred  	%p15, %p13, %p14;
	add.s32 	%r35, %r34, -7;
	setp.eq.s32 	%p16, %r35, 0;
	or.pred  	%p17, %p16, %p15;
	@%p17 bra 	$L__BB4_20;
	bra.uni 	$L__BB4_15;

$L__BB4_20:
	setp.gt.ftz.f32 	%p21, %f21, 0f00000000;
	add.ftz.f32 	%f140, %f20, %f20;
	selp.f32 	%f978, %f20, %f140, %p21;
	bra.uni 	$L__BB4_22;

$L__BB4_11:
	mov.u32 	%r103, 0;
	st.shared.u32 	[%r33], %r103;
	bra.uni 	$L__BB4_23;

$L__BB4_21:
	mul.ftz.f32 	%f978, %f19, 0f3B000000;
	bra.uni 	$L__BB4_22;

$L__BB4_15:
	mov.u32 	%r105, 7;
	sub.s32 	%r106, %r105, %r34;
	setp.lt.u16 	%p18, %rs2, 7;
	selp.b32 	%r36, %r106, %r35, %p18;
	setp.lt.s32 	%p19, %r36, 126;
	@%p19 bra 	$L__BB4_19;
	bra.uni 	$L__BB4_16;

$L__BB4_19:
	cvt.rn.f32.s32 	%f138, %r35;
	ex2.approx.ftz.f32 	%f139, %f138;
	mul.ftz.f32 	%f978, %f20, %f139;
	bra.uni 	$L__BB4_22;

$L__BB4_16:
	setp.lt.s32 	%p20, %r36, 252;
	@%p20 bra 	$L__BB4_18;
	bra.uni 	$L__BB4_17;

$L__BB4_18:
	shr.u32 	%r112, %r35, 31;
	add.s32 	%r113, %r35, %r112;
	shr.s32 	%r114, %r113, 1;
	sub.s32 	%r115, %r35, %r114;
	cvt.rn.f32.s32 	%f133, %r114;
	ex2.approx.ftz.f32 	%f134, %f133;
	mul.ftz.f32 	%f135, %f20, %f134;
	cvt.rn.f32.s32 	%f136, %r115;
	ex2.approx.ftz.f32 	%f137, %f136;
	mul.ftz.f32 	%f978, %f135, %f137;
	bra.uni 	$L__BB4_22;

$L__BB4_17:
	shr.s32 	%r107, %r35, 31;
	shr.u32 	%r108, %r107, 30;
	add.s32 	%r109, %r35, %r108;
	shr.s32 	%r110, %r109, 2;
	cvt.rn.f32.s32 	%f126, %r110;
	ex2.approx.ftz.f32 	%f127, %f126;
	mad.lo.s32 	%r111, %r110, -3, %r35;
	mul.ftz.f32 	%f128, %f20, %f127;
	mul.ftz.f32 	%f129, %f127, %f128;
	mul.ftz.f32 	%f130, %f127, %f129;
	cvt.rn.f32.s32 	%f131, %r111;
	ex2.approx.ftz.f32 	%f132, %f131;
	mul.ftz.f32 	%f978, %f132, %f130;

$L__BB4_22:
	neg.ftz.f32 	%f141, %f978;
	setp.lt.s16 	%p22, %rs1, 0;
	selp.f32 	%f142, %f141, %f978, %p22;
	mul.wide.s32 	%rd15, %r32, 4;
	add.s64 	%rd16, %rd4, %rd15;
	ld.global.nc.f32 	%f143, [%rd16];
	mul.ftz.f32 	%f144, %f142, %f143;
	st.shared.f32 	[%r33], %f144;

$L__BB4_23:
	add.s32 	%r157, %r157, %r5;
	setp.lt.s32 	%p23, %r157, 256;
	@%p23 bra 	$L__BB4_10;

$L__BB4_24:
	setp.ge.s32 	%p24, %r6, %r71;
	bar.sync 	0;
	@%p24 bra 	$L__BB4_57;

	setp.ge.s32 	%p25, %r2, %r70;
	@%p25 bra 	$L__BB4_27;

	ld.shared.f32 	%f145, [_ZZ20marlin_gemm_fp8_bf16E10smem_input];
	ld.shared.f32 	%f146, [%r7];
	fma.rn.ftz.f32 	%f147, %f145, %f146, 0f00000000;
	ld.shared.f32 	%f148, [%r7+64];
	ld.shared.f32 	%f149, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+4];
	fma.rn.ftz.f32 	%f150, %f149, %f148, %f147;
	ld.shared.f32 	%f151, [%r7+128];
	ld.shared.f32 	%f152, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+8];
	fma.rn.ftz.f32 	%f153, %f152, %f151, %f150;
	ld.shared.f32 	%f154, [%r7+192];
	ld.shared.f32 	%f155, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+12];
	fma.rn.ftz.f32 	%f156, %f155, %f154, %f153;
	ld.shared.f32 	%f157, [%r7+256];
	ld.shared.f32 	%f158, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+16];
	fma.rn.ftz.f32 	%f159, %f158, %f157, %f156;
	ld.shared.f32 	%f160, [%r7+320];
	ld.shared.f32 	%f161, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+20];
	fma.rn.ftz.f32 	%f162, %f161, %f160, %f159;
	ld.shared.f32 	%f163, [%r7+384];
	ld.shared.f32 	%f164, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+24];
	fma.rn.ftz.f32 	%f165, %f164, %f163, %f162;
	ld.shared.f32 	%f166, [%r7+448];
	ld.shared.f32 	%f167, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+28];
	fma.rn.ftz.f32 	%f168, %f167, %f166, %f165;
	ld.shared.f32 	%f169, [%r7+512];
	ld.shared.f32 	%f170, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+32];
	fma.rn.ftz.f32 	%f171, %f170, %f169, %f168;
	ld.shared.f32 	%f172, [%r7+576];
	ld.shared.f32 	%f173, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+36];
	fma.rn.ftz.f32 	%f174, %f173, %f172, %f171;
	ld.shared.f32 	%f175, [%r7+640];
	ld.shared.f32 	%f176, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+40];
	fma.rn.ftz.f32 	%f177, %f176, %f175, %f174;
	ld.shared.f32 	%f178, [%r7+704];
	ld.shared.f32 	%f179, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+44];
	fma.rn.ftz.f32 	%f180, %f179, %f178, %f177;
	ld.shared.f32 	%f181, [%r7+768];
	ld.shared.f32 	%f182, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+48];
	fma.rn.ftz.f32 	%f183, %f182, %f181, %f180;
	ld.shared.f32 	%f184, [%r7+832];
	ld.shared.f32 	%f185, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+52];
	fma.rn.ftz.f32 	%f186, %f185, %f184, %f183;
	ld.shared.f32 	%f187, [%r7+896];
	ld.shared.f32 	%f188, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+56];
	fma.rn.ftz.f32 	%f189, %f188, %f187, %f186;
	ld.shared.f32 	%f190, [%r7+960];
	ld.shared.f32 	%f191, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+60];
	fma.rn.ftz.f32 	%f192, %f191, %f190, %f189;
	add.ftz.f32 	%f1009, %f192, %f1009;

$L__BB4_27:
	setp.ge.s32 	%p26, %r8, %r70;
	@%p26 bra 	$L__BB4_29;

	ld.shared.f32 	%f193, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+64];
	ld.shared.f32 	%f194, [%r7];
	fma.rn.ftz.f32 	%f195, %f193, %f194, 0f00000000;
	ld.shared.f32 	%f196, [%r7+64];
	ld.shared.f32 	%f197, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+68];
	fma.rn.ftz.f32 	%f198, %f197, %f196, %f195;
	ld.shared.f32 	%f199, [%r7+128];
	ld.shared.f32 	%f200, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+72];
	fma.rn.ftz.f32 	%f201, %f200, %f199, %f198;
	ld.shared.f32 	%f202, [%r7+192];
	ld.shared.f32 	%f203, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+76];
	fma.rn.ftz.f32 	%f204, %f203, %f202, %f201;
	ld.shared.f32 	%f205, [%r7+256];
	ld.shared.f32 	%f206, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+80];
	fma.rn.ftz.f32 	%f207, %f206, %f205, %f204;
	ld.shared.f32 	%f208, [%r7+320];
	ld.shared.f32 	%f209, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+84];
	fma.rn.ftz.f32 	%f210, %f209, %f208, %f207;
	ld.shared.f32 	%f211, [%r7+384];
	ld.shared.f32 	%f212, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+88];
	fma.rn.ftz.f32 	%f213, %f212, %f211, %f210;
	ld.shared.f32 	%f214, [%r7+448];
	ld.shared.f32 	%f215, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+92];
	fma.rn.ftz.f32 	%f216, %f215, %f214, %f213;
	ld.shared.f32 	%f217, [%r7+512];
	ld.shared.f32 	%f218, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+96];
	fma.rn.ftz.f32 	%f219, %f218, %f217, %f216;
	ld.shared.f32 	%f220, [%r7+576];
	ld.shared.f32 	%f221, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+100];
	fma.rn.ftz.f32 	%f222, %f221, %f220, %f219;
	ld.shared.f32 	%f223, [%r7+640];
	ld.shared.f32 	%f224, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+104];
	fma.rn.ftz.f32 	%f225, %f224, %f223, %f222;
	ld.shared.f32 	%f226, [%r7+704];
	ld.shared.f32 	%f227, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+108];
	fma.rn.ftz.f32 	%f228, %f227, %f226, %f225;
	ld.shared.f32 	%f229, [%r7+768];
	ld.shared.f32 	%f230, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+112];
	fma.rn.ftz.f32 	%f231, %f230, %f229, %f228;
	ld.shared.f32 	%f232, [%r7+832];
	ld.shared.f32 	%f233, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+116];
	fma.rn.ftz.f32 	%f234, %f233, %f232, %f231;
	ld.shared.f32 	%f235, [%r7+896];
	ld.shared.f32 	%f236, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+120];
	fma.rn.ftz.f32 	%f237, %f236, %f235, %f234;
	ld.shared.f32 	%f238, [%r7+960];
	ld.shared.f32 	%f239, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+124];
	fma.rn.ftz.f32 	%f240, %f239, %f238, %f237;
	add.ftz.f32 	%f1008, %f240, %f1008;

$L__BB4_29:
	setp.ge.s32 	%p27, %r9, %r70;
	@%p27 bra 	$L__BB4_31;

	ld.shared.f32 	%f241, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+128];
	ld.shared.f32 	%f242, [%r7];
	fma.rn.ftz.f32 	%f243, %f241, %f242, 0f00000000;
	ld.shared.f32 	%f244, [%r7+64];
	ld.shared.f32 	%f245, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+132];
	fma.rn.ftz.f32 	%f246, %f245, %f244, %f243;
	ld.shared.f32 	%f247, [%r7+128];
	ld.shared.f32 	%f248, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+136];
	fma.rn.ftz.f32 	%f249, %f248, %f247, %f246;
	ld.shared.f32 	%f250, [%r7+192];
	ld.shared.f32 	%f251, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+140];
	fma.rn.ftz.f32 	%f252, %f251, %f250, %f249;
	ld.shared.f32 	%f253, [%r7+256];
	ld.shared.f32 	%f254, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+144];
	fma.rn.ftz.f32 	%f255, %f254, %f253, %f252;
	ld.shared.f32 	%f256, [%r7+320];
	ld.shared.f32 	%f257, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+148];
	fma.rn.ftz.f32 	%f258, %f257, %f256, %f255;
	ld.shared.f32 	%f259, [%r7+384];
	ld.shared.f32 	%f260, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+152];
	fma.rn.ftz.f32 	%f261, %f260, %f259, %f258;
	ld.shared.f32 	%f262, [%r7+448];
	ld.shared.f32 	%f263, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+156];
	fma.rn.ftz.f32 	%f264, %f263, %f262, %f261;
	ld.shared.f32 	%f265, [%r7+512];
	ld.shared.f32 	%f266, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+160];
	fma.rn.ftz.f32 	%f267, %f266, %f265, %f264;
	ld.shared.f32 	%f268, [%r7+576];
	ld.shared.f32 	%f269, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+164];
	fma.rn.ftz.f32 	%f270, %f269, %f268, %f267;
	ld.shared.f32 	%f271, [%r7+640];
	ld.shared.f32 	%f272, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+168];
	fma.rn.ftz.f32 	%f273, %f272, %f271, %f270;
	ld.shared.f32 	%f274, [%r7+704];
	ld.shared.f32 	%f275, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+172];
	fma.rn.ftz.f32 	%f276, %f275, %f274, %f273;
	ld.shared.f32 	%f277, [%r7+768];
	ld.shared.f32 	%f278, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+176];
	fma.rn.ftz.f32 	%f279, %f278, %f277, %f276;
	ld.shared.f32 	%f280, [%r7+832];
	ld.shared.f32 	%f281, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+180];
	fma.rn.ftz.f32 	%f282, %f281, %f280, %f279;
	ld.shared.f32 	%f283, [%r7+896];
	ld.shared.f32 	%f284, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+184];
	fma.rn.ftz.f32 	%f285, %f284, %f283, %f282;
	ld.shared.f32 	%f286, [%r7+960];
	ld.shared.f32 	%f287, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+188];
	fma.rn.ftz.f32 	%f288, %f287, %f286, %f285;
	add.ftz.f32 	%f1007, %f288, %f1007;

$L__BB4_31:
	setp.ge.s32 	%p28, %r10, %r70;
	@%p28 bra 	$L__BB4_33;

	ld.shared.f32 	%f289, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+192];
	ld.shared.f32 	%f290, [%r7];
	fma.rn.ftz.f32 	%f291, %f289, %f290, 0f00000000;
	ld.shared.f32 	%f292, [%r7+64];
	ld.shared.f32 	%f293, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+196];
	fma.rn.ftz.f32 	%f294, %f293, %f292, %f291;
	ld.shared.f32 	%f295, [%r7+128];
	ld.shared.f32 	%f296, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+200];
	fma.rn.ftz.f32 	%f297, %f296, %f295, %f294;
	ld.shared.f32 	%f298, [%r7+192];
	ld.shared.f32 	%f299, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+204];
	fma.rn.ftz.f32 	%f300, %f299, %f298, %f297;
	ld.shared.f32 	%f301, [%r7+256];
	ld.shared.f32 	%f302, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+208];
	fma.rn.ftz.f32 	%f303, %f302, %f301, %f300;
	ld.shared.f32 	%f304, [%r7+320];
	ld.shared.f32 	%f305, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+212];
	fma.rn.ftz.f32 	%f306, %f305, %f304, %f303;
	ld.shared.f32 	%f307, [%r7+384];
	ld.shared.f32 	%f308, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+216];
	fma.rn.ftz.f32 	%f309, %f308, %f307, %f306;
	ld.shared.f32 	%f310, [%r7+448];
	ld.shared.f32 	%f311, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+220];
	fma.rn.ftz.f32 	%f312, %f311, %f310, %f309;
	ld.shared.f32 	%f313, [%r7+512];
	ld.shared.f32 	%f314, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+224];
	fma.rn.ftz.f32 	%f315, %f314, %f313, %f312;
	ld.shared.f32 	%f316, [%r7+576];
	ld.shared.f32 	%f317, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+228];
	fma.rn.ftz.f32 	%f318, %f317, %f316, %f315;
	ld.shared.f32 	%f319, [%r7+640];
	ld.shared.f32 	%f320, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+232];
	fma.rn.ftz.f32 	%f321, %f320, %f319, %f318;
	ld.shared.f32 	%f322, [%r7+704];
	ld.shared.f32 	%f323, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+236];
	fma.rn.ftz.f32 	%f324, %f323, %f322, %f321;
	ld.shared.f32 	%f325, [%r7+768];
	ld.shared.f32 	%f326, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+240];
	fma.rn.ftz.f32 	%f327, %f326, %f325, %f324;
	ld.shared.f32 	%f328, [%r7+832];
	ld.shared.f32 	%f329, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+244];
	fma.rn.ftz.f32 	%f330, %f329, %f328, %f327;
	ld.shared.f32 	%f331, [%r7+896];
	ld.shared.f32 	%f332, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+248];
	fma.rn.ftz.f32 	%f333, %f332, %f331, %f330;
	ld.shared.f32 	%f334, [%r7+960];
	ld.shared.f32 	%f335, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+252];
	fma.rn.ftz.f32 	%f336, %f335, %f334, %f333;
	add.ftz.f32 	%f1006, %f336, %f1006;

$L__BB4_33:
	setp.ge.s32 	%p29, %r11, %r70;
	@%p29 bra 	$L__BB4_35;

	ld.shared.f32 	%f337, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+256];
	ld.shared.f32 	%f338, [%r7];
	fma.rn.ftz.f32 	%f339, %f337, %f338, 0f00000000;
	ld.shared.f32 	%f340, [%r7+64];
	ld.shared.f32 	%f341, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+260];
	fma.rn.ftz.f32 	%f342, %f341, %f340, %f339;
	ld.shared.f32 	%f343, [%r7+128];
	ld.shared.f32 	%f344, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+264];
	fma.rn.ftz.f32 	%f345, %f344, %f343, %f342;
	ld.shared.f32 	%f346, [%r7+192];
	ld.shared.f32 	%f347, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+268];
	fma.rn.ftz.f32 	%f348, %f347, %f346, %f345;
	ld.shared.f32 	%f349, [%r7+256];
	ld.shared.f32 	%f350, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+272];
	fma.rn.ftz.f32 	%f351, %f350, %f349, %f348;
	ld.shared.f32 	%f352, [%r7+320];
	ld.shared.f32 	%f353, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+276];
	fma.rn.ftz.f32 	%f354, %f353, %f352, %f351;
	ld.shared.f32 	%f355, [%r7+384];
	ld.shared.f32 	%f356, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+280];
	fma.rn.ftz.f32 	%f357, %f356, %f355, %f354;
	ld.shared.f32 	%f358, [%r7+448];
	ld.shared.f32 	%f359, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+284];
	fma.rn.ftz.f32 	%f360, %f359, %f358, %f357;
	ld.shared.f32 	%f361, [%r7+512];
	ld.shared.f32 	%f362, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+288];
	fma.rn.ftz.f32 	%f363, %f362, %f361, %f360;
	ld.shared.f32 	%f364, [%r7+576];
	ld.shared.f32 	%f365, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+292];
	fma.rn.ftz.f32 	%f366, %f365, %f364, %f363;
	ld.shared.f32 	%f367, [%r7+640];
	ld.shared.f32 	%f368, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+296];
	fma.rn.ftz.f32 	%f369, %f368, %f367, %f366;
	ld.shared.f32 	%f370, [%r7+704];
	ld.shared.f32 	%f371, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+300];
	fma.rn.ftz.f32 	%f372, %f371, %f370, %f369;
	ld.shared.f32 	%f373, [%r7+768];
	ld.shared.f32 	%f374, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+304];
	fma.rn.ftz.f32 	%f375, %f374, %f373, %f372;
	ld.shared.f32 	%f376, [%r7+832];
	ld.shared.f32 	%f377, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+308];
	fma.rn.ftz.f32 	%f378, %f377, %f376, %f375;
	ld.shared.f32 	%f379, [%r7+896];
	ld.shared.f32 	%f380, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+312];
	fma.rn.ftz.f32 	%f381, %f380, %f379, %f378;
	ld.shared.f32 	%f382, [%r7+960];
	ld.shared.f32 	%f383, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+316];
	fma.rn.ftz.f32 	%f384, %f383, %f382, %f381;
	add.ftz.f32 	%f1005, %f384, %f1005;

$L__BB4_35:
	setp.ge.s32 	%p30, %r12, %r70;
	@%p30 bra 	$L__BB4_37;

	ld.shared.f32 	%f385, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+320];
	ld.shared.f32 	%f386, [%r7];
	fma.rn.ftz.f32 	%f387, %f385, %f386, 0f00000000;
	ld.shared.f32 	%f388, [%r7+64];
	ld.shared.f32 	%f389, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+324];
	fma.rn.ftz.f32 	%f390, %f389, %f388, %f387;
	ld.shared.f32 	%f391, [%r7+128];
	ld.shared.f32 	%f392, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+328];
	fma.rn.ftz.f32 	%f393, %f392, %f391, %f390;
	ld.shared.f32 	%f394, [%r7+192];
	ld.shared.f32 	%f395, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+332];
	fma.rn.ftz.f32 	%f396, %f395, %f394, %f393;
	ld.shared.f32 	%f397, [%r7+256];
	ld.shared.f32 	%f398, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+336];
	fma.rn.ftz.f32 	%f399, %f398, %f397, %f396;
	ld.shared.f32 	%f400, [%r7+320];
	ld.shared.f32 	%f401, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+340];
	fma.rn.ftz.f32 	%f402, %f401, %f400, %f399;
	ld.shared.f32 	%f403, [%r7+384];
	ld.shared.f32 	%f404, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+344];
	fma.rn.ftz.f32 	%f405, %f404, %f403, %f402;
	ld.shared.f32 	%f406, [%r7+448];
	ld.shared.f32 	%f407, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+348];
	fma.rn.ftz.f32 	%f408, %f407, %f406, %f405;
	ld.shared.f32 	%f409, [%r7+512];
	ld.shared.f32 	%f410, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+352];
	fma.rn.ftz.f32 	%f411, %f410, %f409, %f408;
	ld.shared.f32 	%f412, [%r7+576];
	ld.shared.f32 	%f413, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+356];
	fma.rn.ftz.f32 	%f414, %f413, %f412, %f411;
	ld.shared.f32 	%f415, [%r7+640];
	ld.shared.f32 	%f416, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+360];
	fma.rn.ftz.f32 	%f417, %f416, %f415, %f414;
	ld.shared.f32 	%f418, [%r7+704];
	ld.shared.f32 	%f419, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+364];
	fma.rn.ftz.f32 	%f420, %f419, %f418, %f417;
	ld.shared.f32 	%f421, [%r7+768];
	ld.shared.f32 	%f422, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+368];
	fma.rn.ftz.f32 	%f423, %f422, %f421, %f420;
	ld.shared.f32 	%f424, [%r7+832];
	ld.shared.f32 	%f425, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+372];
	fma.rn.ftz.f32 	%f426, %f425, %f424, %f423;
	ld.shared.f32 	%f427, [%r7+896];
	ld.shared.f32 	%f428, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+376];
	fma.rn.ftz.f32 	%f429, %f428, %f427, %f426;
	ld.shared.f32 	%f430, [%r7+960];
	ld.shared.f32 	%f431, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+380];
	fma.rn.ftz.f32 	%f432, %f431, %f430, %f429;
	add.ftz.f32 	%f1004, %f432, %f1004;

$L__BB4_37:
	setp.ge.s32 	%p31, %r13, %r70;
	@%p31 bra 	$L__BB4_39;

	ld.shared.f32 	%f433, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+384];
	ld.shared.f32 	%f434, [%r7];
	fma.rn.ftz.f32 	%f435, %f433, %f434, 0f00000000;
	ld.shared.f32 	%f436, [%r7+64];
	ld.shared.f32 	%f437, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+388];
	fma.rn.ftz.f32 	%f438, %f437, %f436, %f435;
	ld.shared.f32 	%f439, [%r7+128];
	ld.shared.f32 	%f440, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+392];
	fma.rn.ftz.f32 	%f441, %f440, %f439, %f438;
	ld.shared.f32 	%f442, [%r7+192];
	ld.shared.f32 	%f443, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+396];
	fma.rn.ftz.f32 	%f444, %f443, %f442, %f441;
	ld.shared.f32 	%f445, [%r7+256];
	ld.shared.f32 	%f446, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+400];
	fma.rn.ftz.f32 	%f447, %f446, %f445, %f444;
	ld.shared.f32 	%f448, [%r7+320];
	ld.shared.f32 	%f449, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+404];
	fma.rn.ftz.f32 	%f450, %f449, %f448, %f447;
	ld.shared.f32 	%f451, [%r7+384];
	ld.shared.f32 	%f452, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+408];
	fma.rn.ftz.f32 	%f453, %f452, %f451, %f450;
	ld.shared.f32 	%f454, [%r7+448];
	ld.shared.f32 	%f455, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+412];
	fma.rn.ftz.f32 	%f456, %f455, %f454, %f453;
	ld.shared.f32 	%f457, [%r7+512];
	ld.shared.f32 	%f458, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+416];
	fma.rn.ftz.f32 	%f459, %f458, %f457, %f456;
	ld.shared.f32 	%f460, [%r7+576];
	ld.shared.f32 	%f461, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+420];
	fma.rn.ftz.f32 	%f462, %f461, %f460, %f459;
	ld.shared.f32 	%f463, [%r7+640];
	ld.shared.f32 	%f464, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+424];
	fma.rn.ftz.f32 	%f465, %f464, %f463, %f462;
	ld.shared.f32 	%f466, [%r7+704];
	ld.shared.f32 	%f467, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+428];
	fma.rn.ftz.f32 	%f468, %f467, %f466, %f465;
	ld.shared.f32 	%f469, [%r7+768];
	ld.shared.f32 	%f470, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+432];
	fma.rn.ftz.f32 	%f471, %f470, %f469, %f468;
	ld.shared.f32 	%f472, [%r7+832];
	ld.shared.f32 	%f473, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+436];
	fma.rn.ftz.f32 	%f474, %f473, %f472, %f471;
	ld.shared.f32 	%f475, [%r7+896];
	ld.shared.f32 	%f476, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+440];
	fma.rn.ftz.f32 	%f477, %f476, %f475, %f474;
	ld.shared.f32 	%f478, [%r7+960];
	ld.shared.f32 	%f479, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+444];
	fma.rn.ftz.f32 	%f480, %f479, %f478, %f477;
	add.ftz.f32 	%f1003, %f480, %f1003;

$L__BB4_39:
	setp.ge.s32 	%p32, %r14, %r70;
	@%p32 bra 	$L__BB4_41;

	ld.shared.f32 	%f481, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+448];
	ld.shared.f32 	%f482, [%r7];
	fma.rn.ftz.f32 	%f483, %f481, %f482, 0f00000000;
	ld.shared.f32 	%f484, [%r7+64];
	ld.shared.f32 	%f485, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+452];
	fma.rn.ftz.f32 	%f486, %f485, %f484, %f483;
	ld.shared.f32 	%f487, [%r7+128];
	ld.shared.f32 	%f488, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+456];
	fma.rn.ftz.f32 	%f489, %f488, %f487, %f486;
	ld.shared.f32 	%f490, [%r7+192];
	ld.shared.f32 	%f491, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+460];
	fma.rn.ftz.f32 	%f492, %f491, %f490, %f489;
	ld.shared.f32 	%f493, [%r7+256];
	ld.shared.f32 	%f494, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+464];
	fma.rn.ftz.f32 	%f495, %f494, %f493, %f492;
	ld.shared.f32 	%f496, [%r7+320];
	ld.shared.f32 	%f497, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+468];
	fma.rn.ftz.f32 	%f498, %f497, %f496, %f495;
	ld.shared.f32 	%f499, [%r7+384];
	ld.shared.f32 	%f500, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+472];
	fma.rn.ftz.f32 	%f501, %f500, %f499, %f498;
	ld.shared.f32 	%f502, [%r7+448];
	ld.shared.f32 	%f503, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+476];
	fma.rn.ftz.f32 	%f504, %f503, %f502, %f501;
	ld.shared.f32 	%f505, [%r7+512];
	ld.shared.f32 	%f506, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+480];
	fma.rn.ftz.f32 	%f507, %f506, %f505, %f504;
	ld.shared.f32 	%f508, [%r7+576];
	ld.shared.f32 	%f509, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+484];
	fma.rn.ftz.f32 	%f510, %f509, %f508, %f507;
	ld.shared.f32 	%f511, [%r7+640];
	ld.shared.f32 	%f512, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+488];
	fma.rn.ftz.f32 	%f513, %f512, %f511, %f510;
	ld.shared.f32 	%f514, [%r7+704];
	ld.shared.f32 	%f515, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+492];
	fma.rn.ftz.f32 	%f516, %f515, %f514, %f513;
	ld.shared.f32 	%f517, [%r7+768];
	ld.shared.f32 	%f518, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+496];
	fma.rn.ftz.f32 	%f519, %f518, %f517, %f516;
	ld.shared.f32 	%f520, [%r7+832];
	ld.shared.f32 	%f521, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+500];
	fma.rn.ftz.f32 	%f522, %f521, %f520, %f519;
	ld.shared.f32 	%f523, [%r7+896];
	ld.shared.f32 	%f524, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+504];
	fma.rn.ftz.f32 	%f525, %f524, %f523, %f522;
	ld.shared.f32 	%f526, [%r7+960];
	ld.shared.f32 	%f527, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+508];
	fma.rn.ftz.f32 	%f528, %f527, %f526, %f525;
	add.ftz.f32 	%f1002, %f528, %f1002;

$L__BB4_41:
	setp.ge.s32 	%p33, %r15, %r70;
	@%p33 bra 	$L__BB4_43;

	ld.shared.f32 	%f529, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+512];
	ld.shared.f32 	%f530, [%r7];
	fma.rn.ftz.f32 	%f531, %f529, %f530, 0f00000000;
	ld.shared.f32 	%f532, [%r7+64];
	ld.shared.f32 	%f533, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+516];
	fma.rn.ftz.f32 	%f534, %f533, %f532, %f531;
	ld.shared.f32 	%f535, [%r7+128];
	ld.shared.f32 	%f536, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+520];
	fma.rn.ftz.f32 	%f537, %f536, %f535, %f534;
	ld.shared.f32 	%f538, [%r7+192];
	ld.shared.f32 	%f539, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+524];
	fma.rn.ftz.f32 	%f540, %f539, %f538, %f537;
	ld.shared.f32 	%f541, [%r7+256];
	ld.shared.f32 	%f542, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+528];
	fma.rn.ftz.f32 	%f543, %f542, %f541, %f540;
	ld.shared.f32 	%f544, [%r7+320];
	ld.shared.f32 	%f545, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+532];
	fma.rn.ftz.f32 	%f546, %f545, %f544, %f543;
	ld.shared.f32 	%f547, [%r7+384];
	ld.shared.f32 	%f548, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+536];
	fma.rn.ftz.f32 	%f549, %f548, %f547, %f546;
	ld.shared.f32 	%f550, [%r7+448];
	ld.shared.f32 	%f551, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+540];
	fma.rn.ftz.f32 	%f552, %f551, %f550, %f549;
	ld.shared.f32 	%f553, [%r7+512];
	ld.shared.f32 	%f554, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+544];
	fma.rn.ftz.f32 	%f555, %f554, %f553, %f552;
	ld.shared.f32 	%f556, [%r7+576];
	ld.shared.f32 	%f557, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+548];
	fma.rn.ftz.f32 	%f558, %f557, %f556, %f555;
	ld.shared.f32 	%f559, [%r7+640];
	ld.shared.f32 	%f560, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+552];
	fma.rn.ftz.f32 	%f561, %f560, %f559, %f558;
	ld.shared.f32 	%f562, [%r7+704];
	ld.shared.f32 	%f563, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+556];
	fma.rn.ftz.f32 	%f564, %f563, %f562, %f561;
	ld.shared.f32 	%f565, [%r7+768];
	ld.shared.f32 	%f566, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+560];
	fma.rn.ftz.f32 	%f567, %f566, %f565, %f564;
	ld.shared.f32 	%f568, [%r7+832];
	ld.shared.f32 	%f569, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+564];
	fma.rn.ftz.f32 	%f570, %f569, %f568, %f567;
	ld.shared.f32 	%f571, [%r7+896];
	ld.shared.f32 	%f572, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+568];
	fma.rn.ftz.f32 	%f573, %f572, %f571, %f570;
	ld.shared.f32 	%f574, [%r7+960];
	ld.shared.f32 	%f575, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+572];
	fma.rn.ftz.f32 	%f576, %f575, %f574, %f573;
	add.ftz.f32 	%f1001, %f576, %f1001;

$L__BB4_43:
	setp.ge.s32 	%p34, %r16, %r70;
	@%p34 bra 	$L__BB4_45;

	ld.shared.f32 	%f577, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+576];
	ld.shared.f32 	%f578, [%r7];
	fma.rn.ftz.f32 	%f579, %f577, %f578, 0f00000000;
	ld.shared.f32 	%f580, [%r7+64];
	ld.shared.f32 	%f581, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+580];
	fma.rn.ftz.f32 	%f582, %f581, %f580, %f579;
	ld.shared.f32 	%f583, [%r7+128];
	ld.shared.f32 	%f584, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+584];
	fma.rn.ftz.f32 	%f585, %f584, %f583, %f582;
	ld.shared.f32 	%f586, [%r7+192];
	ld.shared.f32 	%f587, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+588];
	fma.rn.ftz.f32 	%f588, %f587, %f586, %f585;
	ld.shared.f32 	%f589, [%r7+256];
	ld.shared.f32 	%f590, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+592];
	fma.rn.ftz.f32 	%f591, %f590, %f589, %f588;
	ld.shared.f32 	%f592, [%r7+320];
	ld.shared.f32 	%f593, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+596];
	fma.rn.ftz.f32 	%f594, %f593, %f592, %f591;
	ld.shared.f32 	%f595, [%r7+384];
	ld.shared.f32 	%f596, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+600];
	fma.rn.ftz.f32 	%f597, %f596, %f595, %f594;
	ld.shared.f32 	%f598, [%r7+448];
	ld.shared.f32 	%f599, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+604];
	fma.rn.ftz.f32 	%f600, %f599, %f598, %f597;
	ld.shared.f32 	%f601, [%r7+512];
	ld.shared.f32 	%f602, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+608];
	fma.rn.ftz.f32 	%f603, %f602, %f601, %f600;
	ld.shared.f32 	%f604, [%r7+576];
	ld.shared.f32 	%f605, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+612];
	fma.rn.ftz.f32 	%f606, %f605, %f604, %f603;
	ld.shared.f32 	%f607, [%r7+640];
	ld.shared.f32 	%f608, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+616];
	fma.rn.ftz.f32 	%f609, %f608, %f607, %f606;
	ld.shared.f32 	%f610, [%r7+704];
	ld.shared.f32 	%f611, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+620];
	fma.rn.ftz.f32 	%f612, %f611, %f610, %f609;
	ld.shared.f32 	%f613, [%r7+768];
	ld.shared.f32 	%f614, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+624];
	fma.rn.ftz.f32 	%f615, %f614, %f613, %f612;
	ld.shared.f32 	%f616, [%r7+832];
	ld.shared.f32 	%f617, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+628];
	fma.rn.ftz.f32 	%f618, %f617, %f616, %f615;
	ld.shared.f32 	%f619, [%r7+896];
	ld.shared.f32 	%f620, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+632];
	fma.rn.ftz.f32 	%f621, %f620, %f619, %f618;
	ld.shared.f32 	%f622, [%r7+960];
	ld.shared.f32 	%f623, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+636];
	fma.rn.ftz.f32 	%f624, %f623, %f622, %f621;
	add.ftz.f32 	%f1000, %f624, %f1000;

$L__BB4_45:
	setp.ge.s32 	%p35, %r17, %r70;
	@%p35 bra 	$L__BB4_47;

	ld.shared.f32 	%f625, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+640];
	ld.shared.f32 	%f626, [%r7];
	fma.rn.ftz.f32 	%f627, %f625, %f626, 0f00000000;
	ld.shared.f32 	%f628, [%r7+64];
	ld.shared.f32 	%f629, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+644];
	fma.rn.ftz.f32 	%f630, %f629, %f628, %f627;
	ld.shared.f32 	%f631, [%r7+128];
	ld.shared.f32 	%f632, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+648];
	fma.rn.ftz.f32 	%f633, %f632, %f631, %f630;
	ld.shared.f32 	%f634, [%r7+192];
	ld.shared.f32 	%f635, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+652];
	fma.rn.ftz.f32 	%f636, %f635, %f634, %f633;
	ld.shared.f32 	%f637, [%r7+256];
	ld.shared.f32 	%f638, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+656];
	fma.rn.ftz.f32 	%f639, %f638, %f637, %f636;
	ld.shared.f32 	%f640, [%r7+320];
	ld.shared.f32 	%f641, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+660];
	fma.rn.ftz.f32 	%f642, %f641, %f640, %f639;
	ld.shared.f32 	%f643, [%r7+384];
	ld.shared.f32 	%f644, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+664];
	fma.rn.ftz.f32 	%f645, %f644, %f643, %f642;
	ld.shared.f32 	%f646, [%r7+448];
	ld.shared.f32 	%f647, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+668];
	fma.rn.ftz.f32 	%f648, %f647, %f646, %f645;
	ld.shared.f32 	%f649, [%r7+512];
	ld.shared.f32 	%f650, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+672];
	fma.rn.ftz.f32 	%f651, %f650, %f649, %f648;
	ld.shared.f32 	%f652, [%r7+576];
	ld.shared.f32 	%f653, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+676];
	fma.rn.ftz.f32 	%f654, %f653, %f652, %f651;
	ld.shared.f32 	%f655, [%r7+640];
	ld.shared.f32 	%f656, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+680];
	fma.rn.ftz.f32 	%f657, %f656, %f655, %f654;
	ld.shared.f32 	%f658, [%r7+704];
	ld.shared.f32 	%f659, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+684];
	fma.rn.ftz.f32 	%f660, %f659, %f658, %f657;
	ld.shared.f32 	%f661, [%r7+768];
	ld.shared.f32 	%f662, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+688];
	fma.rn.ftz.f32 	%f663, %f662, %f661, %f660;
	ld.shared.f32 	%f664, [%r7+832];
	ld.shared.f32 	%f665, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+692];
	fma.rn.ftz.f32 	%f666, %f665, %f664, %f663;
	ld.shared.f32 	%f667, [%r7+896];
	ld.shared.f32 	%f668, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+696];
	fma.rn.ftz.f32 	%f669, %f668, %f667, %f666;
	ld.shared.f32 	%f670, [%r7+960];
	ld.shared.f32 	%f671, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+700];
	fma.rn.ftz.f32 	%f672, %f671, %f670, %f669;
	add.ftz.f32 	%f999, %f672, %f999;

$L__BB4_47:
	setp.ge.s32 	%p36, %r18, %r70;
	@%p36 bra 	$L__BB4_49;

	ld.shared.f32 	%f673, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+704];
	ld.shared.f32 	%f674, [%r7];
	fma.rn.ftz.f32 	%f675, %f673, %f674, 0f00000000;
	ld.shared.f32 	%f676, [%r7+64];
	ld.shared.f32 	%f677, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+708];
	fma.rn.ftz.f32 	%f678, %f677, %f676, %f675;
	ld.shared.f32 	%f679, [%r7+128];
	ld.shared.f32 	%f680, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+712];
	fma.rn.ftz.f32 	%f681, %f680, %f679, %f678;
	ld.shared.f32 	%f682, [%r7+192];
	ld.shared.f32 	%f683, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+716];
	fma.rn.ftz.f32 	%f684, %f683, %f682, %f681;
	ld.shared.f32 	%f685, [%r7+256];
	ld.shared.f32 	%f686, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+720];
	fma.rn.ftz.f32 	%f687, %f686, %f685, %f684;
	ld.shared.f32 	%f688, [%r7+320];
	ld.shared.f32 	%f689, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+724];
	fma.rn.ftz.f32 	%f690, %f689, %f688, %f687;
	ld.shared.f32 	%f691, [%r7+384];
	ld.shared.f32 	%f692, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+728];
	fma.rn.ftz.f32 	%f693, %f692, %f691, %f690;
	ld.shared.f32 	%f694, [%r7+448];
	ld.shared.f32 	%f695, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+732];
	fma.rn.ftz.f32 	%f696, %f695, %f694, %f693;
	ld.shared.f32 	%f697, [%r7+512];
	ld.shared.f32 	%f698, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+736];
	fma.rn.ftz.f32 	%f699, %f698, %f697, %f696;
	ld.shared.f32 	%f700, [%r7+576];
	ld.shared.f32 	%f701, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+740];
	fma.rn.ftz.f32 	%f702, %f701, %f700, %f699;
	ld.shared.f32 	%f703, [%r7+640];
	ld.shared.f32 	%f704, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+744];
	fma.rn.ftz.f32 	%f705, %f704, %f703, %f702;
	ld.shared.f32 	%f706, [%r7+704];
	ld.shared.f32 	%f707, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+748];
	fma.rn.ftz.f32 	%f708, %f707, %f706, %f705;
	ld.shared.f32 	%f709, [%r7+768];
	ld.shared.f32 	%f710, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+752];
	fma.rn.ftz.f32 	%f711, %f710, %f709, %f708;
	ld.shared.f32 	%f712, [%r7+832];
	ld.shared.f32 	%f713, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+756];
	fma.rn.ftz.f32 	%f714, %f713, %f712, %f711;
	ld.shared.f32 	%f715, [%r7+896];
	ld.shared.f32 	%f716, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+760];
	fma.rn.ftz.f32 	%f717, %f716, %f715, %f714;
	ld.shared.f32 	%f718, [%r7+960];
	ld.shared.f32 	%f719, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+764];
	fma.rn.ftz.f32 	%f720, %f719, %f718, %f717;
	add.ftz.f32 	%f998, %f720, %f998;

$L__BB4_49:
	setp.ge.s32 	%p37, %r19, %r70;
	@%p37 bra 	$L__BB4_51;

	ld.shared.f32 	%f721, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+768];
	ld.shared.f32 	%f722, [%r7];
	fma.rn.ftz.f32 	%f723, %f721, %f722, 0f00000000;
	ld.shared.f32 	%f724, [%r7+64];
	ld.shared.f32 	%f725, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+772];
	fma.rn.ftz.f32 	%f726, %f725, %f724, %f723;
	ld.shared.f32 	%f727, [%r7+128];
	ld.shared.f32 	%f728, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+776];
	fma.rn.ftz.f32 	%f729, %f728, %f727, %f726;
	ld.shared.f32 	%f730, [%r7+192];
	ld.shared.f32 	%f731, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+780];
	fma.rn.ftz.f32 	%f732, %f731, %f730, %f729;
	ld.shared.f32 	%f733, [%r7+256];
	ld.shared.f32 	%f734, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+784];
	fma.rn.ftz.f32 	%f735, %f734, %f733, %f732;
	ld.shared.f32 	%f736, [%r7+320];
	ld.shared.f32 	%f737, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+788];
	fma.rn.ftz.f32 	%f738, %f737, %f736, %f735;
	ld.shared.f32 	%f739, [%r7+384];
	ld.shared.f32 	%f740, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+792];
	fma.rn.ftz.f32 	%f741, %f740, %f739, %f738;
	ld.shared.f32 	%f742, [%r7+448];
	ld.shared.f32 	%f743, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+796];
	fma.rn.ftz.f32 	%f744, %f743, %f742, %f741;
	ld.shared.f32 	%f745, [%r7+512];
	ld.shared.f32 	%f746, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+800];
	fma.rn.ftz.f32 	%f747, %f746, %f745, %f744;
	ld.shared.f32 	%f748, [%r7+576];
	ld.shared.f32 	%f749, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+804];
	fma.rn.ftz.f32 	%f750, %f749, %f748, %f747;
	ld.shared.f32 	%f751, [%r7+640];
	ld.shared.f32 	%f752, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+808];
	fma.rn.ftz.f32 	%f753, %f752, %f751, %f750;
	ld.shared.f32 	%f754, [%r7+704];
	ld.shared.f32 	%f755, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+812];
	fma.rn.ftz.f32 	%f756, %f755, %f754, %f753;
	ld.shared.f32 	%f757, [%r7+768];
	ld.shared.f32 	%f758, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+816];
	fma.rn.ftz.f32 	%f759, %f758, %f757, %f756;
	ld.shared.f32 	%f760, [%r7+832];
	ld.shared.f32 	%f761, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+820];
	fma.rn.ftz.f32 	%f762, %f761, %f760, %f759;
	ld.shared.f32 	%f763, [%r7+896];
	ld.shared.f32 	%f764, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+824];
	fma.rn.ftz.f32 	%f765, %f764, %f763, %f762;
	ld.shared.f32 	%f766, [%r7+960];
	ld.shared.f32 	%f767, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+828];
	fma.rn.ftz.f32 	%f768, %f767, %f766, %f765;
	add.ftz.f32 	%f997, %f768, %f997;

$L__BB4_51:
	setp.ge.s32 	%p38, %r20, %r70;
	@%p38 bra 	$L__BB4_53;

	ld.shared.f32 	%f769, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+832];
	ld.shared.f32 	%f770, [%r7];
	fma.rn.ftz.f32 	%f771, %f769, %f770, 0f00000000;
	ld.shared.f32 	%f772, [%r7+64];
	ld.shared.f32 	%f773, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+836];
	fma.rn.ftz.f32 	%f774, %f773, %f772, %f771;
	ld.shared.f32 	%f775, [%r7+128];
	ld.shared.f32 	%f776, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+840];
	fma.rn.ftz.f32 	%f777, %f776, %f775, %f774;
	ld.shared.f32 	%f778, [%r7+192];
	ld.shared.f32 	%f779, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+844];
	fma.rn.ftz.f32 	%f780, %f779, %f778, %f777;
	ld.shared.f32 	%f781, [%r7+256];
	ld.shared.f32 	%f782, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+848];
	fma.rn.ftz.f32 	%f783, %f782, %f781, %f780;
	ld.shared.f32 	%f784, [%r7+320];
	ld.shared.f32 	%f785, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+852];
	fma.rn.ftz.f32 	%f786, %f785, %f784, %f783;
	ld.shared.f32 	%f787, [%r7+384];
	ld.shared.f32 	%f788, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+856];
	fma.rn.ftz.f32 	%f789, %f788, %f787, %f786;
	ld.shared.f32 	%f790, [%r7+448];
	ld.shared.f32 	%f791, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+860];
	fma.rn.ftz.f32 	%f792, %f791, %f790, %f789;
	ld.shared.f32 	%f793, [%r7+512];
	ld.shared.f32 	%f794, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+864];
	fma.rn.ftz.f32 	%f795, %f794, %f793, %f792;
	ld.shared.f32 	%f796, [%r7+576];
	ld.shared.f32 	%f797, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+868];
	fma.rn.ftz.f32 	%f798, %f797, %f796, %f795;
	ld.shared.f32 	%f799, [%r7+640];
	ld.shared.f32 	%f800, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+872];
	fma.rn.ftz.f32 	%f801, %f800, %f799, %f798;
	ld.shared.f32 	%f802, [%r7+704];
	ld.shared.f32 	%f803, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+876];
	fma.rn.ftz.f32 	%f804, %f803, %f802, %f801;
	ld.shared.f32 	%f805, [%r7+768];
	ld.shared.f32 	%f806, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+880];
	fma.rn.ftz.f32 	%f807, %f806, %f805, %f804;
	ld.shared.f32 	%f808, [%r7+832];
	ld.shared.f32 	%f809, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+884];
	fma.rn.ftz.f32 	%f810, %f809, %f808, %f807;
	ld.shared.f32 	%f811, [%r7+896];
	ld.shared.f32 	%f812, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+888];
	fma.rn.ftz.f32 	%f813, %f812, %f811, %f810;
	ld.shared.f32 	%f814, [%r7+960];
	ld.shared.f32 	%f815, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+892];
	fma.rn.ftz.f32 	%f816, %f815, %f814, %f813;
	add.ftz.f32 	%f996, %f816, %f996;

$L__BB4_53:
	setp.ge.s32 	%p39, %r21, %r70;
	@%p39 bra 	$L__BB4_55;

	ld.shared.f32 	%f817, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+896];
	ld.shared.f32 	%f818, [%r7];
	fma.rn.ftz.f32 	%f819, %f817, %f818, 0f00000000;
	ld.shared.f32 	%f820, [%r7+64];
	ld.shared.f32 	%f821, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+900];
	fma.rn.ftz.f32 	%f822, %f821, %f820, %f819;
	ld.shared.f32 	%f823, [%r7+128];
	ld.shared.f32 	%f824, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+904];
	fma.rn.ftz.f32 	%f825, %f824, %f823, %f822;
	ld.shared.f32 	%f826, [%r7+192];
	ld.shared.f32 	%f827, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+908];
	fma.rn.ftz.f32 	%f828, %f827, %f826, %f825;
	ld.shared.f32 	%f829, [%r7+256];
	ld.shared.f32 	%f830, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+912];
	fma.rn.ftz.f32 	%f831, %f830, %f829, %f828;
	ld.shared.f32 	%f832, [%r7+320];
	ld.shared.f32 	%f833, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+916];
	fma.rn.ftz.f32 	%f834, %f833, %f832, %f831;
	ld.shared.f32 	%f835, [%r7+384];
	ld.shared.f32 	%f836, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+920];
	fma.rn.ftz.f32 	%f837, %f836, %f835, %f834;
	ld.shared.f32 	%f838, [%r7+448];
	ld.shared.f32 	%f839, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+924];
	fma.rn.ftz.f32 	%f840, %f839, %f838, %f837;
	ld.shared.f32 	%f841, [%r7+512];
	ld.shared.f32 	%f842, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+928];
	fma.rn.ftz.f32 	%f843, %f842, %f841, %f840;
	ld.shared.f32 	%f844, [%r7+576];
	ld.shared.f32 	%f845, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+932];
	fma.rn.ftz.f32 	%f846, %f845, %f844, %f843;
	ld.shared.f32 	%f847, [%r7+640];
	ld.shared.f32 	%f848, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+936];
	fma.rn.ftz.f32 	%f849, %f848, %f847, %f846;
	ld.shared.f32 	%f850, [%r7+704];
	ld.shared.f32 	%f851, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+940];
	fma.rn.ftz.f32 	%f852, %f851, %f850, %f849;
	ld.shared.f32 	%f853, [%r7+768];
	ld.shared.f32 	%f854, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+944];
	fma.rn.ftz.f32 	%f855, %f854, %f853, %f852;
	ld.shared.f32 	%f856, [%r7+832];
	ld.shared.f32 	%f857, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+948];
	fma.rn.ftz.f32 	%f858, %f857, %f856, %f855;
	ld.shared.f32 	%f859, [%r7+896];
	ld.shared.f32 	%f860, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+952];
	fma.rn.ftz.f32 	%f861, %f860, %f859, %f858;
	ld.shared.f32 	%f862, [%r7+960];
	ld.shared.f32 	%f863, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+956];
	fma.rn.ftz.f32 	%f864, %f863, %f862, %f861;
	add.ftz.f32 	%f995, %f864, %f995;

$L__BB4_55:
	setp.ge.s32 	%p40, %r22, %r70;
	@%p40 bra 	$L__BB4_57;

	ld.shared.f32 	%f865, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+960];
	ld.shared.f32 	%f866, [%r7];
	fma.rn.ftz.f32 	%f867, %f865, %f866, 0f00000000;
	ld.shared.f32 	%f868, [%r7+64];
	ld.shared.f32 	%f869, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+964];
	fma.rn.ftz.f32 	%f870, %f869, %f868, %f867;
	ld.shared.f32 	%f871, [%r7+128];
	ld.shared.f32 	%f872, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+968];
	fma.rn.ftz.f32 	%f873, %f872, %f871, %f870;
	ld.shared.f32 	%f874, [%r7+192];
	ld.shared.f32 	%f875, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+972];
	fma.rn.ftz.f32 	%f876, %f875, %f874, %f873;
	ld.shared.f32 	%f877, [%r7+256];
	ld.shared.f32 	%f878, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+976];
	fma.rn.ftz.f32 	%f879, %f878, %f877, %f876;
	ld.shared.f32 	%f880, [%r7+320];
	ld.shared.f32 	%f881, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+980];
	fma.rn.ftz.f32 	%f882, %f881, %f880, %f879;
	ld.shared.f32 	%f883, [%r7+384];
	ld.shared.f32 	%f884, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+984];
	fma.rn.ftz.f32 	%f885, %f884, %f883, %f882;
	ld.shared.f32 	%f886, [%r7+448];
	ld.shared.f32 	%f887, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+988];
	fma.rn.ftz.f32 	%f888, %f887, %f886, %f885;
	ld.shared.f32 	%f889, [%r7+512];
	ld.shared.f32 	%f890, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+992];
	fma.rn.ftz.f32 	%f891, %f890, %f889, %f888;
	ld.shared.f32 	%f892, [%r7+576];
	ld.shared.f32 	%f893, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+996];
	fma.rn.ftz.f32 	%f894, %f893, %f892, %f891;
	ld.shared.f32 	%f895, [%r7+640];
	ld.shared.f32 	%f896, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+1000];
	fma.rn.ftz.f32 	%f897, %f896, %f895, %f894;
	ld.shared.f32 	%f898, [%r7+704];
	ld.shared.f32 	%f899, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+1004];
	fma.rn.ftz.f32 	%f900, %f899, %f898, %f897;
	ld.shared.f32 	%f901, [%r7+768];
	ld.shared.f32 	%f902, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+1008];
	fma.rn.ftz.f32 	%f903, %f902, %f901, %f900;
	ld.shared.f32 	%f904, [%r7+832];
	ld.shared.f32 	%f905, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+1012];
	fma.rn.ftz.f32 	%f906, %f905, %f904, %f903;
	ld.shared.f32 	%f907, [%r7+896];
	ld.shared.f32 	%f908, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+1016];
	fma.rn.ftz.f32 	%f909, %f908, %f907, %f906;
	ld.shared.f32 	%f910, [%r7+960];
	ld.shared.f32 	%f911, [_ZZ20marlin_gemm_fp8_bf16E10smem_input+1020];
	fma.rn.ftz.f32 	%f912, %f911, %f910, %f909;
	add.ftz.f32 	%f994, %f912, %f994;

$L__BB4_57:
	bar.sync 	0;
	add.s32 	%r155, %r155, 16;
	setp.lt.s32 	%p41, %r155, %r72;
	@%p41 bra 	$L__BB4_3;
	bra.uni 	$L__BB4_58;

$L__BB4_1:
	mov.f32 	%f994, 0f00000000;
	mov.f32 	%f995, %f994;
	mov.f32 	%f996, %f994;
	mov.f32 	%f997, %f994;
	mov.f32 	%f998, %f994;
	mov.f32 	%f999, %f994;
	mov.f32 	%f1000, %f994;
	mov.f32 	%f1001, %f994;
	mov.f32 	%f1002, %f994;
	mov.f32 	%f1003, %f994;
	mov.f32 	%f1004, %f994;
	mov.f32 	%f1005, %f994;
	mov.f32 	%f1006, %f994;
	mov.f32 	%f1007, %f994;
	mov.f32 	%f1008, %f994;
	mov.f32 	%f1009, %f994;

$L__BB4_58:
	mov.u32 	%r154, %tid.x;
	shr.s32 	%r153, %r154, 31;
	shr.u32 	%r152, %r153, 28;
	add.s32 	%r151, %r154, %r152;
	and.b32  	%r150, %r151, -16;
	sub.s32 	%r149, %r154, %r150;
	add.s32 	%r39, %r1, %r149;
	setp.ge.s32 	%p42, %r39, %r71;
	@%p42 bra 	$L__BB4_124;

	ld.param.u64 	%rd83, [marlin_gemm_fp8_bf16_param_8];
	ld.param.u32 	%r148, [marlin_gemm_fp8_bf16_param_7];
	setp.ne.s32 	%p43, %r148, 0;
	setp.ne.s64 	%p44, %rd83, 0;
	and.pred  	%p45, %p43, %p44;
	@%p45 bra 	$L__BB4_92;
	bra.uni 	$L__BB4_60;

$L__BB4_92:
	ld.param.u64 	%rd84, [marlin_gemm_fp8_bf16_param_8];
	cvta.to.global.u64 	%rd49, %rd84;
	mul.wide.s32 	%rd50, %r39, 2;
	add.s64 	%rd5, %rd49, %rd50;
	setp.ge.s32 	%p62, %r2, %r70;
	@%p62 bra 	$L__BB4_94;

	ld.global.nc.u16 	%rs23, [%rd5];
	// begin inline asm
	{ mov.b32 %f929, {0,%rs23};}

	// end inline asm
	add.ftz.f32 	%f930, %f1009, %f929;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs24, %f930;}

	// end inline asm
	mad.lo.s32 	%r132, %r2, %r71, %r39;
	mul.wide.s32 	%rd51, %r132, 2;
	add.s64 	%rd52, %rd1, %rd51;
	st.global.u16 	[%rd52], %rs24;

$L__BB4_94:
	add.s32 	%r55, %r2, 1;
	setp.ge.s32 	%p63, %r55, %r70;
	@%p63 bra 	$L__BB4_96;

	ld.global.nc.u16 	%rs25, [%rd5];
	// begin inline asm
	{ mov.b32 %f931, {0,%rs25};}

	// end inline asm
	add.ftz.f32 	%f932, %f1008, %f931;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs26, %f932;}

	// end inline asm
	mad.lo.s32 	%r133, %r55, %r71, %r39;
	mul.wide.s32 	%rd53, %r133, 2;
	add.s64 	%rd54, %rd1, %rd53;
	st.global.u16 	[%rd54], %rs26;

$L__BB4_96:
	add.s32 	%r56, %r2, 2;
	setp.ge.s32 	%p64, %r56, %r70;
	@%p64 bra 	$L__BB4_98;

	ld.global.nc.u16 	%rs27, [%rd5];
	// begin inline asm
	{ mov.b32 %f933, {0,%rs27};}

	// end inline asm
	add.ftz.f32 	%f934, %f1007, %f933;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs28, %f934;}

	// end inline asm
	mad.lo.s32 	%r134, %r56, %r71, %r39;
	mul.wide.s32 	%rd55, %r134, 2;
	add.s64 	%rd56, %rd1, %rd55;
	st.global.u16 	[%rd56], %rs28;

$L__BB4_98:
	add.s32 	%r57, %r2, 3;
	setp.ge.s32 	%p65, %r57, %r70;
	@%p65 bra 	$L__BB4_100;

	ld.global.nc.u16 	%rs29, [%rd5];
	// begin inline asm
	{ mov.b32 %f935, {0,%rs29};}

	// end inline asm
	add.ftz.f32 	%f936, %f1006, %f935;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs30, %f936;}

	// end inline asm
	mad.lo.s32 	%r135, %r57, %r71, %r39;
	mul.wide.s32 	%rd57, %r135, 2;
	add.s64 	%rd58, %rd1, %rd57;
	st.global.u16 	[%rd58], %rs30;

$L__BB4_100:
	add.s32 	%r58, %r2, 4;
	setp.ge.s32 	%p66, %r58, %r70;
	@%p66 bra 	$L__BB4_102;

	ld.global.nc.u16 	%rs31, [%rd5];
	// begin inline asm
	{ mov.b32 %f937, {0,%rs31};}

	// end inline asm
	add.ftz.f32 	%f938, %f1005, %f937;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs32, %f938;}

	// end inline asm
	mad.lo.s32 	%r136, %r58, %r71, %r39;
	mul.wide.s32 	%rd59, %r136, 2;
	add.s64 	%rd60, %rd1, %rd59;
	st.global.u16 	[%rd60], %rs32;

$L__BB4_102:
	add.s32 	%r59, %r2, 5;
	setp.ge.s32 	%p67, %r59, %r70;
	@%p67 bra 	$L__BB4_104;

	ld.global.nc.u16 	%rs33, [%rd5];
	// begin inline asm
	{ mov.b32 %f939, {0,%rs33};}

	// end inline asm
	add.ftz.f32 	%f940, %f1004, %f939;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs34, %f940;}

	// end inline asm
	mad.lo.s32 	%r137, %r59, %r71, %r39;
	mul.wide.s32 	%rd61, %r137, 2;
	add.s64 	%rd62, %rd1, %rd61;
	st.global.u16 	[%rd62], %rs34;

$L__BB4_104:
	add.s32 	%r60, %r2, 6;
	setp.ge.s32 	%p68, %r60, %r70;
	@%p68 bra 	$L__BB4_106;

	ld.global.nc.u16 	%rs35, [%rd5];
	// begin inline asm
	{ mov.b32 %f941, {0,%rs35};}

	// end inline asm
	add.ftz.f32 	%f942, %f1003, %f941;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs36, %f942;}

	// end inline asm
	mad.lo.s32 	%r138, %r60, %r71, %r39;
	mul.wide.s32 	%rd63, %r138, 2;
	add.s64 	%rd64, %rd1, %rd63;
	st.global.u16 	[%rd64], %rs36;

$L__BB4_106:
	add.s32 	%r61, %r2, 7;
	setp.ge.s32 	%p69, %r61, %r70;
	@%p69 bra 	$L__BB4_108;

	ld.global.nc.u16 	%rs37, [%rd5];
	// begin inline asm
	{ mov.b32 %f943, {0,%rs37};}

	// end inline asm
	add.ftz.f32 	%f944, %f1002, %f943;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs38, %f944;}

	// end inline asm
	mad.lo.s32 	%r139, %r61, %r71, %r39;
	mul.wide.s32 	%rd65, %r139, 2;
	add.s64 	%rd66, %rd1, %rd65;
	st.global.u16 	[%rd66], %rs38;

$L__BB4_108:
	add.s32 	%r62, %r2, 8;
	setp.ge.s32 	%p70, %r62, %r70;
	@%p70 bra 	$L__BB4_110;

	ld.global.nc.u16 	%rs39, [%rd5];
	// begin inline asm
	{ mov.b32 %f945, {0,%rs39};}

	// end inline asm
	add.ftz.f32 	%f946, %f1001, %f945;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs40, %f946;}

	// end inline asm
	mad.lo.s32 	%r140, %r62, %r71, %r39;
	mul.wide.s32 	%rd67, %r140, 2;
	add.s64 	%rd68, %rd1, %rd67;
	st.global.u16 	[%rd68], %rs40;

$L__BB4_110:
	add.s32 	%r63, %r2, 9;
	setp.ge.s32 	%p71, %r63, %r70;
	@%p71 bra 	$L__BB4_112;

	ld.global.nc.u16 	%rs41, [%rd5];
	// begin inline asm
	{ mov.b32 %f947, {0,%rs41};}

	// end inline asm
	add.ftz.f32 	%f948, %f1000, %f947;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs42, %f948;}

	// end inline asm
	mad.lo.s32 	%r141, %r63, %r71, %r39;
	mul.wide.s32 	%rd69, %r141, 2;
	add.s64 	%rd70, %rd1, %rd69;
	st.global.u16 	[%rd70], %rs42;

$L__BB4_112:
	add.s32 	%r64, %r2, 10;
	setp.ge.s32 	%p72, %r64, %r70;
	@%p72 bra 	$L__BB4_114;

	ld.global.nc.u16 	%rs43, [%rd5];
	// begin inline asm
	{ mov.b32 %f949, {0,%rs43};}

	// end inline asm
	add.ftz.f32 	%f950, %f999, %f949;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs44, %f950;}

	// end inline asm
	mad.lo.s32 	%r142, %r64, %r71, %r39;
	mul.wide.s32 	%rd71, %r142, 2;
	add.s64 	%rd72, %rd1, %rd71;
	st.global.u16 	[%rd72], %rs44;

$L__BB4_114:
	add.s32 	%r65, %r2, 11;
	setp.ge.s32 	%p73, %r65, %r70;
	@%p73 bra 	$L__BB4_116;

	ld.global.nc.u16 	%rs45, [%rd5];
	// begin inline asm
	{ mov.b32 %f951, {0,%rs45};}

	// end inline asm
	add.ftz.f32 	%f952, %f998, %f951;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs46, %f952;}

	// end inline asm
	mad.lo.s32 	%r143, %r65, %r71, %r39;
	mul.wide.s32 	%rd73, %r143, 2;
	add.s64 	%rd74, %rd1, %rd73;
	st.global.u16 	[%rd74], %rs46;

$L__BB4_116:
	add.s32 	%r66, %r2, 12;
	setp.ge.s32 	%p74, %r66, %r70;
	@%p74 bra 	$L__BB4_118;

	ld.global.nc.u16 	%rs47, [%rd5];
	// begin inline asm
	{ mov.b32 %f953, {0,%rs47};}

	// end inline asm
	add.ftz.f32 	%f954, %f997, %f953;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs48, %f954;}

	// end inline asm
	mad.lo.s32 	%r144, %r66, %r71, %r39;
	mul.wide.s32 	%rd75, %r144, 2;
	add.s64 	%rd76, %rd1, %rd75;
	st.global.u16 	[%rd76], %rs48;

$L__BB4_118:
	add.s32 	%r67, %r2, 13;
	setp.ge.s32 	%p75, %r67, %r70;
	@%p75 bra 	$L__BB4_120;

	ld.global.nc.u16 	%rs49, [%rd5];
	// begin inline asm
	{ mov.b32 %f955, {0,%rs49};}

	// end inline asm
	add.ftz.f32 	%f956, %f996, %f955;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs50, %f956;}

	// end inline asm
	mad.lo.s32 	%r145, %r67, %r71, %r39;
	mul.wide.s32 	%rd77, %r145, 2;
	add.s64 	%rd78, %rd1, %rd77;
	st.global.u16 	[%rd78], %rs50;

$L__BB4_120:
	add.s32 	%r68, %r2, 14;
	setp.ge.s32 	%p76, %r68, %r70;
	@%p76 bra 	$L__BB4_122;

	ld.global.nc.u16 	%rs51, [%rd5];
	// begin inline asm
	{ mov.b32 %f957, {0,%rs51};}

	// end inline asm
	add.ftz.f32 	%f958, %f995, %f957;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs52, %f958;}

	// end inline asm
	mad.lo.s32 	%r146, %r68, %r71, %r39;
	mul.wide.s32 	%rd79, %r146, 2;
	add.s64 	%rd80, %rd1, %rd79;
	st.global.u16 	[%rd80], %rs52;

$L__BB4_122:
	add.s32 	%r69, %r2, 15;
	setp.ge.s32 	%p77, %r69, %r70;
	@%p77 bra 	$L__BB4_124;

	ld.global.nc.u16 	%rs53, [%rd5];
	// begin inline asm
	{ mov.b32 %f959, {0,%rs53};}

	// end inline asm
	add.ftz.f32 	%f960, %f994, %f959;
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs54, %f960;}

	// end inline asm
	mad.lo.s32 	%r147, %r69, %r71, %r39;
	mul.wide.s32 	%rd81, %r147, 2;
	add.s64 	%rd82, %rd1, %rd81;
	st.global.u16 	[%rd82], %rs54;
	bra.uni 	$L__BB4_124;

$L__BB4_60:
	setp.ge.s32 	%p46, %r2, %r70;
	@%p46 bra 	$L__BB4_62;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs7, %f1009;}

	// end inline asm
	mad.lo.s32 	%r116, %r2, %r71, %r39;
	mul.wide.s32 	%rd17, %r116, 2;
	add.s64 	%rd18, %rd1, %rd17;
	st.global.u16 	[%rd18], %rs7;

$L__BB4_62:
	add.s32 	%r40, %r2, 1;
	setp.ge.s32 	%p47, %r40, %r70;
	@%p47 bra 	$L__BB4_64;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs8, %f1008;}

	// end inline asm
	mad.lo.s32 	%r117, %r40, %r71, %r39;
	mul.wide.s32 	%rd19, %r117, 2;
	add.s64 	%rd20, %rd1, %rd19;
	st.global.u16 	[%rd20], %rs8;

$L__BB4_64:
	add.s32 	%r41, %r2, 2;
	setp.ge.s32 	%p48, %r41, %r70;
	@%p48 bra 	$L__BB4_66;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs9, %f1007;}

	// end inline asm
	mad.lo.s32 	%r118, %r41, %r71, %r39;
	mul.wide.s32 	%rd21, %r118, 2;
	add.s64 	%rd22, %rd1, %rd21;
	st.global.u16 	[%rd22], %rs9;

$L__BB4_66:
	add.s32 	%r42, %r2, 3;
	setp.ge.s32 	%p49, %r42, %r70;
	@%p49 bra 	$L__BB4_68;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs10, %f1006;}

	// end inline asm
	mad.lo.s32 	%r119, %r42, %r71, %r39;
	mul.wide.s32 	%rd23, %r119, 2;
	add.s64 	%rd24, %rd1, %rd23;
	st.global.u16 	[%rd24], %rs10;

$L__BB4_68:
	add.s32 	%r43, %r2, 4;
	setp.ge.s32 	%p50, %r43, %r70;
	@%p50 bra 	$L__BB4_70;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs11, %f1005;}

	// end inline asm
	mad.lo.s32 	%r120, %r43, %r71, %r39;
	mul.wide.s32 	%rd25, %r120, 2;
	add.s64 	%rd26, %rd1, %rd25;
	st.global.u16 	[%rd26], %rs11;

$L__BB4_70:
	add.s32 	%r44, %r2, 5;
	setp.ge.s32 	%p51, %r44, %r70;
	@%p51 bra 	$L__BB4_72;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs12, %f1004;}

	// end inline asm
	mad.lo.s32 	%r121, %r44, %r71, %r39;
	mul.wide.s32 	%rd27, %r121, 2;
	add.s64 	%rd28, %rd1, %rd27;
	st.global.u16 	[%rd28], %rs12;

$L__BB4_72:
	add.s32 	%r45, %r2, 6;
	setp.ge.s32 	%p52, %r45, %r70;
	@%p52 bra 	$L__BB4_74;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs13, %f1003;}

	// end inline asm
	mad.lo.s32 	%r122, %r45, %r71, %r39;
	mul.wide.s32 	%rd29, %r122, 2;
	add.s64 	%rd30, %rd1, %rd29;
	st.global.u16 	[%rd30], %rs13;

$L__BB4_74:
	add.s32 	%r46, %r2, 7;
	setp.ge.s32 	%p53, %r46, %r70;
	@%p53 bra 	$L__BB4_76;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs14, %f1002;}

	// end inline asm
	mad.lo.s32 	%r123, %r46, %r71, %r39;
	mul.wide.s32 	%rd31, %r123, 2;
	add.s64 	%rd32, %rd1, %rd31;
	st.global.u16 	[%rd32], %rs14;

$L__BB4_76:
	add.s32 	%r47, %r2, 8;
	setp.ge.s32 	%p54, %r47, %r70;
	@%p54 bra 	$L__BB4_78;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs15, %f1001;}

	// end inline asm
	mad.lo.s32 	%r124, %r47, %r71, %r39;
	mul.wide.s32 	%rd33, %r124, 2;
	add.s64 	%rd34, %rd1, %rd33;
	st.global.u16 	[%rd34], %rs15;

$L__BB4_78:
	add.s32 	%r48, %r2, 9;
	setp.ge.s32 	%p55, %r48, %r70;
	@%p55 bra 	$L__BB4_80;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs16, %f1000;}

	// end inline asm
	mad.lo.s32 	%r125, %r48, %r71, %r39;
	mul.wide.s32 	%rd35, %r125, 2;
	add.s64 	%rd36, %rd1, %rd35;
	st.global.u16 	[%rd36], %rs16;

$L__BB4_80:
	add.s32 	%r49, %r2, 10;
	setp.ge.s32 	%p56, %r49, %r70;
	@%p56 bra 	$L__BB4_82;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs17, %f999;}

	// end inline asm
	mad.lo.s32 	%r126, %r49, %r71, %r39;
	mul.wide.s32 	%rd37, %r126, 2;
	add.s64 	%rd38, %rd1, %rd37;
	st.global.u16 	[%rd38], %rs17;

$L__BB4_82:
	add.s32 	%r50, %r2, 11;
	setp.ge.s32 	%p57, %r50, %r70;
	@%p57 bra 	$L__BB4_84;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs18, %f998;}

	// end inline asm
	mad.lo.s32 	%r127, %r50, %r71, %r39;
	mul.wide.s32 	%rd39, %r127, 2;
	add.s64 	%rd40, %rd1, %rd39;
	st.global.u16 	[%rd40], %rs18;

$L__BB4_84:
	add.s32 	%r51, %r2, 12;
	setp.ge.s32 	%p58, %r51, %r70;
	@%p58 bra 	$L__BB4_86;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs19, %f997;}

	// end inline asm
	mad.lo.s32 	%r128, %r51, %r71, %r39;
	mul.wide.s32 	%rd41, %r128, 2;
	add.s64 	%rd42, %rd1, %rd41;
	st.global.u16 	[%rd42], %rs19;

$L__BB4_86:
	add.s32 	%r52, %r2, 13;
	setp.ge.s32 	%p59, %r52, %r70;
	@%p59 bra 	$L__BB4_88;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs20, %f996;}

	// end inline asm
	mad.lo.s32 	%r129, %r52, %r71, %r39;
	mul.wide.s32 	%rd43, %r129, 2;
	add.s64 	%rd44, %rd1, %rd43;
	st.global.u16 	[%rd44], %rs20;

$L__BB4_88:
	add.s32 	%r53, %r2, 14;
	setp.ge.s32 	%p60, %r53, %r70;
	@%p60 bra 	$L__BB4_90;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs21, %f995;}

	// end inline asm
	mad.lo.s32 	%r130, %r53, %r71, %r39;
	mul.wide.s32 	%rd45, %r130, 2;
	add.s64 	%rd46, %rd1, %rd45;
	st.global.u16 	[%rd46], %rs21;

$L__BB4_90:
	add.s32 	%r54, %r2, 15;
	setp.ge.s32 	%p61, %r54, %r70;
	@%p61 bra 	$L__BB4_124;

	// begin inline asm
	{  cvt.rn.bf16.f32 %rs22, %f994;}

	// end inline asm
	mad.lo.s32 	%r131, %r54, %r71, %r39;
	mul.wide.s32 	%rd47, %r131, 2;
	add.s64 	%rd48, %rd1, %rd47;
	st.global.u16 	[%rd48], %rs22;

$L__BB4_124:
	ret;

}

