<!doctype html>
<html>
<head>
<title>ID_MMFR0 (R5_DBG_1) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___r5_dbg_1.html")>R5_DBG_1 Module</a> &gt; ID_MMFR0 (R5_DBG_1) Register</p><h1>ID_MMFR0 (R5_DBG_1) Register</h1>
<h2>ID_MMFR0 (R5_DBG_1) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ID_MMFR0</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000D30</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FEBF2D30 (CORESIGHT_R5_DBG_1)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00210030</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Memory Model Feature Register 0</td></tr>
</table>
<p></p>
<h2>ID_MMFR0 (R5_DBG_1) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Innermost_shareability</td><td class="center">31:28</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates the innermost shareability domain implemented. RAZ/Unknown because only oneshareability domain is implemented, see [15:12].</td></tr>
<tr valign=top><td>FCSE</td><td class="center">27:24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates support for Fast Context Switch Extension(FCSE). 0x0= no support.</td></tr>
<tr valign=top><td>Auxiliary_Registers</td><td class="center">23:20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x2</td><td>Indicates support for the auxiliary registers. 0x2= the processor supports the Auxiliary Instruction and Data Fault Status Registers (AIFSR and ADFSR) and the Auxiliary Control Register.</td></tr>
<tr valign=top><td>TCM_support</td><td class="center">19:16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for TCM and associated DMA. 0x1= implementation defined.</td></tr>
<tr valign=top><td>Shareability_levels</td><td class="center">15:12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates the number of shareability levels implemented. 0x0= one level of shareability implemented</td></tr>
<tr valign=top><td>Outermost_shareability</td><td class="center">11:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates the outermost shareability domain implemented. 0x0= implemented as non-cacheable</td></tr>
<tr valign=top><td>PMSA</td><td class="center"> 7:4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3</td><td>Indicates support for Physical Memory System Architecture(PMSA). 0x3= the processor supports PMSAv7 (subsection support).</td></tr>
<tr valign=top><td>VMSA</td><td class="center"> 3:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x0</td><td>Indicates support for Virtual Memory System Architecture(VMSA). 0x0= no support.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>