x877 = InputArguments()
 - Type: Array[Text]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x878 = ArgInNew(Const(0))
 - Name: M
 - Type: Reg[Fix[TRUE,_32,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x879 = ArgInNew(Const(0))
 - Name: N
 - Type: Reg[Fix[TRUE,_32,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x880 = ArgInNew(Const(0))
 - Name: K
 - Type: Reg[Fix[TRUE,_32,_0]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x881 = ArrayApply(x877,Const(0))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x882 = TextToFix(x881,TRUE,_32,_0)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x883 = SetReg(x878,x882)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x884 = ArrayApply(x877,Const(1))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x885 = TextToFix(x884,TRUE,_32,_0)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x886 = SetReg(x879,x885)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x887 = ArrayApply(x877,Const(2))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x888 = TextToFix(x887,TRUE,_32,_0)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x889 = SetReg(x880,x888)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x890 = FixMul(x882,x888)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          6.0
 - Reduce Latency:   6.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x892 = MapIndices(x890,Block((b16) => x891)) {
 - Type: Array[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b16) => x891) {
    x891 = FixRandom(Some(Const(3)))
     - Type: Fix[TRUE,_24,_8]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x892 block #0
} // End of x892
x893 = FixMul(x888,x885)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          6.0
 - Reduce Latency:   6.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x895 = MapIndices(x893,Block((b24) => x894)) {
 - Type: Array[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b24) => x894) {
    x894 = FixRandom(Some(Const(3)))
     - Type: Fix[TRUE,_24,_8]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x895 block #0
} // End of x895
x896 = FixMul(x882,x885)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          6.0
 - Reduce Latency:   6.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x897 = MapIndices(x896,Block((b31) => Const(0))) {
 - Type: Array[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b31) => Const(0)) {
  } // End of x897 block #0
} // End of x897
x898 = RegRead(x878)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x899 = RegRead(x880)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x900 = DRAMHostNew(List(x898, x899),Const(0))
 - Name: a
 - Type: DRAM2[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x901 = RegRead(x880)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x902 = RegRead(x879)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x903 = DRAMHostNew(List(x901, x902),Const(0))
 - Name: b
 - Type: DRAM2[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x904 = RegRead(x878)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x905 = RegRead(x879)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x906 = DRAMHostNew(List(x904, x905),Const(0))
 - Name: c
 - Type: DRAM2[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x907 = SetMem(x900,x892)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x908 = SetMem(x903,x895)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x909 = SetMem(x906,x897)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x810 = AccelScope(Block(Const(()))) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block(Const(())) {
    x1758 = RegRead(x880)
     - Type: Fix[TRUE,_32,_0]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x911 = CounterNew(Const(0),x1758,Const(16),Const(1))
     - Type: Counter[Fix[TRUE,_32,_0]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x912 = CounterChainNew(List(x911))
     - Type: CounterChain
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x1704 = UnrolledForeach(Set(),x912,Block(Const(())),List(List(b913)),List(List(b914)),None) {
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block(Const(())) {
        x916 = RegNew(Const(0))
         - Type: Reg[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x921 = UnitPipe(Set(b914),Block(Const(())),None) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x917 = RegRead(x880)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x918 = FixSub(x917,b913)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          1.0
             - Reduce Latency:   1.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x919 = FixMin(Const(16),x918)
             - Name: numel_k
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x920 = RegWrite(x916,x919,Set())
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          1.0
             - Reduce Latency:   1.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
          } // End of x921 block #0
        } // End of x921
        x1759 = RegRead(x878)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x922 = CounterNew(Const(0),x1759,Const(16),Const(1))
         - Type: Counter[Fix[TRUE,_32,_0]]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x923 = CounterChainNew(List(x922))
         - Type: CounterChain
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1703 = UnrolledForeach(Set(b914),x923,Block(Const(())),List(List(b924)),List(List(b925)),None) {
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
          block 0: Block(Const(())) {
            x927 = RegNew(Const(0))
             - Type: Reg[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x932 = UnitPipe(Set(b925, b914),Block(Const(())),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x928 = RegRead(x878)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x929 = FixSub(x928,b924)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x930 = FixMin(Const(16),x929)
                 - Name: numel_m
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x931 = RegWrite(x927,x930,Set())
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          1.0
                 - Reduce Latency:   1.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
              } // End of x932 block #0
            } // End of x932
            x934 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]])
             - Name: tileA_sram_0
             - Type: SRAM2[Fix[TRUE,_24,_8]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x1002 = UnitPipe(Set(b925, b914),Block(Const(())),None) {
             - Name: DenseTransfer
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x935 = StreamOutNew(BurstCmdBus)
                 - Type: StreamOut[BurstCmd]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x936 = FIFONew(Const(16))
                 - Type: FIFO[IssuedCmd]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x937 = StreamInNew(BurstDataBus())
                 - Type: StreamIn[Fix[TRUE,_24,_8]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1760 = RegRead(x927)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x938 = CounterNew(Const(0),x1760,Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x939 = CounterChainNew(List(x938))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x964 = UnrolledForeach(Set(),x939,Block(Const(())),List(List(b940)),List(List(b941)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x942 = FixAdd(b924,b940)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x943 = RegRead(x880)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1813 = DelayLine(1,x943)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1814 = DelayLine(1,b913)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1793 = FixFMA(x942,x1813,x1814)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          6.0
                     - Reduce Latency:   6.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x946 = FixDivSRA(x1793,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x947 = FixSLA(x946,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1794 = FixSLA(x946,Const(6))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x949 = FixSub(x1793,x947)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x950 = RegRead(x916)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1815 = DelayLine(8,x950)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x951 = FixAdd(x949,x1815)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x952 = FixAdd(x951,Const(15))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x953 = FixDivSRA(x952,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x954 = FixSLA(x953,Const(4))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1795 = FixSLA(x953,Const(6))
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.2
                     - Reduce Latency:   0.2
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x956 = FixToFix(x1794,TRUE,_64,_0)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x957 = DRAMAddress(x900)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1816 = DelayLine(7,x957)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x958 = FixAdd(x956,x1816)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          2.0
                     - Reduce Latency:   2.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1817 = DelayLine(1,x958)
                     - Type: Fix[TRUE,_64,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x959 = SimpleStruct(ArrayBuffer((offset,x1817), (size,x1795), (isLoad,Const(true))))
                     - Type: BurstCmd
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x960 = DRAMIsAlloc(x900)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1818 = DelayLine(10,x960)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1819 = DelayLine(10,b941)
                     - Type: Bit
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x961 = StreamOutBankedWrite(x935,ArrayBuffer(x959),ArrayBuffer(Set(x1818, x1819)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1820 = DelayLine(1,x951)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1821 = DelayLine(2,x949)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x962 = SimpleStruct(ArrayBuffer((size,x954), (start,x1821), (end,x1820)))
                     - Type: IssuedCmd
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x963 = FIFOBankedEnq(x936,ArrayBuffer(x962),ArrayBuffer(Set(Const(true), x1819)))
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x964 block #0
                } // End of x964
                x965 = FringeDenseLoad(x900,x935,x937)
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1761 = RegRead(x927)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x966 = CounterNew(Const(0),x1761,Const(1),Const(1))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x967 = CounterChainNew(List(x966))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1001 = UnrolledForeach(Set(),x967,Block(Const(())),List(List(b968)),List(List(b969)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x970 = RegNew(Const(0))
                     - Type: Reg[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x971 = RegNew(Const(0))
                     - Type: Reg[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x972 = RegNew(Const(0))
                     - Type: Reg[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x981 = UnitPipe(Set(b969),Block(Const(())),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x973 = FIFOBankedDeq(x936,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
                         - Type: Vec[IssuedCmd]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x974 = VecApply(x973,0)
                         - Type: IssuedCmd
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x975 = FieldApply(x974,start)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x976 = RegWrite(x970,x975,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x977 = FieldApply(x974,end)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x978 = RegWrite(x971,x977,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x979 = FieldApply(x974,size)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x980 = RegWrite(x972,x979,Set())
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x981 block #0
                    } // End of x981
                    x1762 = RegRead(x972)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x983 = CounterNew(Const(0),x1762,Const(1),Const(1))
                     - Type: Counter[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x984 = CounterChainNew(List(x983))
                     - Type: CounterChain
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1000 = UnrolledForeach(Set(b969),x984,Block(Const(())),List(List(b985)),List(List(b986)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x987 = RegRead(x970)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x988 = FixLeq(x987,b985)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x989 = RegRead(x971)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x990 = FixLst(b985,x989)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.4
                         - Reduce Latency:   0.4
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x991 = And(x988,x990)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x992 = FixSub(b985,x987)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x993 = StreamInBankedRead(x937,ArrayBuffer(Set(b986, b969)))
                         - Type: Vec[Fix[TRUE,_24,_8]]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    true
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1822 = DelayLine(1,x993)
                         - Type: Vec[Fix[TRUE,_24,_8]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x994 = VecApply(x1822,0)
                         - Type: Fix[TRUE,_24,_8]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1796 = FixAnd(b968,Const(3))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x996 = FixDivSRA(b968,Const(2))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x997 = FixSLA(x996,Const(4))
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.2
                         - Reduce Latency:   0.2
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1823 = DelayLine(1,x997)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x998 = FixAdd(x1823,x992)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1824 = DelayLine(1,x994)
                         - Type: Fix[TRUE,_24,_8]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1825 = DelayLine(2,b969)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1826 = DelayLine(2,x1796)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1827 = DelayLine(2,b986)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1828 = DelayLine(2,x991)
                         - Type: Bit
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x999 = SRAMBankedWrite(x934,Vector(x1824),Vector(List(x1826, Const(0))),Vector(x998),Vector(Set(x1828, x1827, x1825)))
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          1.0
                         - Reduce Latency:   1.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                      } // End of x1000 block #0
                    } // End of x1000
                  } // End of x1001 block #0
                } // End of x1001
              } // End of x1002 block #0
            } // End of x1002
            x1763 = RegRead(x879)
             - Type: Fix[TRUE,_32,_0]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x1003 = CounterNew(Const(0),x1763,Const(16),Const(1))
             - Type: Counter[Fix[TRUE,_32,_0]]
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x1004 = CounterChainNew(List(x1003))
             - Type: CounterChain
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
            x1812 = UnrolledForeach(Set(b925, b914),x1004,Block(Const(())),List(List(b1005)),List(List(b1006)),None) {
             - Type: Void
             - Cycle: <no cycle>
             - Latency:          0.0
             - Reduce Latency:   0.0
             - Requires Regs:    false
             - Built-In Latency: 0.0
             - Delays: <none>
              block 0: Block(Const(())) {
                x1011 = RegNew(Const(0))
                 - Type: Reg[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1016 = UnitPipe(Set(b1006, b925, b914),Block(Const(())),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1012 = RegRead(x879)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1013 = FixSub(x1012,b1005)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1014 = FixMin(Const(16),x1013)
                     - Name: numel_n
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1015 = RegWrite(x1011,x1014,Set())
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          1.0
                     - Reduce Latency:   1.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                  } // End of x1016 block #0
                } // End of x1016
                x1017 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]])
                 - Name: tileB_sram_0
                 - Type: SRAM2[Fix[TRUE,_24,_8]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1018 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]])
                 - Name: tileC_sram_0
                 - Type: SRAM2[Fix[TRUE,_24,_8]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1019 = SRAMNew(List(Const(16), Const(16)),SRAM2[Fix[TRUE,_24,_8]])
                 - Name: tileC_sram_1
                 - Type: SRAM2[Fix[TRUE,_24,_8]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1811 = ParallelPipe(Set(),Block(Const(()))) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1087 = UnitPipe(Set(b1006, b925, b914),Block(Const(())),None) {
                     - Name: DenseTransfer
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1020 = StreamOutNew(BurstCmdBus)
                         - Type: StreamOut[BurstCmd]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1021 = FIFONew(Const(16))
                         - Type: FIFO[IssuedCmd]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1022 = StreamInNew(BurstDataBus())
                         - Type: StreamIn[Fix[TRUE,_24,_8]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1764 = RegRead(x916)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1023 = CounterNew(Const(0),x1764,Const(1),Const(1))
                         - Type: Counter[Fix[TRUE,_32,_0]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1024 = CounterChainNew(List(x1023))
                         - Type: CounterChain
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1049 = UnrolledForeach(Set(),x1024,Block(Const(())),List(List(b1025)),List(List(b1026)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1027 = FixAdd(b913,b1025)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1028 = RegRead(x879)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1829 = DelayLine(1,x1028)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1830 = DelayLine(1,b1005)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1797 = FixFMA(x1027,x1829,x1830)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          6.0
                             - Reduce Latency:   6.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1031 = FixDivSRA(x1797,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1032 = FixSLA(x1031,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1798 = FixSLA(x1031,Const(6))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1034 = FixSub(x1797,x1032)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1035 = RegRead(x1011)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1831 = DelayLine(8,x1035)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1036 = FixAdd(x1034,x1831)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1037 = FixAdd(x1036,Const(15))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1038 = FixDivSRA(x1037,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1039 = FixSLA(x1038,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1799 = FixSLA(x1038,Const(6))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1041 = FixToFix(x1798,TRUE,_64,_0)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1042 = DRAMAddress(x903)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1832 = DelayLine(7,x1042)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1043 = FixAdd(x1041,x1832)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          2.0
                             - Reduce Latency:   2.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1833 = DelayLine(1,x1043)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1044 = SimpleStruct(ArrayBuffer((offset,x1833), (size,x1799), (isLoad,Const(true))))
                             - Type: BurstCmd
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1045 = DRAMIsAlloc(x903)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1834 = DelayLine(10,x1045)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1835 = DelayLine(10,b1026)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1046 = StreamOutBankedWrite(x1020,ArrayBuffer(x1044),ArrayBuffer(Set(x1834, x1835)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1836 = DelayLine(2,x1034)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1837 = DelayLine(1,x1036)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1047 = SimpleStruct(ArrayBuffer((size,x1039), (start,x1836), (end,x1837)))
                             - Type: IssuedCmd
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1048 = FIFOBankedEnq(x1021,ArrayBuffer(x1047),ArrayBuffer(Set(Const(true), x1835)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x1049 block #0
                        } // End of x1049
                        x1050 = FringeDenseLoad(x903,x1020,x1022)
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1765 = RegRead(x916)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1051 = CounterNew(Const(0),x1765,Const(1),Const(1))
                         - Type: Counter[Fix[TRUE,_32,_0]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1052 = CounterChainNew(List(x1051))
                         - Type: CounterChain
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1086 = UnrolledForeach(Set(),x1052,Block(Const(())),List(List(b1053)),List(List(b1054)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1055 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1056 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1057 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1066 = UnitPipe(Set(b1054),Block(Const(())),None) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1058 = FIFOBankedDeq(x1021,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
                                 - Type: Vec[IssuedCmd]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    true
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1059 = VecApply(x1058,0)
                                 - Type: IssuedCmd
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1060 = FieldApply(x1059,start)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1061 = RegWrite(x1055,x1060,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1062 = FieldApply(x1059,end)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1063 = RegWrite(x1056,x1062,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1064 = FieldApply(x1059,size)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1065 = RegWrite(x1057,x1064,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                              } // End of x1066 block #0
                            } // End of x1066
                            x1766 = RegRead(x1057)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1068 = CounterNew(Const(0),x1766,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1069 = CounterChainNew(List(x1068))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1085 = UnrolledForeach(Set(b1054),x1069,Block(Const(())),List(List(b1070)),List(List(b1071)),None) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1072 = RegRead(x1055)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1073 = FixLeq(x1072,b1070)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.4
                                 - Reduce Latency:   0.4
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1074 = RegRead(x1056)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1075 = FixLst(b1070,x1074)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.4
                                 - Reduce Latency:   0.4
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1076 = And(x1073,x1075)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    true
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1077 = FixSub(b1070,x1072)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1078 = StreamInBankedRead(x1022,ArrayBuffer(Set(b1071, b1054)))
                                 - Type: Vec[Fix[TRUE,_24,_8]]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    true
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1838 = DelayLine(1,x1078)
                                 - Type: Vec[Fix[TRUE,_24,_8]]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1079 = VecApply(x1838,0)
                                 - Type: Fix[TRUE,_24,_8]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1800 = FixAnd(x1077,Const(3))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1081 = FixSLA(b1053,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1082 = FixDivSRA(x1077,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1839 = DelayLine(1,x1081)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1083 = FixAdd(x1839,x1082)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1840 = DelayLine(1,x1800)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1841 = DelayLine(1,x1079)
                                 - Type: Fix[TRUE,_24,_8]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1842 = DelayLine(2,b1054)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1843 = DelayLine(2,b1071)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1844 = DelayLine(2,x1076)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1084 = SRAMBankedWrite(x1017,Vector(x1841),Vector(List(Const(0), x1840)),Vector(x1083),Vector(Set(x1844, x1843, x1842)))
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                              } // End of x1085 block #0
                            } // End of x1085
                          } // End of x1086 block #0
                        } // End of x1086
                      } // End of x1087 block #0
                    } // End of x1087
                    x1158 = UnitPipe(Set(b1006, b925, b914),Block(Const(())),None) {
                     - Name: DenseTransfer
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1088 = StreamOutNew(BurstCmdBus)
                         - Type: StreamOut[BurstCmd]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1089 = FIFONew(Const(16))
                         - Type: FIFO[IssuedCmd]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1090 = StreamInNew(BurstDataBus())
                         - Type: StreamIn[Fix[TRUE,_24,_8]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1767 = RegRead(x927)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1091 = CounterNew(Const(0),x1767,Const(1),Const(1))
                         - Type: Counter[Fix[TRUE,_32,_0]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1092 = CounterChainNew(List(x1091))
                         - Type: CounterChain
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1117 = UnrolledForeach(Set(),x1092,Block(Const(())),List(List(b1093)),List(List(b1094)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1095 = FixAdd(b924,b1093)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1096 = RegRead(x879)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1845 = DelayLine(1,x1096)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1846 = DelayLine(1,b1005)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1801 = FixFMA(x1095,x1845,x1846)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          6.0
                             - Reduce Latency:   6.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1099 = FixDivSRA(x1801,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1100 = FixSLA(x1099,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1802 = FixSLA(x1099,Const(6))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1102 = FixSub(x1801,x1100)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1103 = RegRead(x1011)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1847 = DelayLine(8,x1103)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1104 = FixAdd(x1102,x1847)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1105 = FixAdd(x1104,Const(15))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1106 = FixDivSRA(x1105,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1107 = FixSLA(x1106,Const(4))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1803 = FixSLA(x1106,Const(6))
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.2
                             - Reduce Latency:   0.2
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1109 = FixToFix(x1802,TRUE,_64,_0)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1110 = DRAMAddress(x906)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1848 = DelayLine(7,x1110)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1111 = FixAdd(x1109,x1848)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          2.0
                             - Reduce Latency:   2.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1849 = DelayLine(1,x1111)
                             - Type: Fix[TRUE,_64,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1112 = SimpleStruct(ArrayBuffer((offset,x1849), (size,x1803), (isLoad,Const(true))))
                             - Type: BurstCmd
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1113 = DRAMIsAlloc(x906)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1850 = DelayLine(10,b1094)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1851 = DelayLine(10,x1113)
                             - Type: Bit
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1114 = StreamOutBankedWrite(x1088,ArrayBuffer(x1112),ArrayBuffer(Set(x1851, x1850)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1852 = DelayLine(2,x1102)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1853 = DelayLine(1,x1104)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1115 = SimpleStruct(ArrayBuffer((size,x1107), (start,x1852), (end,x1853)))
                             - Type: IssuedCmd
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1116 = FIFOBankedEnq(x1089,ArrayBuffer(x1115),ArrayBuffer(Set(Const(true), x1850)))
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x1117 block #0
                        } // End of x1117
                        x1118 = FringeDenseLoad(x906,x1088,x1090)
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1768 = RegRead(x927)
                         - Type: Fix[TRUE,_32,_0]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1119 = CounterNew(Const(0),x1768,Const(1),Const(1))
                         - Type: Counter[Fix[TRUE,_32,_0]]
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1120 = CounterChainNew(List(x1119))
                         - Type: CounterChain
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1157 = UnrolledForeach(Set(),x1120,Block(Const(())),List(List(b1121)),List(List(b1122)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1123 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1124 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1125 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1134 = UnitPipe(Set(b1122),Block(Const(())),None) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1126 = FIFOBankedDeq(x1089,ArrayBuffer(Set(Const(true))),Vec[IssuedCmd])
                                 - Type: Vec[IssuedCmd]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    true
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1127 = VecApply(x1126,0)
                                 - Type: IssuedCmd
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1128 = FieldApply(x1127,start)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1129 = RegWrite(x1123,x1128,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1130 = FieldApply(x1127,end)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1131 = RegWrite(x1124,x1130,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1132 = FieldApply(x1127,size)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1133 = RegWrite(x1125,x1132,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                              } // End of x1134 block #0
                            } // End of x1134
                            x1769 = RegRead(x1125)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1136 = CounterNew(Const(0),x1769,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1137 = CounterChainNew(List(x1136))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1156 = UnrolledForeach(Set(b1122),x1137,Block(Const(())),List(List(b1138)),List(List(b1139)),None) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1140 = RegRead(x1123)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1141 = FixLeq(x1140,b1138)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.4
                                 - Reduce Latency:   0.4
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1142 = RegRead(x1124)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1143 = FixLst(b1138,x1142)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.4
                                 - Reduce Latency:   0.4
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1144 = And(x1141,x1143)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    true
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1145 = FixSub(b1138,x1140)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1146 = StreamInBankedRead(x1090,ArrayBuffer(Set(b1139, b1122)))
                                 - Type: Vec[Fix[TRUE,_24,_8]]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    true
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1854 = DelayLine(1,x1146)
                                 - Type: Vec[Fix[TRUE,_24,_8]]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1147 = VecApply(x1854,0)
                                 - Type: Fix[TRUE,_24,_8]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1804 = FixAnd(b1121,Const(3))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1805 = FixAnd(x1145,Const(3))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1150 = FixDivSRA(b1121,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1151 = FixSLA(x1150,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1152 = FixDivSRA(x1145,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1855 = DelayLine(1,x1151)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1153 = FixAdd(x1855,x1152)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1856 = DelayLine(1,x1147)
                                 - Type: Fix[TRUE,_24,_8]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1857 = DelayLine(2,x1804)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1858 = DelayLine(2,b1139)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1859 = DelayLine(2,x1144)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1860 = DelayLine(2,b1122)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1861 = DelayLine(1,x1805)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1154 = SRAMBankedWrite(x1019,Vector(x1856),Vector(List(x1857, x1861)),Vector(x1153),Vector(Set(x1859, x1858, x1860)))
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1155 = SRAMBankedWrite(x1018,Vector(x1856),Vector(List(x1857, x1861)),Vector(x1153),Vector(Set(x1859, x1858, x1860)))
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                              } // End of x1156 block #0
                            } // End of x1156
                          } // End of x1157 block #0
                        } // End of x1157
                      } // End of x1158 block #0
                    } // End of x1158
                  } // End of x1811 block #0
                } // End of x1811
                x1770 = RegRead(x927)
                 - Type: Fix[TRUE,_32,_0]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1159 = CounterNew(Const(0),x1770,Const(1),Const(4))
                 - Type: Counter[Fix[TRUE,_32,_0]]
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1160 = CounterChainNew(List(x1159))
                 - Type: CounterChain
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                x1638 = UnrolledForeach(Set(b1006, b925, b914),x1160,Block(Const(())),List(List(b1161, b1162, b1163, b1164)),List(List(b1165, b1166, b1167, b1168)),None) {
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1771 = RegRead(x1011)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1173 = CounterNew(Const(0),x1771,Const(1),Const(4))
                     - Type: Counter[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1772 = RegRead(x1011)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1174 = CounterNew(Const(0),x1772,Const(1),Const(4))
                     - Type: Counter[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1773 = RegRead(x1011)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1175 = CounterNew(Const(0),x1773,Const(1),Const(4))
                     - Type: Counter[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1774 = RegRead(x1011)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1176 = CounterNew(Const(0),x1774,Const(1),Const(4))
                     - Type: Counter[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1177 = CounterChainNew(List(x1173))
                     - Type: CounterChain
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1178 = CounterChainNew(List(x1174))
                     - Type: CounterChain
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1179 = CounterChainNew(List(x1175))
                     - Type: CounterChain
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1180 = CounterChainNew(List(x1176))
                     - Type: CounterChain
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1637 = ParallelPipe(Set(b1006, b925, b914),Block(Const(()))) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1294 = UnrolledForeach(Set(b1165, b1006, b925, b914),x1177,Block(Const(())),List(List(b1181, b1182, b1183, b1184)),List(List(b1185, b1186, b1187, b1188)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1775 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1193 = CounterNew(Const(0),x1775,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1776 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1194 = CounterNew(Const(0),x1776,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1777 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1195 = CounterNew(Const(0),x1777,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1778 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1196 = CounterNew(Const(0),x1778,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1197 = CounterChainNew(List(x1193))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1198 = CounterChainNew(List(x1194))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1199 = CounterChainNew(List(x1195))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1200 = CounterChainNew(List(x1196))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1293 = ParallelPipe(Set(b1165, b1006, b925, b914),Block(Const(()))) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1223 = UnrolledForeach(Set(b925, b1006, b1185, b914, b1165),x1197,Block(Const(())),List(List(b1201)),List(List(b1202)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1205 = FixDivSRA(b1161,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1206 = FixSLA(x1205,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1207 = FixDivSRA(b1181,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1208 = FixAdd(x1206,x1207)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1862 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1863 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1864 = DelayLine(7,b1202)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1865 = DelayLine(7,b1185)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1866 = DelayLine(6,x1208)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1867 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1868 = DelayLine(7,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1209 = SRAMBankedRead(x1018,Vector(List(Const(0), Const(0))),Vector(x1866),Vector(Set(x1867, x1864, x1863, x1868, x1865, x1862)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1210 = VecApply(x1209,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1211 = FixSLA(x1205,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1212 = FixAdd(x1211,b1201)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1869 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1870 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1871 = DelayLine(1,b1202)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1872 = DelayLine(1,b1185)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1873 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1874 = DelayLine(1,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1213 = SRAMBankedRead(x934,Vector(List(Const(0), Const(0))),Vector(x1212),Vector(Set(x1872, x1871, x1874, x1873, x1869, x1870)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1214 = VecApply(x1213,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1215 = FixSLA(b1201,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1216 = FixAdd(x1215,x1207)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1217 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(0))),Vector(x1216),Vector(Set(x1872, x1871, x1874, x1873, x1869, x1870)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1218 = VecApply(x1217,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1219 = FixMul(x1214,x1218)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1220 = FixAdd(x1210,x1219)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1875 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1876 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1877 = DelayLine(10,b1202)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1878 = DelayLine(10,b1185)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1879 = DelayLine(9,x1208)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1880 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1881 = DelayLine(10,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1221 = SRAMBankedWrite(x1019,Vector(x1220),Vector(List(Const(0), Const(0))),Vector(x1879),Vector(Set(x1875, x1878, x1877, x1881, x1876, x1880)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1222 = SRAMBankedWrite(x1018,Vector(x1220),Vector(List(Const(0), Const(0))),Vector(x1879),Vector(Set(x1875, x1878, x1877, x1881, x1876, x1880)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1223 block #0
                                } // End of x1223
                                x1246 = UnrolledForeach(Set(b925, b1006, b1186, b914, b1165),x1198,Block(Const(())),List(List(b1224)),List(List(b1225)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1228 = FixDivSRA(b1161,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1229 = FixSLA(x1228,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1230 = FixDivSRA(b1182,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1231 = FixAdd(x1229,x1230)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1882 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1883 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1884 = DelayLine(6,x1231)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1885 = DelayLine(7,b1225)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1886 = DelayLine(7,b1186)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1887 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1888 = DelayLine(7,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1232 = SRAMBankedRead(x1018,Vector(List(Const(0), Const(1))),Vector(x1884),Vector(Set(x1882, x1887, x1886, x1883, x1888, x1885)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1233 = VecApply(x1232,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1234 = FixSLA(x1228,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1235 = FixAdd(x1234,b1224)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1889 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1890 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1891 = DelayLine(1,b1225)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1892 = DelayLine(1,b1186)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1893 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1894 = DelayLine(1,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1236 = SRAMBankedRead(x934,Vector(List(Const(0), Const(0))),Vector(x1235),Vector(Set(x1892, x1890, x1889, x1894, x1893, x1891)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1237 = VecApply(x1236,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1238 = FixSLA(b1224,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1239 = FixAdd(x1238,x1230)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1240 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(1))),Vector(x1239),Vector(Set(x1892, x1890, x1889, x1894, x1893, x1891)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1241 = VecApply(x1240,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1242 = FixMul(x1237,x1241)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1243 = FixAdd(x1233,x1242)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1895 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1896 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1897 = DelayLine(9,x1231)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1898 = DelayLine(10,b1225)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1899 = DelayLine(10,b1186)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1900 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1901 = DelayLine(10,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1244 = SRAMBankedWrite(x1019,Vector(x1243),Vector(List(Const(0), Const(1))),Vector(x1897),Vector(Set(x1899, x1896, x1900, x1895, x1901, x1898)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1245 = SRAMBankedWrite(x1018,Vector(x1243),Vector(List(Const(0), Const(1))),Vector(x1897),Vector(Set(x1899, x1896, x1900, x1895, x1901, x1898)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1246 block #0
                                } // End of x1246
                                x1269 = UnrolledForeach(Set(b925, b1006, b1187, b914, b1165),x1199,Block(Const(())),List(List(b1247)),List(List(b1248)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1251 = FixDivSRA(b1161,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1252 = FixSLA(x1251,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1253 = FixDivSRA(b1183,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1254 = FixAdd(x1252,x1253)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1902 = DelayLine(6,x1254)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1903 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1904 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1905 = DelayLine(7,b1187)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1906 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1907 = DelayLine(7,b1248)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1908 = DelayLine(7,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1255 = SRAMBankedRead(x1018,Vector(List(Const(0), Const(2))),Vector(x1902),Vector(Set(x1904, x1907, x1906, x1905, x1903, x1908)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1256 = VecApply(x1255,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1257 = FixSLA(x1251,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1258 = FixAdd(x1257,b1247)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1909 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1910 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1911 = DelayLine(1,b1187)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1912 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1913 = DelayLine(1,b1248)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1914 = DelayLine(1,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1259 = SRAMBankedRead(x934,Vector(List(Const(0), Const(0))),Vector(x1258),Vector(Set(x1914, x1911, x1910, x1909, x1913, x1912)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1260 = VecApply(x1259,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1261 = FixSLA(b1247,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1262 = FixAdd(x1261,x1253)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1263 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(2))),Vector(x1262),Vector(Set(x1914, x1911, x1910, x1909, x1913, x1912)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1264 = VecApply(x1263,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1265 = FixMul(x1260,x1264)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1266 = FixAdd(x1256,x1265)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1915 = DelayLine(9,x1254)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1916 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1917 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1918 = DelayLine(10,b1187)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1919 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1920 = DelayLine(10,b1248)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1921 = DelayLine(10,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1267 = SRAMBankedWrite(x1019,Vector(x1266),Vector(List(Const(0), Const(2))),Vector(x1915),Vector(Set(x1919, x1921, x1920, x1916, x1918, x1917)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1268 = SRAMBankedWrite(x1018,Vector(x1266),Vector(List(Const(0), Const(2))),Vector(x1915),Vector(Set(x1919, x1921, x1920, x1916, x1918, x1917)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1269 block #0
                                } // End of x1269
                                x1292 = UnrolledForeach(Set(b925, b1006, b1188, b914, b1165),x1200,Block(Const(())),List(List(b1270)),List(List(b1271)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1274 = FixDivSRA(b1161,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1275 = FixSLA(x1274,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1276 = FixDivSRA(b1184,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1277 = FixAdd(x1275,x1276)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1922 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1923 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1924 = DelayLine(7,b1271)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1925 = DelayLine(6,x1277)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1926 = DelayLine(7,b1188)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1927 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1928 = DelayLine(7,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1278 = SRAMBankedRead(x1018,Vector(List(Const(0), Const(3))),Vector(x1925),Vector(Set(x1924, x1922, x1928, x1927, x1926, x1923)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1279 = VecApply(x1278,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1280 = FixSLA(x1274,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1281 = FixAdd(x1280,b1270)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1929 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1930 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1931 = DelayLine(1,b1271)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1932 = DelayLine(1,b1188)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1933 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1934 = DelayLine(1,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1282 = SRAMBankedRead(x934,Vector(List(Const(0), Const(0))),Vector(x1281),Vector(Set(x1931, x1932, x1929, x1933, x1934, x1930)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1283 = VecApply(x1282,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1284 = FixSLA(b1270,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1285 = FixAdd(x1284,x1276)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1286 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(3))),Vector(x1285),Vector(Set(x1931, x1932, x1929, x1933, x1934, x1930)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1287 = VecApply(x1286,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1288 = FixMul(x1283,x1287)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1289 = FixAdd(x1279,x1288)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1935 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1936 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1937 = DelayLine(10,b1271)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1938 = DelayLine(9,x1277)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1939 = DelayLine(10,b1188)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1940 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1941 = DelayLine(10,b1165)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1290 = SRAMBankedWrite(x1019,Vector(x1289),Vector(List(Const(0), Const(3))),Vector(x1938),Vector(Set(x1939, x1935, x1936, x1937, x1941, x1940)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1291 = SRAMBankedWrite(x1018,Vector(x1289),Vector(List(Const(0), Const(3))),Vector(x1938),Vector(Set(x1939, x1935, x1936, x1937, x1941, x1940)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1292 block #0
                                } // End of x1292
                              } // End of x1293 block #0
                            } // End of x1293
                          } // End of x1294 block #0
                        } // End of x1294
                        x1408 = UnrolledForeach(Set(b1166, b1006, b925, b914),x1178,Block(Const(())),List(List(b1295, b1296, b1297, b1298)),List(List(b1299, b1300, b1301, b1302)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1779 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1307 = CounterNew(Const(0),x1779,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1780 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1308 = CounterNew(Const(0),x1780,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1781 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1309 = CounterNew(Const(0),x1781,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1782 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1310 = CounterNew(Const(0),x1782,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1311 = CounterChainNew(List(x1307))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1312 = CounterChainNew(List(x1308))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1313 = CounterChainNew(List(x1309))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1314 = CounterChainNew(List(x1310))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1407 = ParallelPipe(Set(b1166, b1006, b925, b914),Block(Const(()))) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1337 = UnrolledForeach(Set(b925, b1006, b1166, b914, b1299),x1311,Block(Const(())),List(List(b1315)),List(List(b1316)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1319 = FixDivSRA(b1162,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1320 = FixSLA(x1319,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1321 = FixDivSRA(b1295,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1322 = FixAdd(x1320,x1321)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1942 = DelayLine(6,x1322)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1943 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1944 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1945 = DelayLine(7,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1946 = DelayLine(7,b1316)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1947 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1948 = DelayLine(7,b1299)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1323 = SRAMBankedRead(x1018,Vector(List(Const(1), Const(0))),Vector(x1942),Vector(Set(x1946, x1943, x1947, x1948, x1944, x1945)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1324 = VecApply(x1323,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1325 = FixSLA(x1319,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1326 = FixAdd(x1325,b1315)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1949 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1950 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1951 = DelayLine(1,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1952 = DelayLine(1,b1316)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1953 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1954 = DelayLine(1,b1299)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1327 = SRAMBankedRead(x934,Vector(List(Const(1), Const(0))),Vector(x1326),Vector(Set(x1950, x1954, x1951, x1953, x1952, x1949)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1328 = VecApply(x1327,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1329 = FixSLA(b1315,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1330 = FixAdd(x1329,x1321)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1331 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(0))),Vector(x1330),Vector(Set(x1950, x1954, x1951, x1953, x1952, x1949)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1332 = VecApply(x1331,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1333 = FixMul(x1328,x1332)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1334 = FixAdd(x1324,x1333)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1955 = DelayLine(9,x1322)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1956 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1957 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1958 = DelayLine(10,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1959 = DelayLine(10,b1316)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1960 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1961 = DelayLine(10,b1299)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1335 = SRAMBankedWrite(x1019,Vector(x1334),Vector(List(Const(1), Const(0))),Vector(x1955),Vector(Set(x1956, x1960, x1959, x1958, x1961, x1957)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1336 = SRAMBankedWrite(x1018,Vector(x1334),Vector(List(Const(1), Const(0))),Vector(x1955),Vector(Set(x1956, x1960, x1959, x1958, x1961, x1957)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1337 block #0
                                } // End of x1337
                                x1360 = UnrolledForeach(Set(b925, b1006, b1166, b1300, b914),x1312,Block(Const(())),List(List(b1338)),List(List(b1339)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1342 = FixDivSRA(b1162,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1343 = FixSLA(x1342,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1344 = FixDivSRA(b1296,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1345 = FixAdd(x1343,x1344)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1962 = DelayLine(6,x1345)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1963 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1964 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1965 = DelayLine(7,b1339)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1966 = DelayLine(7,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1967 = DelayLine(7,b1300)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1968 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1346 = SRAMBankedRead(x1018,Vector(List(Const(1), Const(1))),Vector(x1962),Vector(Set(x1967, x1963, x1968, x1964, x1965, x1966)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1347 = VecApply(x1346,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1348 = FixSLA(x1342,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1349 = FixAdd(x1348,b1338)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1969 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1970 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1971 = DelayLine(1,b1339)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1972 = DelayLine(1,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1973 = DelayLine(1,b1300)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1974 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1350 = SRAMBankedRead(x934,Vector(List(Const(1), Const(0))),Vector(x1349),Vector(Set(x1971, x1970, x1974, x1969, x1973, x1972)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1351 = VecApply(x1350,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1352 = FixSLA(b1338,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1353 = FixAdd(x1352,x1344)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1354 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(1))),Vector(x1353),Vector(Set(x1971, x1970, x1974, x1969, x1973, x1972)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1355 = VecApply(x1354,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1356 = FixMul(x1351,x1355)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1357 = FixAdd(x1347,x1356)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1975 = DelayLine(9,x1345)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1976 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1977 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1978 = DelayLine(10,b1339)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1979 = DelayLine(10,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1980 = DelayLine(10,b1300)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1981 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1358 = SRAMBankedWrite(x1019,Vector(x1357),Vector(List(Const(1), Const(1))),Vector(x1975),Vector(Set(x1978, x1979, x1980, x1981, x1977, x1976)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1359 = SRAMBankedWrite(x1018,Vector(x1357),Vector(List(Const(1), Const(1))),Vector(x1975),Vector(Set(x1978, x1979, x1980, x1981, x1977, x1976)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1360 block #0
                                } // End of x1360
                                x1383 = UnrolledForeach(Set(b925, b1006, b1301, b1166, b914),x1313,Block(Const(())),List(List(b1361)),List(List(b1362)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1365 = FixDivSRA(b1162,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1366 = FixSLA(x1365,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1367 = FixDivSRA(b1297,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1368 = FixAdd(x1366,x1367)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1982 = DelayLine(7,b1362)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1983 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1984 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1985 = DelayLine(7,b1301)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1986 = DelayLine(7,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1987 = DelayLine(6,x1368)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1988 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1369 = SRAMBankedRead(x1018,Vector(List(Const(1), Const(2))),Vector(x1987),Vector(Set(x1982, x1988, x1985, x1983, x1984, x1986)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1370 = VecApply(x1369,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1371 = FixSLA(x1365,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1372 = FixAdd(x1371,b1361)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1989 = DelayLine(1,b1362)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1990 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1991 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1992 = DelayLine(1,b1301)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1993 = DelayLine(1,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1994 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1373 = SRAMBankedRead(x934,Vector(List(Const(1), Const(0))),Vector(x1372),Vector(Set(x1992, x1991, x1993, x1990, x1994, x1989)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1374 = VecApply(x1373,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1375 = FixSLA(b1361,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1376 = FixAdd(x1375,x1367)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1377 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(2))),Vector(x1376),Vector(Set(x1992, x1991, x1993, x1990, x1994, x1989)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1378 = VecApply(x1377,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1379 = FixMul(x1374,x1378)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1380 = FixAdd(x1370,x1379)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1995 = DelayLine(10,b1362)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1996 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1997 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1998 = DelayLine(10,b1301)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1999 = DelayLine(10,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2000 = DelayLine(9,x1368)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2001 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1381 = SRAMBankedWrite(x1019,Vector(x1380),Vector(List(Const(1), Const(2))),Vector(x2000),Vector(Set(x1995, x1999, x1996, x2001, x1997, x1998)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1382 = SRAMBankedWrite(x1018,Vector(x1380),Vector(List(Const(1), Const(2))),Vector(x2000),Vector(Set(x1995, x1999, x1996, x2001, x1997, x1998)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1383 block #0
                                } // End of x1383
                                x1406 = UnrolledForeach(Set(b1302, b925, b1006, b1166, b914),x1314,Block(Const(())),List(List(b1384)),List(List(b1385)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1388 = FixDivSRA(b1162,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1389 = FixSLA(x1388,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1390 = FixDivSRA(b1298,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1391 = FixAdd(x1389,x1390)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2002 = DelayLine(6,x1391)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2003 = DelayLine(7,b1302)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2004 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2005 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2006 = DelayLine(7,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2007 = DelayLine(7,b1385)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2008 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1392 = SRAMBankedRead(x1018,Vector(List(Const(1), Const(3))),Vector(x2002),Vector(Set(x2007, x2006, x2005, x2004, x2003, x2008)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1393 = VecApply(x1392,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1394 = FixSLA(x1388,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1395 = FixAdd(x1394,b1384)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2009 = DelayLine(1,b1302)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2010 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2011 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2012 = DelayLine(1,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2013 = DelayLine(1,b1385)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2014 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1396 = SRAMBankedRead(x934,Vector(List(Const(1), Const(0))),Vector(x1395),Vector(Set(x2014, x2010, x2011, x2012, x2013, x2009)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1397 = VecApply(x1396,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1398 = FixSLA(b1384,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1399 = FixAdd(x1398,x1390)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1400 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(3))),Vector(x1399),Vector(Set(x2014, x2010, x2011, x2012, x2013, x2009)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1401 = VecApply(x1400,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1402 = FixMul(x1397,x1401)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1403 = FixAdd(x1393,x1402)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2015 = DelayLine(9,x1391)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2016 = DelayLine(10,b1302)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2017 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2018 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2019 = DelayLine(10,b1166)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2020 = DelayLine(10,b1385)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2021 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1404 = SRAMBankedWrite(x1019,Vector(x1403),Vector(List(Const(1), Const(3))),Vector(x2015),Vector(Set(x2020, x2017, x2016, x2019, x2021, x2018)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1405 = SRAMBankedWrite(x1018,Vector(x1403),Vector(List(Const(1), Const(3))),Vector(x2015),Vector(Set(x2020, x2017, x2016, x2019, x2021, x2018)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1406 block #0
                                } // End of x1406
                              } // End of x1407 block #0
                            } // End of x1407
                          } // End of x1408 block #0
                        } // End of x1408
                        x1522 = UnrolledForeach(Set(b1167, b1006, b925, b914),x1179,Block(Const(())),List(List(b1409, b1410, b1411, b1412)),List(List(b1413, b1414, b1415, b1416)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1783 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1421 = CounterNew(Const(0),x1783,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1784 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1422 = CounterNew(Const(0),x1784,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1785 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1423 = CounterNew(Const(0),x1785,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1786 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1424 = CounterNew(Const(0),x1786,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1425 = CounterChainNew(List(x1421))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1426 = CounterChainNew(List(x1422))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1427 = CounterChainNew(List(x1423))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1428 = CounterChainNew(List(x1424))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1521 = ParallelPipe(Set(b1167, b1006, b925, b914),Block(Const(()))) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1451 = UnrolledForeach(Set(b925, b1006, b1167, b1413, b914),x1425,Block(Const(())),List(List(b1429)),List(List(b1430)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1433 = FixDivSRA(b1163,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1434 = FixSLA(x1433,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1435 = FixDivSRA(b1409,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1436 = FixAdd(x1434,x1435)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2022 = DelayLine(7,b1430)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2023 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2024 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2025 = DelayLine(7,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2026 = DelayLine(7,b1413)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2027 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2028 = DelayLine(6,x1436)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1437 = SRAMBankedRead(x1018,Vector(List(Const(2), Const(0))),Vector(x2028),Vector(Set(x2024, x2027, x2023, x2025, x2022, x2026)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1438 = VecApply(x1437,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1439 = FixSLA(x1433,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1440 = FixAdd(x1439,b1429)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2029 = DelayLine(1,b1430)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2030 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2031 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2032 = DelayLine(1,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2033 = DelayLine(1,b1413)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2034 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1441 = SRAMBankedRead(x934,Vector(List(Const(2), Const(0))),Vector(x1440),Vector(Set(x2031, x2034, x2032, x2033, x2029, x2030)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1442 = VecApply(x1441,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1443 = FixSLA(b1429,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1444 = FixAdd(x1443,x1435)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1445 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(0))),Vector(x1444),Vector(Set(x2031, x2034, x2032, x2033, x2029, x2030)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1446 = VecApply(x1445,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1447 = FixMul(x1442,x1446)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1448 = FixAdd(x1438,x1447)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2035 = DelayLine(10,b1430)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2036 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2037 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2038 = DelayLine(10,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2039 = DelayLine(10,b1413)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2040 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2041 = DelayLine(9,x1436)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1449 = SRAMBankedWrite(x1019,Vector(x1448),Vector(List(Const(2), Const(0))),Vector(x2041),Vector(Set(x2035, x2039, x2038, x2037, x2036, x2040)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1450 = SRAMBankedWrite(x1018,Vector(x1448),Vector(List(Const(2), Const(0))),Vector(x2041),Vector(Set(x2035, x2039, x2038, x2037, x2036, x2040)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1451 block #0
                                } // End of x1451
                                x1474 = UnrolledForeach(Set(b925, b1006, b1414, b1167, b914),x1426,Block(Const(())),List(List(b1452)),List(List(b1453)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1456 = FixDivSRA(b1163,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1457 = FixSLA(x1456,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1458 = FixDivSRA(b1410,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1459 = FixAdd(x1457,x1458)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2042 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2043 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2044 = DelayLine(7,b1414)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2045 = DelayLine(7,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2046 = DelayLine(6,x1459)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2047 = DelayLine(7,b1453)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2048 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1460 = SRAMBankedRead(x1018,Vector(List(Const(2), Const(1))),Vector(x2046),Vector(Set(x2042, x2047, x2043, x2048, x2044, x2045)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1461 = VecApply(x1460,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1462 = FixSLA(x1456,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1463 = FixAdd(x1462,b1452)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2049 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2050 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2051 = DelayLine(1,b1414)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2052 = DelayLine(1,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2053 = DelayLine(1,b1453)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2054 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1464 = SRAMBankedRead(x934,Vector(List(Const(2), Const(0))),Vector(x1463),Vector(Set(x2049, x2053, x2052, x2051, x2054, x2050)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1465 = VecApply(x1464,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1466 = FixSLA(b1452,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1467 = FixAdd(x1466,x1458)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1468 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(1))),Vector(x1467),Vector(Set(x2049, x2053, x2052, x2051, x2054, x2050)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1469 = VecApply(x1468,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1470 = FixMul(x1465,x1469)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1471 = FixAdd(x1461,x1470)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2055 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2056 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2057 = DelayLine(10,b1414)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2058 = DelayLine(10,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2059 = DelayLine(9,x1459)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2060 = DelayLine(10,b1453)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2061 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1472 = SRAMBankedWrite(x1019,Vector(x1471),Vector(List(Const(2), Const(1))),Vector(x2059),Vector(Set(x2058, x2061, x2057, x2055, x2060, x2056)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1473 = SRAMBankedWrite(x1018,Vector(x1471),Vector(List(Const(2), Const(1))),Vector(x2059),Vector(Set(x2058, x2061, x2057, x2055, x2060, x2056)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1474 block #0
                                } // End of x1474
                                x1497 = UnrolledForeach(Set(b1415, b925, b1006, b1167, b914),x1427,Block(Const(())),List(List(b1475)),List(List(b1476)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1479 = FixDivSRA(b1163,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1480 = FixSLA(x1479,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1481 = FixDivSRA(b1411,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1482 = FixAdd(x1480,x1481)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2062 = DelayLine(6,x1482)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2063 = DelayLine(7,b1415)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2064 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2065 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2066 = DelayLine(7,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2067 = DelayLine(7,b1476)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2068 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1483 = SRAMBankedRead(x1018,Vector(List(Const(2), Const(2))),Vector(x2062),Vector(Set(x2067, x2068, x2065, x2064, x2066, x2063)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1484 = VecApply(x1483,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1485 = FixSLA(x1479,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1486 = FixAdd(x1485,b1475)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2069 = DelayLine(1,b1415)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2070 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2071 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2072 = DelayLine(1,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2073 = DelayLine(1,b1476)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2074 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1487 = SRAMBankedRead(x934,Vector(List(Const(2), Const(0))),Vector(x1486),Vector(Set(x2072, x2073, x2069, x2071, x2070, x2074)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1488 = VecApply(x1487,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1489 = FixSLA(b1475,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1490 = FixAdd(x1489,x1481)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1491 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(2))),Vector(x1490),Vector(Set(x2072, x2073, x2069, x2071, x2070, x2074)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1492 = VecApply(x1491,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1493 = FixMul(x1488,x1492)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1494 = FixAdd(x1484,x1493)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2075 = DelayLine(9,x1482)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2076 = DelayLine(10,b1415)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2077 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2078 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2079 = DelayLine(10,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2080 = DelayLine(10,b1476)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2081 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1495 = SRAMBankedWrite(x1019,Vector(x1494),Vector(List(Const(2), Const(2))),Vector(x2075),Vector(Set(x2077, x2080, x2076, x2079, x2078, x2081)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1496 = SRAMBankedWrite(x1018,Vector(x1494),Vector(List(Const(2), Const(2))),Vector(x2075),Vector(Set(x2077, x2080, x2076, x2079, x2078, x2081)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1497 block #0
                                } // End of x1497
                                x1520 = UnrolledForeach(Set(b925, b1006, b1167, b914, b1416),x1428,Block(Const(())),List(List(b1498)),List(List(b1499)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1502 = FixDivSRA(b1163,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1503 = FixSLA(x1502,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1504 = FixDivSRA(b1412,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1505 = FixAdd(x1503,x1504)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2082 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2083 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2084 = DelayLine(7,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2085 = DelayLine(7,b1499)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2086 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2087 = DelayLine(6,x1505)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2088 = DelayLine(7,b1416)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1506 = SRAMBankedRead(x1018,Vector(List(Const(2), Const(3))),Vector(x2087),Vector(Set(x2082, x2083, x2085, x2084, x2086, x2088)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1507 = VecApply(x1506,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1508 = FixSLA(x1502,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1509 = FixAdd(x1508,b1498)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2089 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2090 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2091 = DelayLine(1,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2092 = DelayLine(1,b1499)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2093 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2094 = DelayLine(1,b1416)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1510 = SRAMBankedRead(x934,Vector(List(Const(2), Const(0))),Vector(x1509),Vector(Set(x2094, x2090, x2093, x2089, x2092, x2091)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1511 = VecApply(x1510,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1512 = FixSLA(b1498,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1513 = FixAdd(x1512,x1504)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1514 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(3))),Vector(x1513),Vector(Set(x2094, x2090, x2093, x2089, x2092, x2091)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1515 = VecApply(x1514,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1516 = FixMul(x1511,x1515)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1517 = FixAdd(x1507,x1516)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2095 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2096 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2097 = DelayLine(10,b1167)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2098 = DelayLine(10,b1499)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2099 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2100 = DelayLine(9,x1505)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2101 = DelayLine(10,b1416)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1518 = SRAMBankedWrite(x1019,Vector(x1517),Vector(List(Const(2), Const(3))),Vector(x2100),Vector(Set(x2099, x2097, x2101, x2096, x2098, x2095)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1519 = SRAMBankedWrite(x1018,Vector(x1517),Vector(List(Const(2), Const(3))),Vector(x2100),Vector(Set(x2099, x2097, x2101, x2096, x2098, x2095)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1520 block #0
                                } // End of x1520
                              } // End of x1521 block #0
                            } // End of x1521
                          } // End of x1522 block #0
                        } // End of x1522
                        x1636 = UnrolledForeach(Set(b1168, b1006, b925, b914),x1180,Block(Const(())),List(List(b1523, b1524, b1525, b1526)),List(List(b1527, b1528, b1529, b1530)),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1787 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1535 = CounterNew(Const(0),x1787,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1788 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1536 = CounterNew(Const(0),x1788,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1789 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1537 = CounterNew(Const(0),x1789,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1790 = RegRead(x916)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1538 = CounterNew(Const(0),x1790,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1539 = CounterChainNew(List(x1535))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1540 = CounterChainNew(List(x1536))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1541 = CounterChainNew(List(x1537))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1542 = CounterChainNew(List(x1538))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1635 = ParallelPipe(Set(b1168, b1006, b925, b914),Block(Const(()))) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1565 = UnrolledForeach(Set(b1168, b925, b1006, b914, b1527),x1539,Block(Const(())),List(List(b1543)),List(List(b1544)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1547 = FixDivSRA(b1164,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1548 = FixSLA(x1547,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1549 = FixDivSRA(b1523,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1550 = FixAdd(x1548,x1549)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2102 = DelayLine(7,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2103 = DelayLine(7,b1544)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2104 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2105 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2106 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2107 = DelayLine(7,b1527)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2108 = DelayLine(6,x1550)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1551 = SRAMBankedRead(x1018,Vector(List(Const(3), Const(0))),Vector(x2108),Vector(Set(x2104, x2105, x2103, x2107, x2102, x2106)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1552 = VecApply(x1551,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1553 = FixSLA(x1547,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1554 = FixAdd(x1553,b1543)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2109 = DelayLine(1,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2110 = DelayLine(1,b1544)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2111 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2112 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2113 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2114 = DelayLine(1,b1527)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1555 = SRAMBankedRead(x934,Vector(List(Const(3), Const(0))),Vector(x1554),Vector(Set(x2109, x2114, x2112, x2111, x2113, x2110)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1556 = VecApply(x1555,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1557 = FixSLA(b1543,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1558 = FixAdd(x1557,x1549)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1559 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(0))),Vector(x1558),Vector(Set(x2109, x2114, x2112, x2111, x2113, x2110)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1560 = VecApply(x1559,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1561 = FixMul(x1556,x1560)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1562 = FixAdd(x1552,x1561)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2115 = DelayLine(10,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2116 = DelayLine(10,b1544)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2117 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2118 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2119 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2120 = DelayLine(10,b1527)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2121 = DelayLine(9,x1550)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1563 = SRAMBankedWrite(x1019,Vector(x1562),Vector(List(Const(3), Const(0))),Vector(x2121),Vector(Set(x2117, x2118, x2115, x2119, x2116, x2120)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1564 = SRAMBankedWrite(x1018,Vector(x1562),Vector(List(Const(3), Const(0))),Vector(x2121),Vector(Set(x2117, x2118, x2115, x2119, x2116, x2120)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1565 block #0
                                } // End of x1565
                                x1588 = UnrolledForeach(Set(b1168, b925, b1006, b1528, b914),x1540,Block(Const(())),List(List(b1566)),List(List(b1567)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1570 = FixDivSRA(b1164,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1571 = FixSLA(x1570,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1572 = FixDivSRA(b1524,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1573 = FixAdd(x1571,x1572)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2122 = DelayLine(7,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2123 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2124 = DelayLine(6,x1573)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2125 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2126 = DelayLine(7,b1567)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2127 = DelayLine(7,b1528)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2128 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1574 = SRAMBankedRead(x1018,Vector(List(Const(3), Const(1))),Vector(x2124),Vector(Set(x2126, x2122, x2125, x2128, x2123, x2127)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1575 = VecApply(x1574,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1576 = FixSLA(x1570,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1577 = FixAdd(x1576,b1566)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2129 = DelayLine(1,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2130 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2131 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2132 = DelayLine(1,b1567)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2133 = DelayLine(1,b1528)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2134 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1578 = SRAMBankedRead(x934,Vector(List(Const(3), Const(0))),Vector(x1577),Vector(Set(x2131, x2133, x2132, x2134, x2129, x2130)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1579 = VecApply(x1578,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1580 = FixSLA(b1566,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1581 = FixAdd(x1580,x1572)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1582 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(1))),Vector(x1581),Vector(Set(x2131, x2133, x2132, x2134, x2129, x2130)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1583 = VecApply(x1582,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1584 = FixMul(x1579,x1583)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1585 = FixAdd(x1575,x1584)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2135 = DelayLine(10,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2136 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2137 = DelayLine(9,x1573)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2138 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2139 = DelayLine(10,b1567)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2140 = DelayLine(10,b1528)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2141 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1586 = SRAMBankedWrite(x1019,Vector(x1585),Vector(List(Const(3), Const(1))),Vector(x2137),Vector(Set(x2141, x2136, x2140, x2139, x2135, x2138)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1587 = SRAMBankedWrite(x1018,Vector(x1585),Vector(List(Const(3), Const(1))),Vector(x2137),Vector(Set(x2141, x2136, x2140, x2139, x2135, x2138)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1588 block #0
                                } // End of x1588
                                x1611 = UnrolledForeach(Set(b1168, b1529, b925, b1006, b914),x1541,Block(Const(())),List(List(b1589)),List(List(b1590)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1593 = FixDivSRA(b1164,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1594 = FixSLA(x1593,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1595 = FixDivSRA(b1525,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1596 = FixAdd(x1594,x1595)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2142 = DelayLine(7,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2143 = DelayLine(6,x1596)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2144 = DelayLine(7,b1529)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2145 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2146 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2147 = DelayLine(7,b1590)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2148 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1597 = SRAMBankedRead(x1018,Vector(List(Const(3), Const(2))),Vector(x2143),Vector(Set(x2146, x2147, x2144, x2148, x2145, x2142)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1598 = VecApply(x1597,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1599 = FixSLA(x1593,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1600 = FixAdd(x1599,b1589)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2149 = DelayLine(1,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2150 = DelayLine(1,b1529)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2151 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2152 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2153 = DelayLine(1,b1590)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2154 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1601 = SRAMBankedRead(x934,Vector(List(Const(3), Const(0))),Vector(x1600),Vector(Set(x2154, x2150, x2153, x2149, x2151, x2152)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1602 = VecApply(x1601,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1603 = FixSLA(b1589,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1604 = FixAdd(x1603,x1595)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1605 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(2))),Vector(x1604),Vector(Set(x2154, x2150, x2153, x2149, x2151, x2152)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1606 = VecApply(x1605,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1607 = FixMul(x1602,x1606)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1608 = FixAdd(x1598,x1607)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2155 = DelayLine(10,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2156 = DelayLine(9,x1596)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2157 = DelayLine(10,b1529)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2158 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2159 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2160 = DelayLine(10,b1590)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2161 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1609 = SRAMBankedWrite(x1019,Vector(x1608),Vector(List(Const(3), Const(2))),Vector(x2156),Vector(Set(x2158, x2157, x2161, x2160, x2155, x2159)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1610 = SRAMBankedWrite(x1018,Vector(x1608),Vector(List(Const(3), Const(2))),Vector(x2156),Vector(Set(x2158, x2157, x2161, x2160, x2155, x2159)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1611 block #0
                                } // End of x1611
                                x1634 = UnrolledForeach(Set(b1168, b925, b1006, b1530, b914),x1542,Block(Const(())),List(List(b1612)),List(List(b1613)),None) {
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                  block 0: Block(Const(())) {
                                    x1616 = FixDivSRA(b1164,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1617 = FixSLA(x1616,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1618 = FixDivSRA(b1526,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1619 = FixAdd(x1617,x1618)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2162 = DelayLine(7,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2163 = DelayLine(7,b1613)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2164 = DelayLine(7,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2165 = DelayLine(6,x1619)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2166 = DelayLine(7,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2167 = DelayLine(7,b1530)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2168 = DelayLine(7,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1620 = SRAMBankedRead(x1018,Vector(List(Const(3), Const(3))),Vector(x2165),Vector(Set(x2163, x2168, x2164, x2166, x2167, x2162)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1621 = VecApply(x1620,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1622 = FixSLA(x1616,Const(4))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1623 = FixAdd(x1622,b1612)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2169 = DelayLine(1,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2170 = DelayLine(1,b1613)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2171 = DelayLine(1,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2172 = DelayLine(1,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2173 = DelayLine(1,b1530)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2174 = DelayLine(1,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1624 = SRAMBankedRead(x934,Vector(List(Const(3), Const(0))),Vector(x1623),Vector(Set(x2173, x2169, x2172, x2171, x2174, x2170)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1625 = VecApply(x1624,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1626 = FixSLA(b1612,Const(2))
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.2
                                     - Reduce Latency:   0.2
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1627 = FixAdd(x1626,x1618)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1628 = SRAMBankedRead(x1017,Vector(List(Const(0), Const(3))),Vector(x1627),Vector(Set(x2173, x2169, x2172, x2171, x2174, x2170)),Vec[Fix[TRUE,_24,_8]])
                                     - Type: Vec[Fix[TRUE,_24,_8]]
                                     - Cycle: <no cycle>
                                     - Latency:          2.0
                                     - Reduce Latency:   2.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1629 = VecApply(x1628,0)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1630 = FixMul(x1625,x1629)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          6.0
                                     - Reduce Latency:   6.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1631 = FixAdd(x1621,x1630)
                                     - Type: Fix[TRUE,_24,_8]
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2175 = DelayLine(10,b1168)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2176 = DelayLine(10,b1613)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2177 = DelayLine(10,b925)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2178 = DelayLine(9,x1619)
                                     - Type: Fix[TRUE,_32,_0]
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2179 = DelayLine(10,b1006)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2180 = DelayLine(10,b1530)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x2181 = DelayLine(10,b914)
                                     - Type: Bit
                                     - Cycle: <no cycle>
                                     - Latency:          0.0
                                     - Reduce Latency:   0.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1632 = SRAMBankedWrite(x1019,Vector(x1631),Vector(List(Const(3), Const(3))),Vector(x2178),Vector(Set(x2179, x2181, x2176, x2180, x2175, x2177)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                    x1633 = SRAMBankedWrite(x1018,Vector(x1631),Vector(List(Const(3), Const(3))),Vector(x2178),Vector(Set(x2179, x2181, x2176, x2180, x2175, x2177)))
                                     - Type: Void
                                     - Cycle: <no cycle>
                                     - Latency:          1.0
                                     - Reduce Latency:   1.0
                                     - Requires Regs:    false
                                     - Built-In Latency: 0.0
                                     - Delays: <none>
                                  } // End of x1634 block #0
                                } // End of x1634
                              } // End of x1635 block #0
                            } // End of x1635
                          } // End of x1636 block #0
                        } // End of x1636
                      } // End of x1637 block #0
                    } // End of x1637
                  } // End of x1638 block #0
                } // End of x1638
                x1701 = UnitPipe(Set(b1006, b925, b914),Block(Const(())),None) {
                 - Name: DenseTransfer
                 - Type: Void
                 - Cycle: <no cycle>
                 - Latency:          0.0
                 - Reduce Latency:   0.0
                 - Requires Regs:    false
                 - Built-In Latency: 0.0
                 - Delays: <none>
                  block 0: Block(Const(())) {
                    x1639 = StreamOutNew(BurstCmdBus)
                     - Type: StreamOut[BurstCmd]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1640 = StreamOutNew(BurstFullDataBus())
                     - Type: StreamOut[Tup2[Fix[TRUE,_24,_8],Bit]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1641 = StreamInNew(BurstAckBus)
                     - Type: StreamIn[Bit]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1791 = RegRead(x927)
                     - Type: Fix[TRUE,_32,_0]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1642 = CounterNew(Const(0),x1791,Const(1),Const(1))
                     - Type: Counter[Fix[TRUE,_32,_0]]
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1643 = CounterChainNew(List(x1642))
                     - Type: CounterChain
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                    x1700 = UnrolledForeach(Set(),x1643,Block(Const(())),List(List(b1644)),List(List(b1645)),None) {
                     - Type: Void
                     - Cycle: <no cycle>
                     - Latency:          0.0
                     - Reduce Latency:   0.0
                     - Requires Regs:    false
                     - Built-In Latency: 0.0
                     - Delays: <none>
                      block 0: Block(Const(())) {
                        x1695 = UnitPipe(Set(b1645),Block(Const(())),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1646 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1647 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1648 = RegNew(Const(0))
                             - Type: Reg[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1672 = UnitPipe(Set(),Block(Const(())),None) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1649 = FixAdd(b924,b1644)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1650 = RegRead(x879)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2182 = DelayLine(1,x1650)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2183 = DelayLine(1,b1005)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1806 = FixFMA(x1649,x2182,x2183)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          6.0
                                 - Reduce Latency:   6.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1653 = FixDivSRA(x1806,Const(4))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1654 = FixSLA(x1653,Const(4))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1807 = FixSLA(x1653,Const(6))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1656 = FixSub(x1806,x1654)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1657 = RegRead(x1011)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2184 = DelayLine(8,x1657)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1658 = FixAdd(x1656,x2184)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1659 = FixAdd(x1658,Const(15))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1660 = FixDivSRA(x1659,Const(4))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1661 = FixSLA(x1660,Const(4))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1808 = FixSLA(x1660,Const(6))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1663 = FixToFix(x1807,TRUE,_64,_0)
                                 - Type: Fix[TRUE,_64,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1664 = DRAMAddress(x906)
                                 - Type: Fix[TRUE,_64,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2185 = DelayLine(7,x1664)
                                 - Type: Fix[TRUE,_64,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1665 = FixAdd(x1663,x2185)
                                 - Type: Fix[TRUE,_64,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          2.0
                                 - Reduce Latency:   2.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2186 = DelayLine(1,x1665)
                                 - Type: Fix[TRUE,_64,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1666 = SimpleStruct(ArrayBuffer((offset,x2186), (size,x1808), (isLoad,Const(false))))
                                 - Type: BurstCmd
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1667 = DRAMIsAlloc(x906)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2187 = DelayLine(10,x1667)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1668 = StreamOutBankedWrite(x1639,ArrayBuffer(x1666),ArrayBuffer(Set(x2187)))
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1669 = RegWrite(x1646,x1656,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1670 = RegWrite(x1647,x1658,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1671 = RegWrite(x1648,x1661,Set())
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                              } // End of x1672 block #0
                            } // End of x1672
                            x1792 = RegRead(x1648)
                             - Type: Fix[TRUE,_32,_0]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1674 = CounterNew(Const(0),x1792,Const(1),Const(1))
                             - Type: Counter[Fix[TRUE,_32,_0]]
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1675 = CounterChainNew(List(x1674))
                             - Type: CounterChain
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                            x1694 = UnrolledForeach(Set(),x1675,Block(Const(())),List(List(b1676)),List(List(b1677)),None) {
                             - Type: Void
                             - Cycle: <no cycle>
                             - Latency:          0.0
                             - Reduce Latency:   0.0
                             - Requires Regs:    false
                             - Built-In Latency: 0.0
                             - Delays: <none>
                              block 0: Block(Const(())) {
                                x1678 = RegRead(x1646)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1679 = FixLeq(x1678,b1676)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.4
                                 - Reduce Latency:   0.4
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1680 = RegRead(x1647)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1681 = FixLst(b1676,x1680)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.4
                                 - Reduce Latency:   0.4
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1682 = And(x1679,x1681)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    true
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1683 = FixSub(b1676,x1678)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1809 = FixAnd(b1644,Const(3))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1810 = FixAnd(x1683,Const(3))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1686 = FixDivSRA(b1644,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1687 = FixSLA(x1686,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1688 = FixDivSRA(x1683,Const(2))
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.2
                                 - Reduce Latency:   0.2
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2188 = DelayLine(1,x1687)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1689 = FixAdd(x2188,x1688)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          1.0
                                 - Reduce Latency:   1.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2189 = DelayLine(2,x1809)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2190 = DelayLine(1,x1810)
                                 - Type: Fix[TRUE,_32,_0]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2191 = DelayLine(2,b1677)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2192 = DelayLine(2,x1682)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1690 = SRAMBankedRead(x1019,Vector(List(x2189, x2190)),Vector(x1689),Vector(Set(x2192, x2191)),Vec[Fix[TRUE,_24,_8]])
                                 - Type: Vec[Fix[TRUE,_24,_8]]
                                 - Cycle: <no cycle>
                                 - Latency:          2.0
                                 - Reduce Latency:   2.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1691 = VecApply(x1690,0)
                                 - Type: Fix[TRUE,_24,_8]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2193 = DelayLine(4,x1682)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1692 = SimpleStruct(ArrayBuffer((_1,x1691), (_2,x2193)))
                                 - Type: Tup2[Fix[TRUE,_24,_8],Bit]
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x2194 = DelayLine(4,b1677)
                                 - Type: Bit
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                                x1693 = StreamOutBankedWrite(x1640,ArrayBuffer(x1692),ArrayBuffer(Set(x2194)))
                                 - Type: Void
                                 - Cycle: <no cycle>
                                 - Latency:          0.0
                                 - Reduce Latency:   0.0
                                 - Requires Regs:    false
                                 - Built-In Latency: 0.0
                                 - Delays: <none>
                              } // End of x1694 block #0
                            } // End of x1694
                          } // End of x1695 block #0
                        } // End of x1695
                        x1696 = FringeDenseStore(x906,x1639,x1640,x1641)
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                        x1699 = UnitPipe(Set(b1645),Block(Const(())),None) {
                         - Type: Void
                         - Cycle: <no cycle>
                         - Latency:          0.0
                         - Reduce Latency:   0.0
                         - Requires Regs:    false
                         - Built-In Latency: 0.0
                         - Delays: <none>
                          block 0: Block(Const(())) {
                            x1697 = StreamInBankedRead(x1641,ArrayBuffer(Set()))
                             - Type: Vec[Bit]
                             - Cycle: <no cycle>
                             - Latency:          1.0
                             - Reduce Latency:   1.0
                             - Requires Regs:    true
                             - Built-In Latency: 0.0
                             - Delays: <none>
                          } // End of x1699 block #0
                        } // End of x1699
                      } // End of x1700 block #0
                    } // End of x1700
                  } // End of x1701 block #0
                } // End of x1701
              } // End of x1812 block #0
            } // End of x1812
          } // End of x1703 block #0
        } // End of x1703
      } // End of x1704 block #0
    } // End of x1704
  } // End of x810 block #0
} // End of x810
x1705 = FixMul(x904,x905)
 - Type: Fix[TRUE,_32,_0]
 - Cycle: <no cycle>
 - Latency:          6.0
 - Reduce Latency:   6.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1706 = ArrayNew(x1705)
 - Type: Array[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1707 = GetMem(x906,x1706)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1723 = MapIndices(x896,Block((b111) => x1722)) {
 - Type: Array[Fix[TRUE,_24,_8]]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b111) => x1722) {
    x1708 = FixDiv(b111,x885)
     - Name: i
     - Type: Fix[TRUE,_32,_0]
     - Cycle: <no cycle>
     - Latency:          20.0
     - Reduce Latency:   20.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x1709 = FixMod(b111,x885)
     - Name: j
     - Type: Fix[TRUE,_32,_0]
     - Cycle: <no cycle>
     - Latency:          16.0
     - Reduce Latency:   16.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x1710 = ArrayApply(x877,Const(2))
     - Type: Text
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x1711 = TextToFix(x1710,TRUE,_32,_0)
     - Type: Fix[TRUE,_32,_0]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
    x1719 = MapIndices(x1711,Block((b116) => x1718)) {
     - Type: Array[Fix[TRUE,_24,_8]]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block((b116) => x1718) {
        x1712 = FixMul(x1708,x888)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          6.0
         - Reduce Latency:   6.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1713 = FixAdd(x1712,b116)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          1.0
         - Reduce Latency:   1.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1714 = ArrayApply(x892,x1713)
         - Type: Fix[TRUE,_24,_8]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1715 = FixMul(b116,x885)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          6.0
         - Reduce Latency:   6.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1716 = FixAdd(x1715,x1709)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          1.0
         - Reduce Latency:   1.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1717 = ArrayApply(x895,x1716)
         - Type: Fix[TRUE,_24,_8]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1718 = FixMul(x1714,x1717)
         - Type: Fix[TRUE,_24,_8]
         - Cycle: <no cycle>
         - Latency:          6.0
         - Reduce Latency:   6.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
      } // End of x1719 block #0
    } // End of x1719
    x1722 = ArrayReduce(x1719,Block((x1719,b125) => x1720),Block((b126,b127) => x1721)) {
     - Type: Fix[TRUE,_24,_8]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block((x1719,b125) => x1720) {
        x1720 = ArrayApply(x1719,b125)
         - Type: Fix[TRUE,_24,_8]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
      } // End of x1722 block #0
      block 1: Block((b126,b127) => x1721) {
        x1721 = FixAdd(b126,b127)
         - Type: Fix[TRUE,_24,_8]
         - Cycle: <no cycle>
         - Latency:          1.0
         - Reduce Latency:   1.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
      } // End of x1722 block #1
    } // End of x1722
  } // End of x1723 block #0
} // End of x1723
x1724 = TextConcat(List(Const("Received: "), Const("\n")))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1725 = PrintIf(Set(),x1724)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1734 = SeriesForeach(Const(0),x904,Const(1),Block((b135) => Const(()))) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b135) => Const(())) {
    x1732 = SeriesForeach(Const(0),x905,Const(1),Block((b136) => Const(()))) {
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block((b136) => Const(())) {
        x1726 = FixMul(b135,x905)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          6.0
         - Reduce Latency:   6.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1727 = FixAdd(x1726,b136)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          1.0
         - Reduce Latency:   1.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1728 = ArrayApply(x1706,x1727)
         - Type: Fix[TRUE,_24,_8]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1729 = FixToText(x1728,None)
         - Type: Text
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1730 = TextConcat(List(x1729, Const("\t")))
         - Type: Text
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1731 = PrintIf(Set(),x1730)
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
      } // End of x1732 block #0
    } // End of x1732
    x1733 = PrintIf(Set(),Const("\n"))
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x1734 block #0
} // End of x1734
x1735 = TextConcat(List(Const("Wanted: "), Const("\n")))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1736 = PrintIf(Set(),x1735)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1745 = SeriesForeach(Const(0),x882,Const(1),Block((b148) => Const(()))) {
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((b148) => Const(())) {
    x1743 = SeriesForeach(Const(0),x885,Const(1),Block((b149) => Const(()))) {
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
      block 0: Block((b149) => Const(())) {
        x1737 = FixMul(b148,x885)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          6.0
         - Reduce Latency:   6.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1738 = FixAdd(x1737,b149)
         - Type: Fix[TRUE,_32,_0]
         - Cycle: <no cycle>
         - Latency:          1.0
         - Reduce Latency:   1.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1739 = ArrayApply(x1723,x1738)
         - Type: Fix[TRUE,_24,_8]
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1740 = FixToText(x1739,None)
         - Type: Text
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1741 = TextConcat(List(x1740, Const("\t")))
         - Type: Text
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
        x1742 = PrintIf(Set(),x1741)
         - Type: Void
         - Cycle: <no cycle>
         - Latency:          0.0
         - Reduce Latency:   0.0
         - Requires Regs:    false
         - Built-In Latency: 0.0
         - Delays: <none>
      } // End of x1743 block #0
    } // End of x1743
    x1744 = PrintIf(Set(),Const("\n"))
     - Type: Void
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x1745 block #0
} // End of x1745
x1749 = ArrayZip(x1706,x1723,Block((x1706,b159) => x1746),Block((x1723,b159) => x1747),Block((x1746,x1747) => x1748)) {
 - Type: Array[Bit]
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((x1706,b159) => x1746) {
    x1746 = ArrayApply(x1706,b159)
     - Name: x$41
     - Type: Fix[TRUE,_24,_8]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x1749 block #0
  block 1: Block((x1723,b159) => x1747) {
    x1747 = ArrayApply(x1723,b159)
     - Name: x$42
     - Type: Fix[TRUE,_24,_8]
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x1749 block #1
  block 2: Block((x1746,x1747) => x1748) {
    x1748 = FixEql(x1746,x1747)
     - Type: Bit
     - Cycle: <no cycle>
     - Latency:          0.2
     - Reduce Latency:   0.2
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x1749 block #2
} // End of x1749
x1752 = ArrayReduce(x1749,Block((x1749,b165) => x1750),Block((b166,b167) => x1751)) {
 - Name: cksum
 - Type: Bit
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
  block 0: Block((x1749,b165) => x1750) {
    x1750 = ArrayApply(x1749,b165)
     - Type: Bit
     - Cycle: <no cycle>
     - Latency:          0.0
     - Reduce Latency:   0.0
     - Requires Regs:    false
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x1752 block #0
  block 1: Block((b166,b167) => x1751) {
    x1751 = And(b166,b167)
     - Type: Bit
     - Cycle: <no cycle>
     - Latency:          0.2
     - Reduce Latency:   0.2
     - Requires Regs:    true
     - Built-In Latency: 0.0
     - Delays: <none>
  } // End of x1752 block #1
} // End of x1752
x1753 = BitToText(x1752)
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1754 = TextConcat(List(Const("Pass? "), x1753))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1755 = TextConcat(List(x1754, Const("\n")))
 - Type: Text
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1756 = PrintIf(Set(),x1755)
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
x1757 = AssertIf(Set(),x1752,Some(Const("Lab2GEMM.scala:154:12: Assertion failure")))
 - Type: Void
 - Cycle: <no cycle>
 - Latency:          0.0
 - Reduce Latency:   0.0
 - Requires Regs:    false
 - Built-In Latency: 0.0
 - Delays: <none>
