Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Dec  9 17:46:26 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Task3_top_timing_summary_routed.rpt -pb Task3_top_timing_summary_routed.pb -rpx Task3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Task3_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: u_vga_core/vga_timing/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.483        0.000                      0                 8489        0.067        0.000                      0                 8489        3.750        0.000                       0                  1304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.483        0.000                      0                 8489        0.067        0.000                      0                 8489        3.750        0.000                       0                  1304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.456ns (4.885%)  route 8.878ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.878    14.642    u_vga_core/video_mem/ram_reg_19072_19135_0_2/ADDRD1
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.500    14.922    u_vga_core/video_mem/ram_reg_19072_19135_0_2/WCLK
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMA/CLK
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X8Y117         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.125    u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.456ns (4.885%)  route 8.878ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.878    14.642    u_vga_core/video_mem/ram_reg_19072_19135_0_2/ADDRD1
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.500    14.922    u_vga_core/video_mem/ram_reg_19072_19135_0_2/WCLK
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMB/CLK
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X8Y117         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.125    u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.456ns (4.885%)  route 8.878ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.878    14.642    u_vga_core/video_mem/ram_reg_19072_19135_0_2/ADDRD1
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.500    14.922    u_vga_core/video_mem/ram_reg_19072_19135_0_2/WCLK
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMC/CLK
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X8Y117         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.125    u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 0.456ns (4.885%)  route 8.878ns (95.115%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.878    14.642    u_vga_core/video_mem/ram_reg_19072_19135_0_2/ADDRD1
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.500    14.922    u_vga_core/video_mem/ram_reg_19072_19135_0_2/WCLK
    SLICE_X8Y117         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMD/CLK
                         clock pessimism              0.180    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X8Y117         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.125    u_vga_core/video_mem/ram_reg_19072_19135_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -14.642    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.456ns (5.090%)  route 8.503ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.503    14.266    u_vga_core/video_mem/ram_reg_18944_19007_0_2/ADDRD1
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.577    14.999    u_vga_core/video_mem/ram_reg_18944_19007_0_2/WCLK
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMA/CLK
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.202    u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.456ns (5.090%)  route 8.503ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.503    14.266    u_vga_core/video_mem/ram_reg_18944_19007_0_2/ADDRD1
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.577    14.999    u_vga_core/video_mem/ram_reg_18944_19007_0_2/WCLK
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMB/CLK
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.202    u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.456ns (5.090%)  route 8.503ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.503    14.266    u_vga_core/video_mem/ram_reg_18944_19007_0_2/ADDRD1
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.577    14.999    u_vga_core/video_mem/ram_reg_18944_19007_0_2/WCLK
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMC/CLK
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.202    u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.935ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.456ns (5.090%)  route 8.503ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.999ns = ( 14.999 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.503    14.266    u_vga_core/video_mem/ram_reg_18944_19007_0_2/ADDRD1
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.577    14.999    u_vga_core/video_mem/ram_reg_18944_19007_0_2/WCLK
    SLICE_X6Y118         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMD/CLK
                         clock pessimism              0.180    15.179    
                         clock uncertainty           -0.035    15.144    
    SLICE_X6Y118         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.202    u_vga_core/video_mem/ram_reg_18944_19007_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -14.266    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.456ns (5.178%)  route 8.350ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.350    14.114    u_vga_core/video_mem/ram_reg_18688_18751_0_2/ADDRD1
    SLICE_X6Y116         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.580    15.002    u_vga_core/video_mem/ram_reg_18688_18751_0_2/WCLK
    SLICE_X6Y116         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMA/CLK
                         clock pessimism              0.180    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y116         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.205    u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 u_Task3/Xo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.806ns  (logic 0.456ns (5.178%)  route 8.350ns (94.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.002ns = ( 15.002 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.705     5.308    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.456     5.764 r  u_Task3/Xo_reg[1]/Q
                         net (fo=1500, routed)        8.350    14.114    u_vga_core/video_mem/ram_reg_18688_18751_0_2/ADDRD1
    SLICE_X6Y116         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        1.580    15.002    u_vga_core/video_mem/ram_reg_18688_18751_0_2/WCLK
    SLICE_X6Y116         RAMD64E                                      r  u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMB/CLK
                         clock pessimism              0.180    15.182    
                         clock uncertainty           -0.035    15.147    
    SLICE_X6Y116         RAMD64E (Setup_ramd64e_CLK_WADR1)
                                                      0.058    15.205    u_vga_core/video_mem/ram_reg_18688_18751_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                  1.091    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[3]/Q
                         net (fo=1500, routed)        0.179     1.831    u_vga_core/video_mem/ram_reg_3200_3263_0_2/ADDRD3
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.861     2.026    u_vga_core/video_mem/ram_reg_3200_3263_0_2/WCLK
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.763    u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[3]/Q
                         net (fo=1500, routed)        0.179     1.831    u_vga_core/video_mem/ram_reg_3200_3263_0_2/ADDRD3
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.861     2.026    u_vga_core/video_mem/ram_reg_3200_3263_0_2/WCLK
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.763    u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[3]/Q
                         net (fo=1500, routed)        0.179     1.831    u_vga_core/video_mem/ram_reg_3200_3263_0_2/ADDRD3
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.861     2.026    u_vga_core/video_mem/ram_reg_3200_3263_0_2/WCLK
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMC/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.763    u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[3]/Q
                         net (fo=1500, routed)        0.179     1.831    u_vga_core/video_mem/ram_reg_3200_3263_0_2/ADDRD3
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.861     2.026    u_vga_core/video_mem/ram_reg_3200_3263_0_2/WCLK
    SLICE_X2Y74          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMD/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y74          RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.763    u_vga_core/video_mem/ram_reg_3200_3263_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.817%)  route 0.264ns (65.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[0]/Q
                         net (fo=1500, routed)        0.264     1.915    u_vga_core/video_mem/ram_reg_2752_2815_0_2/ADDRD0
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.862     2.027    u_vga_core/video_mem/ram_reg_2752_2815_0_2/WCLK
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.834    u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.817%)  route 0.264ns (65.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[0]/Q
                         net (fo=1500, routed)        0.264     1.915    u_vga_core/video_mem/ram_reg_2752_2815_0_2/ADDRD0
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.862     2.027    u_vga_core/video_mem/ram_reg_2752_2815_0_2/WCLK
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.834    u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.817%)  route 0.264ns (65.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[0]/Q
                         net (fo=1500, routed)        0.264     1.915    u_vga_core/video_mem/ram_reg_2752_2815_0_2/ADDRD0
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.862     2.027    u_vga_core/video_mem/ram_reg_2752_2815_0_2/WCLK
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMC/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.834    u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.817%)  route 0.264ns (65.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y74          FDCE                                         r  u_Task3/Xo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[0]/Q
                         net (fo=1500, routed)        0.264     1.915    u_vga_core/video_mem/ram_reg_2752_2815_0_2/ADDRD0
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.862     2.027    u_vga_core/video_mem/ram_reg_2752_2815_0_2/WCLK
    SLICE_X2Y73          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMD/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X2Y73          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.834    u_vga_core/video_mem/ram_reg_2752_2815_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.516%)  route 0.156ns (52.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y75          FDCE                                         r  u_Task3/Xo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[4]/Q
                         net (fo=1500, routed)        0.156     1.807    u_vga_core/video_mem/ram_reg_2304_2367_0_2/ADDRD4
    SLICE_X2Y75          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.861     2.026    u_vga_core/video_mem/ram_reg_2304_2367_0_2/WCLK
    SLICE_X2Y75          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMA/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.723    u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_Task3/Xo_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.516%)  route 0.156ns (52.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.591     1.510    u_Task3/clk
    SLICE_X1Y75          FDCE                                         r  u_Task3/Xo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDCE (Prop_fdce_C_Q)         0.141     1.651 r  u_Task3/Xo_reg[4]/Q
                         net (fo=1500, routed)        0.156     1.807    u_vga_core/video_mem/ram_reg_2304_2367_0_2/ADDRD4
    SLICE_X2Y75          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1303, routed)        0.861     2.026    u_vga_core/video_mem/ram_reg_2304_2367_0_2/WCLK
    SLICE_X2Y75          RAMD64E                                      r  u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMB/CLK
                         clock pessimism             -0.502     1.523    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.723    u_vga_core/video_mem/ram_reg_2304_2367_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.084    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y75     u_Task3/Count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y75     u_Task3/Count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y75     u_Task3/Count_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y112    u_vga_core/vga_timing/v_count_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y112    u_vga_core/vga_timing/v_count_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y111    u_vga_core/vga_timing/v_count_reg_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y111    u_vga_core/vga_timing/v_count_reg_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X3Y112    u_vga_core/vga_timing/v_count_reg_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X1Y111    u_vga_core/vga_timing/v_count_reg_reg[5]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    u_vga_core/video_mem/ram_reg_10240_10303_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    u_vga_core/video_mem/ram_reg_10240_10303_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    u_vga_core/video_mem/ram_reg_10240_10303_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    u_vga_core/video_mem/ram_reg_10240_10303_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    u_vga_core/video_mem/ram_reg_12800_12863_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    u_vga_core/video_mem/ram_reg_12800_12863_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    u_vga_core/video_mem/ram_reg_12800_12863_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     u_vga_core/video_mem/ram_reg_14016_14079_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    u_vga_core/video_mem/ram_reg_12800_12863_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y92     u_vga_core/video_mem/ram_reg_14016_14079_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y98     u_vga_core/video_mem/ram_reg_12544_12607_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_12608_12671_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_12608_12671_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_12608_12671_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y97    u_vga_core/video_mem/ram_reg_12608_12671_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     u_vga_core/video_mem/ram_reg_15040_15103_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     u_vga_core/video_mem/ram_reg_15040_15103_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     u_vga_core/video_mem/ram_reg_15040_15103_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y84     u_vga_core/video_mem/ram_reg_15040_15103_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     u_vga_core/video_mem/ram_reg_640_703_0_2/RAMD/CLK



