============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:43:23 pm
  Module:                 dsc_serial_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                  Leakage    Dynamic     Total   
         Instance          Cells Power(nW)  Power(nW)  Power(nW) 
-----------------------------------------------------------------
dsc_serial_mul_synth         132  4311.478 270551.607 274863.084 
  TOP                        132  4311.478 261143.403 265454.881 
    stoch2bin                 48  1934.167 100254.301 102188.468 
    genblk1[2].genblk1.sng    28   795.202  46647.605  47442.807 
      ctr                     18   716.363  41288.172  42004.535 
    genblk1[0].genblk1.sng    27   775.449  55897.093  56672.542 
      ctr                     17   696.609  50746.226  51442.835 
    genblk1[1].genblk1.sng    27   775.449  54111.678  54887.127 
      ctr                     17   696.609  49276.532  49973.141 

