# ğŸŒŸ Week 2 Report â€“ BabySoC Design & Simulation ğŸš€

---

## ğŸ“˜ Section 1: Introduction to SoC

A **System-on-Chip (SoC)** integrates multiple components of a computing system into a single chip. This includes:

* ğŸ’» **CPU** â€“ processes instructions.
* ğŸ§  **Memory** â€“ stores data (RAM for volatile storage, ROM/Flash for permanent storage).
* ğŸ“¡ **Peripherals** â€“ handle I/O communication.
* ğŸ”— **Interconnect** â€“ links all components.

âœ¨ **Advantages:** reduced size, lower power usage, faster communication.

ğŸ¼ **BabySoC** is a simplified SoC model that helps learners understand core concepts without unnecessary complexity.

---

## âš™ï¸ Section 2: Importance of Functional Modelling

Functional modelling allows designers to:

* âœ… Validate design logic before hardware implementation.
* ğŸ›‘ Detect errors early.
* ğŸ”„ Improve efficiency through rapid iteration.

**ğŸ› ï¸ Tools Used:**

* ğŸ–¥ï¸ Icarus Verilog (`iverilog`) for compilation.
* ğŸ“Š GTKWave for waveform visualization.

---

## ğŸ› ï¸ Section 3: Practical Workflow

### ğŸ¯ Objectives

* Understand the BabySoC architecture.
* Simulate the system to verify functionality.

### ğŸ“ Methodology

1ï¸âƒ£ Clone the BabySoC repository.
2ï¸âƒ£ Compile Verilog files.
3ï¸âƒ£ Run simulations to produce `.vcd` waveform files.
4ï¸âƒ£ View results using GTKWave.
5ï¸âƒ£ Record observations.

### ğŸ’» Commands

```bash
git clone https://github.com/manili/VSDBabySoC.git
cd VSDBabySoC/src/module/rvmyth
iverilog -o rvmyth.out rvmyth.v testbench.v
./rvmyth.out
gtkwave tb_mythcore_test.vcd
```

---

## âš ï¸ Section 4: Challenges and Solutions

| âŒ Error             | ğŸ” Cause              | âœ… Solution                                   |
| ------------------- | --------------------- | -------------------------------------------- |
| Missing `.vcd` file | Missing dump commands | Add `$dumpfile` and `$dumpvars` in testbench |
| Module redefinition | Duplicate includes    | Ensure unique module inclusion               |
| GTKWave not opening | Wrong environment     | Exit yosys shell, run GTKWave from terminal  |

---

## ğŸ“‚ Section 5: Project Overview

**Structure:**

```
Week2/
â”œâ”€â”€ src/module/
â”‚   â”œâ”€â”€ rvmyth.v ğŸ–¥ï¸
â”‚   â””â”€â”€ testbench.v ğŸ§ª
â”œâ”€â”€ src/include/my_macros.vh ğŸ“
â”œâ”€â”€ output/pre_synth_sim/
â”‚   â””â”€â”€ rvmyth.vcd ğŸ’¾
â”œâ”€â”€ screenshots/
â”‚   â”œâ”€â”€ reset.png â±ï¸
â”‚   â”œâ”€â”€ clock.png ğŸ•’
â”‚   â””â”€â”€ dataflow.png ğŸ”€
â”œâ”€â”€ week2_simulation_log.txt ğŸ“„
â””â”€â”€ README.md ğŸ“˜
```

---

## ğŸ“Š Section 6: Simulation Insights

* â±ï¸ **Reset & Clock:** Verified signal initialization and timing behavior.
* ğŸ”€ **Dataflow:** Confirmed accurate signal transfer between modules.

ğŸ“¸ Screenshots captured for each observation.

---

## ğŸ† Section 7: Summary of Achievements

* ğŸ“š Solidified understanding of SoC fundamentals.
* ğŸ–¥ï¸ Performed functional modelling of BabySoC.
* ğŸ“Š Successfully generated and analyzed waveforms.
* ğŸ“ Documented the process with screenshots and explanations.

ğŸ’¡ **Final Note:** This hands-on experience bridges theoretical knowledge and practical application, preparing for advanced SoC design stages.
