<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-mmp › pxa910.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>pxa910.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  linux/arch/arm/mach-mmp/pxa910.c</span>
<span class="cm"> *</span>
<span class="cm"> *  Code specific to PXA910</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>

<span class="cp">#include &lt;asm/mach/time.h&gt;</span>
<span class="cp">#include &lt;mach/addr-map.h&gt;</span>
<span class="cp">#include &lt;mach/regs-apbc.h&gt;</span>
<span class="cp">#include &lt;mach/regs-apmu.h&gt;</span>
<span class="cp">#include &lt;mach/cputype.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;mach/mfp.h&gt;</span>
<span class="cp">#include &lt;mach/devices.h&gt;</span>

<span class="cp">#include &quot;common.h&quot;</span>
<span class="cp">#include &quot;clock.h&quot;</span>

<span class="cp">#define MFPR_VIRT_BASE	(APB_VIRT_BASE + 0x1e000)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">mfp_addr_map</span> <span class="n">pxa910_mfp_addr_map</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span>
<span class="p">{</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO0</span><span class="p">,</span> <span class="n">GPIO54</span><span class="p">,</span> <span class="mh">0xdc</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO67</span><span class="p">,</span> <span class="n">GPIO98</span><span class="p">,</span> <span class="mh">0x1b8</span><span class="p">),</span>
	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">GPIO100</span><span class="p">,</span> <span class="n">GPIO109</span><span class="p">,</span> <span class="mh">0x238</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO123</span><span class="p">,</span> <span class="mh">0xcc</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">GPIO124</span><span class="p">,</span> <span class="mh">0xd0</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO0</span><span class="p">,</span> <span class="mh">0x40</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO1</span><span class="p">,</span> <span class="mh">0x3c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO2</span><span class="p">,</span> <span class="mh">0x38</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO3</span><span class="p">,</span> <span class="mh">0x34</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO4</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO5</span><span class="p">,</span> <span class="mh">0x2c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO6</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO7</span><span class="p">,</span> <span class="mh">0x24</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO8</span><span class="p">,</span> <span class="mh">0x20</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO9</span><span class="p">,</span> <span class="mh">0x1c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO10</span><span class="p">,</span> <span class="mh">0x18</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO11</span><span class="p">,</span> <span class="mh">0x14</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO12</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO13</span><span class="p">,</span> <span class="mh">0xc</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO14</span><span class="p">,</span> <span class="mh">0x8</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_IO15</span><span class="p">,</span> <span class="mh">0x4</span><span class="p">),</span>

	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_nCS0_SM_nCS2</span><span class="p">,</span> <span class="mh">0x44</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_nCS1_SM_nCS3</span><span class="p">,</span> <span class="mh">0x48</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_nCS0</span><span class="p">,</span> <span class="mh">0x4c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_nCS1</span><span class="p">,</span> <span class="mh">0x50</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_WEn</span><span class="p">,</span> <span class="mh">0x54</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_REn</span><span class="p">,</span> <span class="mh">0x58</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_CLE_SM_OEn</span><span class="p">,</span> <span class="mh">0x5c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_ALE_SM_WEn</span><span class="p">,</span> <span class="mh">0x60</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_SCLK</span><span class="p">,</span> <span class="mh">0x64</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_RDY0</span><span class="p">,</span> <span class="mh">0x68</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_BE0</span><span class="p">,</span> <span class="mh">0x6c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_BE1</span><span class="p">,</span> <span class="mh">0x70</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_ADV</span><span class="p">,</span> <span class="mh">0x74</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">DF_RDY1</span><span class="p">,</span> <span class="mh">0x78</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_ADVMUX</span><span class="p">,</span> <span class="mh">0x7c</span><span class="p">),</span>
	<span class="n">MFP_ADDR</span><span class="p">(</span><span class="n">SM_RDY</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">),</span>

	<span class="n">MFP_ADDR_X</span><span class="p">(</span><span class="n">MMC1_DAT7</span><span class="p">,</span> <span class="n">MMC1_WP</span><span class="p">,</span> <span class="mh">0x84</span><span class="p">),</span>

	<span class="n">MFP_ADDR_END</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">pxa910_init_irq</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">icu_init_irq</span><span class="p">();</span>
<span class="p">}</span>

<span class="cm">/* APB peripheral clocks */</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">uart1</span><span class="p">,</span> <span class="n">PXA910_UART0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">14745600</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span> <span class="n">PXA910_UART1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">14745600</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi0</span><span class="p">,</span> <span class="n">PXA168_TWSI0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">33000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">twsi1</span><span class="p">,</span> <span class="n">PXA168_TWSI1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">33000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">pwm1</span><span class="p">,</span> <span class="n">PXA910_PWM1</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">pwm2</span><span class="p">,</span> <span class="n">PXA910_PWM2</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">pwm3</span><span class="p">,</span> <span class="n">PXA910_PWM3</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">pwm4</span><span class="p">,</span> <span class="n">PXA910_PWM4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">gpio</span><span class="p">,</span> <span class="n">PXA910_GPIO</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">13000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APBC_CLK</span><span class="p">(</span><span class="n">rtc</span><span class="p">,</span> <span class="n">PXA910_RTC</span><span class="p">,</span> <span class="mi">8</span><span class="p">,</span> <span class="mi">32768</span><span class="p">);</span>

<span class="k">static</span> <span class="n">APMU_CLK</span><span class="p">(</span><span class="n">nand</span><span class="p">,</span> <span class="n">NAND</span><span class="p">,</span> <span class="mh">0x19b</span><span class="p">,</span> <span class="mi">156000000</span><span class="p">);</span>
<span class="k">static</span> <span class="n">APMU_CLK</span><span class="p">(</span><span class="n">u2o</span><span class="p">,</span> <span class="n">USB</span><span class="p">,</span> <span class="mh">0x1b</span><span class="p">,</span> <span class="mi">480000000</span><span class="p">);</span>

<span class="cm">/* device and clock bindings */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">pxa910_clkregs</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_uart1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_uart2</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi0</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_twsi1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pwm1</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm.0&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pwm2</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pwm3</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_pwm4</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm.3&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_nand</span><span class="p">,</span> <span class="s">&quot;pxa3xx-nand&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_gpio</span><span class="p">,</span> <span class="s">&quot;pxa-gpio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_u2o</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;U2OCLK&quot;</span><span class="p">),</span>
	<span class="n">INIT_CLKREG</span><span class="p">(</span><span class="o">&amp;</span><span class="n">clk_rtc</span><span class="p">,</span> <span class="s">&quot;sa1100-rtc&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">pxa910_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_pxa910</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">mfp_init_base</span><span class="p">(</span><span class="n">MFPR_VIRT_BASE</span><span class="p">);</span>
		<span class="n">mfp_init_addr</span><span class="p">(</span><span class="n">pxa910_mfp_addr_map</span><span class="p">);</span>
		<span class="n">pxa_init_dma</span><span class="p">(</span><span class="n">IRQ_PXA910_DMA_INT0</span><span class="p">,</span> <span class="mi">32</span><span class="p">);</span>
		<span class="n">clkdev_add_table</span><span class="p">(</span><span class="n">ARRAY_AND_SIZE</span><span class="p">(</span><span class="n">pxa910_clkregs</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">postcore_initcall</span><span class="p">(</span><span class="n">pxa910_init</span><span class="p">);</span>

<span class="cm">/* system timer - clock enabled, 3.25MHz */</span>
<span class="cp">#define TIMER_CLK_RST	(APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(3))</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">pxa910_timer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* reset and configure */</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">APBC_APBCLK</span> <span class="o">|</span> <span class="n">APBC_RST</span><span class="p">,</span> <span class="n">APBC_PXA910_TIMERS</span><span class="p">);</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">TIMER_CLK_RST</span><span class="p">,</span> <span class="n">APBC_PXA910_TIMERS</span><span class="p">);</span>

	<span class="n">timer_init</span><span class="p">(</span><span class="n">IRQ_PXA910_AP1_TIMER1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">sys_timer</span> <span class="n">pxa910_timer</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">init</span>	<span class="o">=</span> <span class="n">pxa910_timer_init</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* on-chip devices */</span>

<span class="cm">/* NOTE: there are totally 3 UARTs on PXA910:</span>
<span class="cm"> *</span>
<span class="cm"> *   UART1   - Slow UART (can be used both by AP and CP)</span>
<span class="cm"> *   UART2/3 - Fast UART</span>
<span class="cm"> *</span>
<span class="cm"> * To be backward compatible with the legacy FFUART/BTUART/STUART sequence,</span>
<span class="cm"> * they are re-ordered as:</span>
<span class="cm"> *</span>
<span class="cm"> *   pxa910_device_uart1 - UART2 as FFUART</span>
<span class="cm"> *   pxa910_device_uart2 - UART3 as BTUART</span>
<span class="cm"> *</span>
<span class="cm"> * UART1 is not used by AP for the moment.</span>
<span class="cm"> */</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">uart1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">UART2</span><span class="p">,</span> <span class="mh">0xd4017000</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">21</span><span class="p">,</span> <span class="mi">22</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">uart2</span><span class="p">,</span> <span class="s">&quot;pxa2xx-uart&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">UART3</span><span class="p">,</span> <span class="mh">0xd4018000</span><span class="p">,</span> <span class="mh">0x30</span><span class="p">,</span> <span class="mi">23</span><span class="p">,</span> <span class="mi">24</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">twsi0</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TWSI0</span><span class="p">,</span> <span class="mh">0xd4011000</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">twsi1</span><span class="p">,</span> <span class="s">&quot;pxa2xx-i2c&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">TWSI1</span><span class="p">,</span> <span class="mh">0xd4025000</span><span class="p">,</span> <span class="mh">0x28</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">pwm1</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">NONE</span><span class="p">,</span> <span class="mh">0xd401a000</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">pwm2</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm&quot;</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="n">NONE</span><span class="p">,</span> <span class="mh">0xd401a400</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">pwm3</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm&quot;</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="n">NONE</span><span class="p">,</span> <span class="mh">0xd401a800</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">pwm4</span><span class="p">,</span> <span class="s">&quot;pxa910-pwm&quot;</span><span class="p">,</span> <span class="mi">3</span><span class="p">,</span> <span class="n">NONE</span><span class="p">,</span> <span class="mh">0xd401ac00</span><span class="p">,</span> <span class="mh">0x10</span><span class="p">);</span>
<span class="n">PXA910_DEVICE</span><span class="p">(</span><span class="n">nand</span><span class="p">,</span> <span class="s">&quot;pxa3xx-nand&quot;</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="n">NAND</span><span class="p">,</span> <span class="mh">0xd4283000</span><span class="p">,</span> <span class="mh">0x80</span><span class="p">,</span> <span class="mi">97</span><span class="p">,</span> <span class="mi">99</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">resource</span> <span class="n">pxa910_resource_gpio</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xd4019000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xd4019fff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_PXA910_AP_GPIO</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_PXA910_AP_GPIO</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;gpio_mux&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">platform_device</span> <span class="n">pxa910_device_gpio</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;pxa-gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pxa910_resource_gpio</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">pxa910_resource_gpio</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">pxa910_resource_rtc</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xd4010000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xd401003f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_PXA910_RTC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_PXA910_RTC_INT</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;rtc 1Hz&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">IRQ_PXA910_RTC_ALARM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">IRQ_PXA910_RTC_ALARM</span><span class="p">,</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;rtc alarm&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">platform_device</span> <span class="n">pxa910_device_rtc</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sa1100-rtc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">pxa910_resource_rtc</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">pxa910_resource_rtc</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
