// Seed: 1870326697
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9#(.id_10(-1)),
    id_11
);
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_8 = id_7;
  assign id_2 = id_8;
  assign module_1.id_0 = 0;
  assign id_8 = id_10;
  wire id_12;
  logic [7:0] id_13;
  assign id_3 = 1;
  assign id_3 = id_13[-1 : 1];
  assign id_2 = id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1
);
  tri1 id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
