<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v</a>
defines: 
time_elapsed: 0.536s
ram usage: 30716 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppqkk18o0/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:1</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:1</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:3</a>: Compile generate block &#34;work@test.genblk1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:1</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmppqkk18o0/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmppqkk18o0/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmppqkk18o0/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v</a>, line:1, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v</a>, line:1
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiGenScopeArray:
   \_gen_scope_array: (genblk1), line:3, parent:work@test
     |vpiName:genblk1
     |vpiFullName:work@test.genblk1
     |vpiGenScope:
     \_gen_scope: , parent:genblk1
       |vpiFullName:work@test.genblk1
       |vpiProcess:
       \_initial: 
         |vpiStmt:
         \_named_begin: (a), line:4
           |vpiName:a
           |vpiFullName:work@test.genblk1.a
           |vpiStmt:
           \_assign_stmt: , parent:a
             |vpiLhs:
             \_int_var: (i), line:5
               |vpiName:i
               |vpiFullName:work@test.genblk1.a.i
           |vpiStmt:
           \_assignment: , line:6, parent:a
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (i), line:6
               |vpiName:i
               |vpiFullName:work@test.genblk1.a.i
             |vpiRhs:
             \_constant: , line:6
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
           |vpiStmt:
           \_sys_func_call: ($display), line:7, parent:a
             |vpiName:$display
             |vpiArgument:
             \_constant: , line:7
               |vpiConstType:6
               |vpiDecompile:&#34;PASSED&#34;
               |vpiSize:8
               |STRING:&#34;PASSED&#34;
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \genblk1 of type 133
Object:  of type 134
Object:  of type 24
Object: \a of type 33
Object:  of type 2
Object: \i of type 612
Object:  of type 3
Object: \i of type 608
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \work_test of type 32
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33249a0] str=&#39;\work_test&#39;
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:3</a>.0-3.0&gt; [0x3326be0] str=&#39;\genblk1&#39;
        AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3319520]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:4</a>.0-4.0&gt; [0x3326ee0] str=&#39;\a&#39;
            AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3331190]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:5</a>.0-5.0&gt; [0x33315b0] str=&#39;\i&#39;
            AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x3331800]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x33319e0] str=&#39;\i&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x3331e50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:7</a>.0-7.0&gt; [0x3331d10] str=&#39;$display&#39;
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:7</a>.0-7.0&gt; [0x3332190] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
--- END OF AST DUMP ---
Warning: wire &#39;\i&#39; is assigned in a block at slpp_all/surelog.uhdm:0.0-0.0.
Warning: wire &#39;\i&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0.
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33249a0] str=&#39;\work_test&#39; basic_prep
      AST_GENBLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:3</a>.0-3.0&gt; [0x3326be0] str=&#39;\genblk1&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:0</a>.0-0.0&gt; [0x3330270] str=&#39;\i&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3319520] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:4</a>.0-4.0&gt; [0x3326ee0] basic_prep
          AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3331190] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:5</a>.0-5.0&gt; [0x33315b0 -&gt; 0x3330270] str=&#39;\i&#39; basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x3331800] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x33319e0 -&gt; 0x3330270] str=&#39;\i&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x3331e50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:7</a>.0-7.0&gt; [0x3331d10] basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:5</a>: Warning: Identifier `\i&#39; is implicitly declared.
verilog-ast&gt; AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x33249a0] str=&#39;\work_test&#39; basic_prep
verilog-ast&gt;   AST_GENBLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:3</a>.0-3.0&gt; [0x3326be0] str=&#39;\genblk1&#39; basic_prep
verilog-ast&gt;   AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:0</a>.0-0.0&gt; [0x3330270] str=&#39;\i&#39; basic_prep
verilog-ast&gt;   AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3319520] basic_prep
verilog-ast&gt;     AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-4" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:4</a>.0-4.0&gt; [0x3326ee0] basic_prep
verilog-ast&gt;       AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3331190] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:5</a>.0-5.0&gt; [0x33315b0 -&gt; 0x3330270] str=&#39;\i&#39; basic_prep
verilog-ast&gt;       AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x3331800] basic_prep
verilog-ast&gt;         AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x33319e0 -&gt; 0x3330270] str=&#39;\i&#39; basic_prep
verilog-ast&gt;         AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-6" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:6</a>.0-6.0&gt; [0x3331e50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
verilog-ast&gt;       AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2306259.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/pr2306259.v:7</a>.0-7.0&gt; [0x3331d10] basic_prep
ERROR: Abort in frontends/ast/ast.cc:180.

</pre>
</body>