Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date             : Thu May 26 08:24:45 2016
| Host             : Calvins-PC running 64-bit major release  (build 9200)
| Command          : report_power -file RAT_wrapper_power_routed.rpt -pb RAT_wrapper_power_summary_routed.pb -rpx RAT_wrapper_power_routed.rpx
| Design           : RAT_wrapper
| Device           : xc7a35ticpg236-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Advance
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 37.562 |
| Dynamic (W)              | 37.233 |
| Device Static (W)        | 0.329  |
| Effective TJA (C/W)      | 5.0    |
| Max Ambient (C)          | 0.0    |
| Junction Temperature (C) | 125.0  |
| Confidence Level         | Low    |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     2.801 |     2779 |       --- |             --- |
|   LUT as Logic           |     2.223 |     1353 |     20800 |            6.50 |
|   LUT as Distributed RAM |     0.314 |       48 |      9600 |            0.50 |
|   CARRY4                 |     0.150 |      236 |      8150 |            2.90 |
|   F7/F8 Muxes            |     0.057 |       63 |     32600 |            0.19 |
|   Register               |     0.050 |      646 |     41600 |            1.55 |
|   BUFG                   |     0.005 |        3 |        32 |            9.38 |
|   Others                 |     0.000 |       91 |       --- |             --- |
|   LUT as Shift Register  |     0.000 |        1 |      9600 |            0.01 |
| Signals                  |     3.358 |     1638 |       --- |             --- |
| Block RAM                |     0.000 |      0.5 |        50 |            1.00 |
| I/O                      |    31.074 |       46 |       106 |           43.40 |
| Static Power             |     0.329 |          |           |                 |
| Total                    |    37.562 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     6.751 |       6.539 |      0.212 |
| Vccaux    |       1.800 |     1.185 |       1.137 |      0.048 |
| Vcco33    |       3.300 |     8.781 |       8.780 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.006 |       0.000 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| RAT_wrapper                 |    37.233 |
|   CPU                       |     4.236 |
|     alu_port                |     0.317 |
|     carry_flag              |     0.026 |
|     control_unit_port       |     0.501 |
|     interrupt_flag          |    <0.001 |
|     pc_port                 |     0.027 |
|     prog_rom_port           |     1.952 |
|     reg_file_port           |     0.936 |
|       gen_ram_reg_0_31_0_0  |     0.068 |
|       gen_ram_reg_0_31_1_1  |     0.082 |
|       gen_ram_reg_0_31_2_2  |     0.091 |
|       gen_ram_reg_0_31_3_3  |     0.088 |
|       gen_ram_reg_0_31_4_4  |     0.085 |
|       gen_ram_reg_0_31_5_5  |     0.082 |
|       gen_ram_reg_0_31_6_6  |     0.085 |
|       gen_ram_reg_0_31_7_7  |     0.085 |
|     scr_port                |     0.334 |
|       gen_ram_reg_0_255_0_0 |     0.041 |
|       gen_ram_reg_0_255_1_1 |     0.046 |
|       gen_ram_reg_0_255_2_2 |     0.040 |
|       gen_ram_reg_0_255_3_3 |     0.044 |
|       gen_ram_reg_0_255_4_4 |     0.038 |
|       gen_ram_reg_0_255_5_5 |     0.044 |
|       gen_ram_reg_0_255_6_6 |     0.040 |
|       gen_ram_reg_0_255_7_7 |     0.042 |
|       gen_ram_reg_0_255_8_8 |     0.000 |
|       gen_ram_reg_0_255_9_9 |     0.000 |
|     shad_carry_flag         |    <0.001 |
|     shad_zero_flag          |    <0.001 |
|     sp_port                 |     0.142 |
|     zero_flag               |    <0.001 |
|   PS2C_IOBUF_inst           |     0.000 |
|   VGA                       |     1.055 |
|     clock_div_inst0         |     0.260 |
|     pixel_gen_inst0         |     0.302 |
|       Ball                  |     0.001 |
|       green_block0          |     0.010 |
|       green_block1          |     0.010 |
|       green_block2          |     0.010 |
|       green_block3          |     0.009 |
|       green_block4          |     0.010 |
|       green_block5          |     0.008 |
|       green_block6          |     0.012 |
|       purple_block0         |     0.009 |
|       purple_block1         |     0.009 |
|       purple_block2         |     0.015 |
|       purple_block3         |     0.010 |
|       purple_block4         |     0.009 |
|       purple_block5         |     0.009 |
|       purple_block6         |     0.013 |
|       red_block0            |     0.009 |
|       red_block1            |     0.010 |
|       red_block2            |     0.012 |
|       red_block3            |     0.008 |
|       red_block4            |     0.015 |
|       red_block5            |     0.010 |
|       red_block6            |     0.009 |
|       yellow_block0         |     0.013 |
|       yellow_block1         |     0.011 |
|       yellow_block2         |     0.010 |
|       yellow_block3         |     0.013 |
|       yellow_block4         |     0.016 |
|       yellow_block5         |     0.010 |
|       yellow_block6         |     0.010 |
|     vga_sync_inst0          |     0.494 |
|   clk50M                    |     0.132 |
|   keyboard                  |    <0.001 |
|   sevenseg                  |     0.668 |
|     my_clk                  |     0.155 |
+-----------------------------+-----------+


