+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64
+ speed3d_r2c fftw float 64 64 64

----------------------------------------------------------------------------- 
heFFTe performance test
----------------------------------------------------------------------------- 
Backend:   fftw
Size:      64x64x64
MPI ranks:  128
Grids: (4, 4, 8)  (1, 8, 16)  (8, 1, 16)  (8, 16, 1)  (4, 4, 8)  
Time per run: 0.0016953 (s)
Performance:  13.9167 GFlops/s
Memory usage: 0MB/rank
Tolerance:    0.0005
Max error:    5.96046e-07

Application 28483608 resources: utime ~59s, stime ~38s, Rss ~40176, inblocks ~209826, outblocks ~40
