

================================================================
== Vivado HLS Report for 'subconv_1x1_32_p'
================================================================
* Date:           Thu Dec 13 17:50:19 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  7325233|  7325233|  7325233|  7325233|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  7325232|  7325232|    305218|          -|          -|    24|    no    |
        | + Loop 1.1          |   305216|   305216|      9538|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1      |     9536|     9536|       298|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1  |      288|      288|        12|          -|          -|    24|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 24
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	3  / (exitcond1)
5 --> 
	6  / (!exitcond)
	17  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	5  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_25 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:80
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_10, %.loopexit.loopexit ]

ST_2: exitcond3 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:80
.loopexit:1  %exitcond3 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_10 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:80
.loopexit:3  %co_10 = add i5 %co, 1

ST_2: StgValue_30 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.loopexit:4  br i1 %exitcond3, label %4, label %.preheader5.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
.preheader5.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:1  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:2  %p_shl2_cast = zext i10 %tmp_s to i11

ST_2: tmp_142 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:3  %tmp_142 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %co, i3 0)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
.preheader5.preheader:4  %p_shl3_cast = zext i8 %tmp_142 to i11

ST_2: tmp_143 (18)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:85
.preheader5.preheader:5  %tmp_143 = sub i11 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_144 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:80
.preheader5.preheader:6  %tmp_144 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader5.preheader:7  %p_shl1_cast = zext i6 %tmp_144 to i11

ST_2: tmp_145 (21)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader5.preheader:8  %tmp_145 = add i11 %p_shl1_cast, %p_shl2_cast

ST_2: bias_addr (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
.preheader5.preheader:9  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_41 (23)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:81
.preheader5.preheader:10  br label %.preheader5

ST_2: StgValue_42 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:92
:0  ret void


 <State 3>: 4.72ns
ST_3: h (25)  [1/1] 0.00ns
.preheader5:0  %h = phi i6 [ %h_10, %3 ], [ 1, %.preheader5.preheader ]

ST_3: exitcond2 (26)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:81
.preheader5:1  %exitcond2 = icmp eq i6 %h, -31

ST_3: empty_48 (27)  [1/1] 0.00ns
.preheader5:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_46 (28)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:81
.preheader5:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader4.preheader

ST_3: tmp_cast (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:0  %tmp_cast = zext i6 %h to i11

ST_3: tmp_146 (31)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:1  %tmp_146 = add i11 %tmp_cast, %tmp_145

ST_3: p_shl4_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:2  %p_shl4_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_146, i5 0)

ST_3: tmp_67 (33)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:3  %tmp_67 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_146, i1 false)

ST_3: p_shl5_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:4  %p_shl5_cast = zext i12 %tmp_67 to i16

ST_3: tmp_147 (35)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader4.preheader:5  %tmp_147 = add i16 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_53 (36)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader4.preheader:6  br label %.preheader4

ST_3: StgValue_54 (97)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (38)  [1/1] 0.00ns
.preheader4:0  %w = phi i6 [ %w_10, %2 ], [ 1, %.preheader4.preheader ]

ST_4: exitcond1 (39)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader4:1  %exitcond1 = icmp eq i6 %w, -31

ST_4: empty_49 (40)  [1/1] 0.00ns
.preheader4:2  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: StgValue_58 (41)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
.preheader4:3  br i1 %exitcond1, label %3, label %.preheader.preheader

ST_4: tmp_64_cast (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:0  %tmp_64_cast = zext i6 %w to i16

ST_4: tmp_148 (44)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:1  %tmp_148 = add i16 %tmp_147, %tmp_64_cast

ST_4: tmp_204_cast (45)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:2  %tmp_204_cast = zext i16 %tmp_148 to i64

ST_4: ShuffleConvs_0_Downs (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88
.preheader.preheader:3  %ShuffleConvs_0_Downs = getelementptr [27744 x float]* @ShuffleConvs_0_Downs, i64 0, i64 %tmp_204_cast

ST_4: StgValue_63 (47)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader.preheader:4  br label %.preheader

ST_4: h_10 (94)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:81
:0  %h_10 = add i6 %h, 1

ST_4: StgValue_65 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:81
:1  br label %.preheader5


 <State 5>: 7.66ns
ST_5: sum (49)  [1/1] 0.00ns
.preheader:0  %sum = phi float [ %sum_11, %1 ], [ 0.000000e+00, %.preheader.preheader ]

ST_5: ci (50)  [1/1] 0.00ns
.preheader:1  %ci = phi i5 [ %ci_4, %1 ], [ 0, %.preheader.preheader ]

ST_5: exitcond (51)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader:2  %exitcond = icmp eq i5 %ci, -8

ST_5: empty_50 (52)  [1/1] 0.00ns
.preheader:3  %empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_5: ci_4 (53)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader:4  %ci_4 = add i5 %ci, 1

ST_5: StgValue_71 (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
.preheader:5  br i1 %exitcond, label %2, label %1

ST_5: tmp_65_cast (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:0  %tmp_65_cast = zext i5 %ci to i11

ST_5: tmp_149 (57)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:85
:1  %tmp_149 = add i11 %tmp_65_cast, %tmp_143

ST_5: tmp_150 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:4  %tmp_150 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %ci, i5 0)

ST_5: p_shl8_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:5  %p_shl8_cast = zext i10 %tmp_150 to i11

ST_5: tmp_151 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:6  %tmp_151 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ci, i1 false)

ST_5: p_shl9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:7  %p_shl9_cast = zext i6 %tmp_151 to i11

ST_5: tmp_152 (64)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:85
:8  %tmp_152 = add i11 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_153 (65)  [1/1] 1.88ns  loc: acceleartor_hls_padding/components.cpp:85
:9  %tmp_153 = add i11 %tmp_cast, %tmp_152

ST_5: p_shl6_cast (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:10  %p_shl6_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_153, i5 0)

ST_5: tmp_69 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:11  %tmp_69 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_153, i1 false)

ST_5: p_shl7_cast (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:12  %p_shl7_cast = zext i12 %tmp_69 to i16

ST_5: tmp_154 (69)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:85
:13  %tmp_154 = add i16 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_155 (70)  [1/1] 1.95ns  loc: acceleartor_hls_padding/components.cpp:85
:14  %tmp_155 = add i16 %tmp_64_cast, %tmp_154

ST_5: bias_load (79)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:87
:0  %bias_load = load float* %bias_addr, align 4

ST_5: w_10 (91)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:82
:12  %w_10 = add i6 1, %w


 <State 6>: 3.25ns
ST_6: tmp_205_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:2  %tmp_205_cast = sext i11 %tmp_149 to i64

ST_6: weight_addr (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:3  %weight_addr = getelementptr [576 x float]* %weight, i64 0, i64 %tmp_205_cast

ST_6: tmp_213_cast (71)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:15  %tmp_213_cast = zext i16 %tmp_155 to i64

ST_6: conv1_output_p_addr (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:85
:16  %conv1_output_p_addr = getelementptr [27744 x float]* @conv1_output_p, i64 0, i64 %tmp_213_cast

ST_6: weight_load (73)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:17  %weight_load = load float* %weight_addr, align 4

ST_6: conv1_output_p_load (74)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:18  %conv1_output_p_load = load float* %conv1_output_p_addr, align 4


 <State 7>: 3.25ns
ST_7: weight_load (73)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:17  %weight_load = load float* %weight_addr, align 4

ST_7: conv1_output_p_load (74)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:85
:18  %conv1_output_p_load = load float* %conv1_output_p_addr, align 4


 <State 8>: 5.70ns
ST_8: tmp_66 (75)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 9>: 5.70ns
ST_9: tmp_66 (75)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 10>: 5.70ns
ST_10: tmp_66 (75)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 11>: 5.70ns
ST_11: tmp_66 (75)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:85
:19  %tmp_66 = fmul float %weight_load, %conv1_output_p_load


 <State 12>: 7.26ns
ST_12: sum_11 (76)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 13>: 7.26ns
ST_13: sum_11 (76)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 14>: 7.26ns
ST_14: sum_11 (76)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 15>: 7.26ns
ST_15: sum_11 (76)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66


 <State 16>: 7.26ns
ST_16: sum_11 (76)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:85
:20  %sum_11 = fadd float %sum, %tmp_66

ST_16: StgValue_104 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:84
:21  br label %.preheader


 <State 17>: 2.32ns
ST_17: bias_load (79)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:87
:0  %bias_load = load float* %bias_addr, align 4


 <State 18>: 7.26ns
ST_18: result (80)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 19>: 7.26ns
ST_19: result (80)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 20>: 7.26ns
ST_20: result (80)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 21>: 7.26ns
ST_21: result (80)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (80)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:87
:1  %result = fadd float %sum, %bias_load


 <State 23>: 6.79ns
ST_23: tmp_19 (87)  [1/1] 6.79ns  loc: acceleartor_hls_padding/components.cpp:88
:8  %tmp_19 = fcmp ogt float %result, 0.000000e+00


 <State 24>: 8.53ns
ST_24: result_to_int (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
:2  %result_to_int = bitcast float %result to i32

ST_24: tmp_16 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
:3  %tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_24: tmp_68 (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87
:4  %tmp_68 = trunc i32 %result_to_int to i23

ST_24: notlhs (84)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:87
:5  %notlhs = icmp ne i8 %tmp_16, -1

ST_24: notrhs (85)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:87
:6  %notrhs = icmp eq i23 %tmp_68, 0

ST_24: tmp_18 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:87 (grouped into LUT with out node result_4)
:7  %tmp_18 = or i1 %notrhs, %notlhs

ST_24: tmp_20 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:88 (grouped into LUT with out node result_4)
:9  %tmp_20 = and i1 %tmp_18, %tmp_19

ST_24: result_4 (89)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:88 (out node of the LUT)
:10  %result_4 = select i1 %tmp_20, float %result, float 0.000000e+00

ST_24: StgValue_120 (90)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:88
:11  store float %result_4, float* %ShuffleConvs_0_Downs, align 4

ST_24: StgValue_121 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:82
:13  br label %.preheader4



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:80) [7]  (1.59 ns)

 <State 2>: 3.31ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:80) [7]  (0 ns)
	'icmp' operation ('exitcond3', acceleartor_hls_padding/components.cpp:80) [8]  (3.31 ns)

 <State 3>: 4.72ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:81) [25]  (0 ns)
	'add' operation ('tmp_146', acceleartor_hls_padding/components.cpp:88) [31]  (2.33 ns)
	'add' operation ('tmp_147', acceleartor_hls_padding/components.cpp:88) [35]  (2.39 ns)

 <State 4>: 3.88ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:82) [38]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_padding/components.cpp:82) [39]  (3.88 ns)

 <State 5>: 7.66ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:84) [50]  (0 ns)
	'add' operation ('tmp_152', acceleartor_hls_padding/components.cpp:85) [64]  (1.88 ns)
	'add' operation ('tmp_153', acceleartor_hls_padding/components.cpp:85) [65]  (1.88 ns)
	'add' operation ('tmp_154', acceleartor_hls_padding/components.cpp:85) [69]  (1.95 ns)
	'add' operation ('tmp_155', acceleartor_hls_padding/components.cpp:85) [70]  (1.95 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('weight_addr', acceleartor_hls_padding/components.cpp:85) [59]  (0 ns)
	'load' operation ('weight_load', acceleartor_hls_padding/components.cpp:85) on array 'weight' [73]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('weight_load', acceleartor_hls_padding/components.cpp:85) on array 'weight' [73]  (3.25 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_66', acceleartor_hls_padding/components.cpp:85) [75]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_66', acceleartor_hls_padding/components.cpp:85) [75]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_66', acceleartor_hls_padding/components.cpp:85) [75]  (5.7 ns)

 <State 11>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('tmp_66', acceleartor_hls_padding/components.cpp:85) [75]  (5.7 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:85) [76]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:85) [76]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:85) [76]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:85) [76]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum', acceleartor_hls_padding/components.cpp:85) [76]  (7.26 ns)

 <State 17>: 2.32ns
The critical path consists of the following:
	'load' operation ('bias_load', acceleartor_hls_padding/components.cpp:87) on array 'bias' [79]  (2.32 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:87) [80]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:87) [80]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:87) [80]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:87) [80]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('result', acceleartor_hls_padding/components.cpp:87) [80]  (7.26 ns)

 <State 23>: 6.79ns
The critical path consists of the following:
	'fcmp' operation ('tmp_19', acceleartor_hls_padding/components.cpp:88) [87]  (6.79 ns)

 <State 24>: 8.53ns
The critical path consists of the following:
	'icmp' operation ('notrhs', acceleartor_hls_padding/components.cpp:87) [85]  (3.2 ns)
	'or' operation ('tmp_18', acceleartor_hls_padding/components.cpp:87) [86]  (0 ns)
	'and' operation ('tmp_20', acceleartor_hls_padding/components.cpp:88) [88]  (0 ns)
	'select' operation ('result', acceleartor_hls_padding/components.cpp:88) [89]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:88) of variable 'result', acceleartor_hls_padding/components.cpp:88 on array 'ShuffleConvs_0_Downs' [90]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
