<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>开源代码</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <header>
        <h1>逻辑综合与优化 (Logic Synthesis and Optimization)</h1>
        <nav>
            <ul>
                <li><a href="../index.html">主页</a></li>
                <li><a href="course.html">课程资料</a></li>
                <li><a href="reference_books.html">参考书目</a></li>
                <li><a href="source_code.html">开源代码</a></li>
            </ul>
        </nav>
    </header>

    <main>
        <section>
            <h2>开源代码</h2>
            <ol>
              <li><strong>ABC: System for Sequential Logic Synthesis and
                  Formal Verification</strong>, <a href="https://github.com/berkeley-abc/abc">https://github.com/berkeley-abc/abc/</a>,this system is maintained by Dr. Alan Mishchenko alanmi@berkeley.edu. </li>
              <li><strong>The EPFL Logic Synthesis Libraries</strong>, 
                <a href="https://github.com/lsils/lstools-showcase">https://github.com/lsils/lstools-showcase</a>, the EPFL logic synthesis libraries are a collection of modular open source C++ libraries for the development of logic synthesis applications, which is maintained by Prof. Giovanni De Micheli's group in EPFL.</li>
              <li><strong>yosys – Yosys Open SYnthesis Suite </strong>, 
                <a href="https://github.com/YosysHQ/yosys">https://github.com/YosysHQ/yosys</a>, this is a framework for RTL synthesis tools. It currently has extensive Verilog-2005 support and provides a basic set of synthesis algorithms for various application domains, which is maintained by Claire Wolf.</li>
              <li><strong>Advanced Logic Synthesis and Optimization tool
                  (ALSO)</strong>, <a href="https://gitee.com/zfchu/also">https://gitee.com/zfchu/also/</a>, ALSO is based on the EPFL Logic Synthesis Libraries, the aim is to exploit advanced logic synthesis tools for both modern FPGA and emerging nanotechnologies, maintained by Prof. Zhufei Chu's group in Ningbo University.</li>
            </ol>
        </section>
    </main>

    <footer>
        <p>Copyright © 2024 Zhufei Chu, Ningbo University</p>
        <p><img src="../png/lab-logo.png" alt="" width="295" height="30"></p>
    </footer>
</body>
</html>
