	component nios2 is
		port (
			clk_clk                : in  std_logic                    := 'X';             -- clk
			ctrl_scanner_export    : out std_logic_vector(1 downto 0);                    -- export
			ctrl_sps_export        : out std_logic_vector(1 downto 0);                    -- export
			framing_sps_export     : in  std_logic_vector(1 downto 0) := (others => 'X'); -- export
			in_scanner_export      : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			in_sps_export          : in  std_logic_vector(7 downto 0) := (others => 'X'); -- export
			out_scanner_export     : out std_logic_vector(7 downto 0);                    -- export
			out_sps_export         : out std_logic_vector(7 downto 0);                    -- export
			readytotransfer_export : in  std_logic                    := 'X';             -- export
			reset_reset_n          : in  std_logic                    := 'X'              -- reset_n
		);
	end component nios2;

