-- Project:   IncubadoraRefrigerada
-- Generated: 12/04/2020 09:08:32
-- PSoC Creator  4.3

ENTITY IncubadoraRefrigerada IS
    PORT(
        LCD1(0)_PAD : OUT std_ulogic;
        BUZZER(0)_PAD : OUT std_ulogic;
        CR5(0)_PAD : OUT std_ulogic;
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        CR4(0)_PAD : OUT std_ulogic;
        SSR(0)_PAD : OUT std_ulogic;
        DOOR(0)_PAD : IN std_ulogic;
        LCD2(0)_PAD : OUT std_ulogic;
        CR2(0)_PAD : OUT std_ulogic;
        SDA(0)_PAD : INOUT std_ulogic;
        SCL(0)_PAD : INOUT std_ulogic;
        CR1(0)_PAD : OUT std_ulogic;
        CR3(0)_PAD : OUT std_ulogic;
        DS1302_IO_PIN(0)_PAD : INOUT std_ulogic;
        DS1302_SCLK_PIN(0)_PAD : OUT std_ulogic;
        DS1302_CE_PIN(0)_PAD : OUT std_ulogic;
        LEVEL(0)_PAD : IN std_ulogic;
        TERM(0)_PAD : IN std_ulogic;
        CR6(0)_PAD : OUT std_ulogic;
        CR7(0)_PAD : OUT std_ulogic;
        CR8(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END IncubadoraRefrigerada;

ARCHITECTURE __DEFAULT__ OF IncubadoraRefrigerada IS
    SIGNAL BUZZER(0)__PA : bit;
    SIGNAL CR1(0)__PA : bit;
    SIGNAL CR2(0)__PA : bit;
    SIGNAL CR3(0)__PA : bit;
    SIGNAL CR4(0)__PA : bit;
    SIGNAL CR5(0)__PA : bit;
    SIGNAL CR6(0)__PA : bit;
    SIGNAL CR7(0)__PA : bit;
    SIGNAL CR8(0)__PA : bit;
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE udbclken_assigned OF ClockBlock_BUS_CLK : SIGNAL IS "True";
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL DOOR(0)__PA : bit;
    SIGNAL DS1302_CE_PIN(0)__PA : bit;
    SIGNAL DS1302_IO_PIN(0)__PA : bit;
    SIGNAL DS1302_SCLK_PIN(0)__PA : bit;
    SIGNAL LCD1(0)__PA : bit;
    SIGNAL LCD2(0)__PA : bit;
    SIGNAL LEVEL(0)__PA : bit;
    SIGNAL LM35(0)__PA : bit;
    SIGNAL Net_1103 : bit;
    SIGNAL Net_1214 : bit;
    SIGNAL Net_648 : bit;
    ATTRIBUTE placement_force OF Net_648 : SIGNAL IS "U(2,0,B)3";
    SIGNAL Net_653 : bit;
    SIGNAL Net_655 : bit;
    SIGNAL Net_8 : bit;
    SIGNAL Net_906 : bit;
    ATTRIBUTE placement_force OF Net_906 : SIGNAL IS "U(0,0,A)0";
    SIGNAL Net_993 : bit;
    SIGNAL Net_994 : bit;
    ATTRIBUTE placement_force OF Net_994 : SIGNAL IS "U(0,2,A)0";
    SIGNAL RTD_Current(0)__PA : bit;
    SIGNAL RTD_Current_1(0)__PA : bit;
    SIGNAL RTD_Negative(0)__PA : bit;
    SIGNAL RTD_Negative_1(0)__PA : bit;
    SIGNAL RTD_Positive(0)__PA : bit;
    SIGNAL RTD_Positive_1(0)__PA : bit;
    SIGNAL RefRes_Current(0)__PA : bit;
    SIGNAL RefRes_Negative(0)__PA : bit;
    SIGNAL RefRes_Positive(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL SCL(0)__PA : bit;
    SIGNAL SDA(0)__PA : bit;
    SIGNAL SSR(0)__PA : bit;
    SIGNAL TERM(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL \ADC:Net_245_0\ : bit;
    SIGNAL \ADC:Net_245_1\ : bit;
    SIGNAL \ADC:Net_245_2\ : bit;
    SIGNAL \ADC:Net_245_3\ : bit;
    SIGNAL \ADC:Net_245_4\ : bit;
    SIGNAL \ADC:Net_245_5\ : bit;
    SIGNAL \ADC:Net_245_6\ : bit;
    SIGNAL \ADC:Net_245_7\ : bit;
    SIGNAL \ADC:Net_488\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_488\ : SIGNAL IS true;
    SIGNAL \ADC:Net_488_adig\ : bit;
    SIGNAL \ADC:Net_488_adig_local\ : bit;
    SIGNAL \ADC:Net_488_local\ : bit;
    SIGNAL \ADC:Net_93\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_93\ : SIGNAL IS true;
    SIGNAL \ADC:Net_93_local\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_is_active\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_is_active\ : SIGNAL IS "U(1,5,A)3";
    ATTRIBUTE soft OF \ADC_SAR:AMuxHw_2_Decoder_is_active\ : SIGNAL IS 1;
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : SIGNAL IS "U(1,4,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : SIGNAL IS "U(1,3,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : SIGNAL IS "U(1,4,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : SIGNAL IS "U(1,5,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : SIGNAL IS "U(1,5,B)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : SIGNAL IS "U(1,5,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : SIGNAL IS "U(1,3,B)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : SIGNAL IS "U(3,2,A)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : SIGNAL IS "U(0,4,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : SIGNAL IS "U(0,4,A)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : SIGNAL IS "U(0,1,B)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : SIGNAL IS "U(2,2,B)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : SIGNAL IS "U(0,5,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : SIGNAL IS "U(1,2,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : SIGNAL IS "U(3,0,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : SIGNAL IS "U(3,0,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : SIGNAL IS "U(3,2,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : SIGNAL IS "U(0,4,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : SIGNAL IS "U(0,5,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : SIGNAL IS "U(0,4,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : SIGNAL IS "U(1,2,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : SIGNAL IS "U(2,2,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : SIGNAL IS "U(3,2,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : SIGNAL IS "U(1,4,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : SIGNAL IS "U(1,3,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : SIGNAL IS "U(3,0,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : SIGNAL IS "U(1,5,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : SIGNAL IS "U(0,3,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : SIGNAL IS "U(1,5,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : SIGNAL IS "U(0,2,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : SIGNAL IS "U(2,1,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : SIGNAL IS "U(0,3,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : SIGNAL IS "U(0,4,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : SIGNAL IS "U(0,4,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : SIGNAL IS "U(3,2,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : SIGNAL IS "U(0,2,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : SIGNAL IS "U(0,1,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : SIGNAL IS "U(0,3,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : SIGNAL IS "U(1,2,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : SIGNAL IS "U(0,1,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : SIGNAL IS "U(0,3,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : SIGNAL IS "U(1,5,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : SIGNAL IS "U(3,1,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : SIGNAL IS "U(0,5,A)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : SIGNAL IS "U(0,3,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : SIGNAL IS "U(3,2,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : SIGNAL IS "U(3,0,B)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : SIGNAL IS "U(1,4,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : SIGNAL IS "U(3,2,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : SIGNAL IS "U(0,3,A)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : SIGNAL IS "U(1,3,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : SIGNAL IS "U(2,2,B)0";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : SIGNAL IS "U(2,2,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : SIGNAL IS "U(1,3,A)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : SIGNAL IS "U(3,1,B)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : SIGNAL IS "U(2,1,B)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : SIGNAL IS "U(0,3,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : SIGNAL IS "U(1,4,A)3";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : SIGNAL IS "U(1,5,A)2";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : SIGNAL IS "U(2,1,B)1";
    SIGNAL \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : SIGNAL IS "U(3,2,A)2";
    SIGNAL \ADC_SAR:Net_3698\ : bit;
    SIGNAL \ADC_SAR:Net_3830\ : bit;
    SIGNAL \ADC_SAR:Net_3935\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_0\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_10\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_11\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_1\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_2\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_3\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_4\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_5\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_6\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_7\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_8\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_207_9\ : bit;
    SIGNAL \ADC_SAR:SAR:Net_252\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : SIGNAL IS "U(1,2,B)2";
    SIGNAL \ADC_SAR:bSAR_SEQ:cnt_enable\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:bSAR_SEQ:cnt_enable\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \ADC_SAR:bSAR_SEQ:cnt_tc\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:control_2\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:control_3\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:control_4\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:control_5\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:control_6\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:control_7\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:count_6\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:enable\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:load_period\ : bit;
    SIGNAL \ADC_SAR:bSAR_SEQ:nrq_reg\ : bit;
    ATTRIBUTE placement_force OF \ADC_SAR:bSAR_SEQ:nrq_reg\ : SIGNAL IS "U(0,2,A)1";
    SIGNAL \ADC_SAR:ch_addr_0\ : bit;
    SIGNAL \ADC_SAR:ch_addr_1\ : bit;
    SIGNAL \ADC_SAR:ch_addr_2\ : bit;
    SIGNAL \ADC_SAR:ch_addr_3\ : bit;
    SIGNAL \ADC_SAR:ch_addr_4\ : bit;
    SIGNAL \ADC_SAR:ch_addr_5\ : bit;
    SIGNAL \ADC_SAR:clock\ : bit;
    ATTRIBUTE udbclken_assigned OF \ADC_SAR:clock\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \ADC_SAR:clock\ : SIGNAL IS true;
    SIGNAL \ADC_SAR:clock_local\ : bit;
    SIGNAL \ADC_SAR:nrq\ : bit;
    SIGNAL \I2C:Net_1109_0\ : bit;
    SIGNAL \I2C:Net_1109_1\ : bit;
    SIGNAL \I2C:Net_643_0\ : bit;
    SIGNAL \I2C:Net_697\ : bit;
    SIGNAL \I2C:sda_x_wire\ : bit;
    SIGNAL \Timer2:TimerUDB:control_0\ : bit;
    SIGNAL \Timer2:TimerUDB:control_1\ : bit;
    SIGNAL \Timer2:TimerUDB:control_2\ : bit;
    SIGNAL \Timer2:TimerUDB:control_3\ : bit;
    SIGNAL \Timer2:TimerUDB:control_4\ : bit;
    SIGNAL \Timer2:TimerUDB:control_5\ : bit;
    SIGNAL \Timer2:TimerUDB:control_6\ : bit;
    SIGNAL \Timer2:TimerUDB:control_7\ : bit;
    SIGNAL \Timer2:TimerUDB:per_zero\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ce0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:status_2\ : bit;
    SIGNAL \Timer2:TimerUDB:status_3\ : bit;
    SIGNAL \Timer2:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \Timer2:TimerUDB:status_tc\ : SIGNAL IS "U(0,0,A)1";
    SIGNAL \Timer:Net_261\ : bit;
    SIGNAL \Timer:Net_57\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:counter_load_not\ : SIGNAL IS "U(3,0,A)3";
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_0\ : SIGNAL IS "U(1,0,B)2";
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:pollcount_1\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_bitclk_enable\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_counter_load\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_last\ : SIGNAL IS "U(1,1,B)2";
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_load_fifo\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_postpoll\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_0\ : SIGNAL IS "U(1,1,B)0";
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_2\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_3\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_state_stop1_reg\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_3\ : SIGNAL IS "U(1,1,B)3";
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_4\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:rx_status_5\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_bitclk\ : SIGNAL IS "U(2,0,A)2";
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_ctrl_mark_last\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_0\ : SIGNAL IS "U(2,1,A)1";
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_1\ : SIGNAL IS "U(2,0,B)0";
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_state_2\ : SIGNAL IS "U(3,1,A)3";
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_0\ : SIGNAL IS "U(2,1,B)0";
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:tx_status_2\ : SIGNAL IS "U(2,1,A)2";
    SIGNAL \UART_1:BUART:txn\ : bit;
    ATTRIBUTE placement_force OF \UART_1:BUART:txn\ : SIGNAL IS "U(2,0,A)0";
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \\\USBUART:Dm(0)\\__PA\ : bit;
    SIGNAL \\\USBUART:Dp(0)\\__PA\ : bit;
    SIGNAL \USBUART:Net_1010\ : bit;
    SIGNAL \USBUART:Net_1876\ : bit;
    SIGNAL \USBUART:Net_1889\ : bit;
    SIGNAL \USBUART:Net_95\ : bit;
    SIGNAL \USBUART:dma_request_0\ : bit;
    SIGNAL \USBUART:dma_request_1\ : bit;
    SIGNAL \USBUART:dma_request_2\ : bit;
    SIGNAL \USBUART:dma_request_3\ : bit;
    SIGNAL \USBUART:dma_request_4\ : bit;
    SIGNAL \USBUART:dma_request_5\ : bit;
    SIGNAL \USBUART:dma_request_6\ : bit;
    SIGNAL \USBUART:dma_request_7\ : bit;
    SIGNAL \USBUART:dma_terminate\ : bit;
    SIGNAL \USBUART:ep_int_0\ : bit;
    SIGNAL \USBUART:ep_int_1\ : bit;
    SIGNAL \USBUART:ep_int_2\ : bit;
    SIGNAL \USBUART:ep_int_3\ : bit;
    SIGNAL \USBUART:ep_int_4\ : bit;
    SIGNAL \USBUART:ep_int_5\ : bit;
    SIGNAL \USBUART:ep_int_6\ : bit;
    SIGNAL \USBUART:ep_int_7\ : bit;
    SIGNAL \USBUART:ep_int_8\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(3,5,B)3";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__LCD1_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__LCD1_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \ClockBlock.aclk_glb_ff_0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.z0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.z1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.sor__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cl0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.z0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ff0__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ce1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cl1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.z1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.ff1__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.co_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u1.cfbo__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u2.sor__sig\ : bit;
    SIGNAL \Timer2:TimerUDB:sT24:timerdp:u2.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "macrocell1";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_is_active_split\ : LABEL IS "U(1,4)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF LCD1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF LCD1(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF BUZZER(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF BUZZER(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF CR5(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF CR5(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF RTD_Negative(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF RTD_Negative(0) : LABEL IS "P3[3]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF CR4(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF CR4(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF SSR(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF SSR(0) : LABEL IS "P15[4]";
    ATTRIBUTE lib_model OF DOOR(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF DOOR(0) : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF LCD2(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF LCD2(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF LM35(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF LM35(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF CR2(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF CR2(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF SDA(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF SDA(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF SCL(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF SCL(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF RTD_Current(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF RTD_Current(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF RTD_Positive(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF RTD_Positive(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF CR1(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF CR1(0) : LABEL IS "P15[5]";
    ATTRIBUTE lib_model OF RefRes_Current(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF RefRes_Current(0) : LABEL IS "P3[0]";
    ATTRIBUTE lib_model OF RefRes_Negative(0) : LABEL IS "iocell19";
    ATTRIBUTE Location OF RefRes_Negative(0) : LABEL IS "P3[2]";
    ATTRIBUTE lib_model OF RefRes_Positive(0) : LABEL IS "iocell20";
    ATTRIBUTE Location OF RefRes_Positive(0) : LABEL IS "P3[1]";
    ATTRIBUTE lib_model OF CR3(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF CR3(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF RTD_Negative_1(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF RTD_Negative_1(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF RTD_Positive_1(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF RTD_Positive_1(0) : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF RTD_Current_1(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF RTD_Current_1(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF DS1302_IO_PIN(0) : LABEL IS "iocell25";
    ATTRIBUTE Location OF DS1302_IO_PIN(0) : LABEL IS "P6[1]";
    ATTRIBUTE lib_model OF DS1302_SCLK_PIN(0) : LABEL IS "iocell26";
    ATTRIBUTE Location OF DS1302_SCLK_PIN(0) : LABEL IS "P6[0]";
    ATTRIBUTE lib_model OF DS1302_CE_PIN(0) : LABEL IS "iocell27";
    ATTRIBUTE Location OF DS1302_CE_PIN(0) : LABEL IS "P6[2]";
    ATTRIBUTE lib_model OF LEVEL(0) : LABEL IS "iocell28";
    ATTRIBUTE Location OF LEVEL(0) : LABEL IS "P6[3]";
    ATTRIBUTE lib_model OF TERM(0) : LABEL IS "iocell29";
    ATTRIBUTE Location OF TERM(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF CR6(0) : LABEL IS "iocell30";
    ATTRIBUTE Location OF CR6(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF CR7(0) : LABEL IS "iocell31";
    ATTRIBUTE Location OF CR7(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF CR8(0) : LABEL IS "iocell32";
    ATTRIBUTE Location OF CR8(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF \USBUART:Dm(0)\ : LABEL IS "iocell33";
    ATTRIBUTE Location OF \USBUART:Dm(0)\ : LABEL IS "P15[7]";
    ATTRIBUTE Location OF \USBUART:Dp\ : LABEL IS "F(PICU,8)";
    ATTRIBUTE lib_model OF \USBUART:Dp(0)\ : LABEL IS "iocell34";
    ATTRIBUTE Location OF \USBUART:Dp(0)\ : LABEL IS "P15[6]";
    ATTRIBUTE lib_model OF Net_648 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF Net_648 : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \UART_1:BUART:counter_load_not\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \UART_1:BUART:tx_status_2\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \UART_1:BUART:rx_counter_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \UART_1:BUART:rx_postpoll\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_4\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_5\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_is_active\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_is_active\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:bSAR_SEQ:cnt_enable\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \ADC_SAR:bSAR_SEQ:cnt_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:status_tc\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \Timer2:TimerUDB:status_tc\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \Timer:TimerHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(3,5)";
    ATTRIBUTE Location OF Reloj : LABEL IS "[IntrContainer=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxBitCounter\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF RX2 : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE Location OF \ADC_SAR:SAR:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \ADC_SAR:bSAR_SEQ:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \ADC_SAR:bSAR_SEQ:CtrlReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \ADC_SAR:bSAR_SEQ:ChannelCounter\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:bSAR_SEQ:EOCSts\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \ADC_SAR:bSAR_SEQ:EOCSts\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:TempBuf\ : LABEL IS "drqcell1";
    ATTRIBUTE Location OF \ADC_SAR:TempBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(1)]";
    ATTRIBUTE lib_model OF \ADC_SAR:FinalBuf\ : LABEL IS "drqcell2";
    ATTRIBUTE Location OF \ADC_SAR:FinalBuf\ : LABEL IS "[DrqContainer=(0)][DrqId=(0)]";
    ATTRIBUTE Location OF \ADC_SAR:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF \ADC_SAR:Sync:genblk1[0]:INST\ : LABEL IS "U(1,2)";
    ATTRIBUTE Location OF \I2C:I2C_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(15)]";
    ATTRIBUTE Location OF \I2C:I2C_FF\ : LABEL IS "F(I2C,0)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \Timer2:TimerUDB:rstSts:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sT24:timerdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sT24:timerdp:u0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sT24:timerdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sT24:timerdp:u1\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Timer2:TimerUDB:sT24:timerdp:u2\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \Timer2:TimerUDB:sT24:timerdp:u2\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF leeT : LABEL IS "[IntrContainer=(0)][IntrId=(6)]";
    ATTRIBUTE Location OF \IDAC:viDAC8\ : LABEL IS "F(VIDAC,1)";
    ATTRIBUTE Location OF \ADC:DSM\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF \ADC:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \USBUART:dp_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(12)]";
    ATTRIBUTE Location OF \USBUART:USB\ : LABEL IS "F(USB,0)";
    ATTRIBUTE Location OF \USBUART:ep_3\ : LABEL IS "[IntrContainer=(0)][IntrId=(5)]";
    ATTRIBUTE Location OF \USBUART:ep_2\ : LABEL IS "[IntrContainer=(0)][IntrId=(4)]";
    ATTRIBUTE Location OF \USBUART:ep_1\ : LABEL IS "[IntrContainer=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \USBUART:ep_0\ : LABEL IS "[IntrContainer=(0)][IntrId=(24)]";
    ATTRIBUTE Location OF \USBUART:bus_reset\ : LABEL IS "[IntrContainer=(0)][IntrId=(23)]";
    ATTRIBUTE Location OF \USBUART:arb_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(22)]";
    ATTRIBUTE Location OF \USBUART:sof_int\ : LABEL IS "[IntrContainer=(0)][IntrId=(21)]";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \UART_1:BUART:txn\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_1\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_0\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \UART_1:BUART:tx_state_2\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \UART_1:BUART:tx_bitclk\ : LABEL IS "U(2,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_0\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_3\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UART_1:BUART:pollcount_0\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UART_1:BUART:rx_status_3\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UART_1:BUART:rx_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_old_id_5\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_old_id_4\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_old_id_3\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_old_id_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_old_id_1\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_old_id_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "macrocell55";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "macrocell56";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "macrocell57";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\ : LABEL IS "U(0,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "macrocell58";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "macrocell59";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "macrocell60";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "macrocell61";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "macrocell62";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "macrocell63";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "macrocell64";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "macrocell65";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "macrocell66";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "macrocell67";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "macrocell68";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "macrocell69";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "macrocell70";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "macrocell71";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "macrocell72";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "macrocell73";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\ : LABEL IS "U(0,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "macrocell74";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "macrocell75";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "macrocell76";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "macrocell77";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "macrocell78";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "macrocell79";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "macrocell80";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "macrocell81";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "macrocell82";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "macrocell83";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "macrocell84";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "macrocell85";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "macrocell86";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "macrocell87";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "macrocell88";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "macrocell89";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "macrocell90";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\ : LABEL IS "U(3,0)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "macrocell91";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "macrocell92";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "macrocell93";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "macrocell94";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "macrocell95";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "macrocell96";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "macrocell97";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\ : LABEL IS "U(3,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "macrocell98";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "macrocell99";
    ATTRIBUTE Location OF \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_994 : LABEL IS "macrocell100";
    ATTRIBUTE Location OF Net_994 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "macrocell101";
    ATTRIBUTE Location OF \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \ADC_SAR:bSAR_SEQ:nrq_reg\ : LABEL IS "macrocell102";
    ATTRIBUTE Location OF \ADC_SAR:bSAR_SEQ:nrq_reg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_906 : LABEL IS "macrocell103";
    ATTRIBUTE Location OF Net_906 : LABEL IS "U(0,0)";
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            ce0 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            interrupt : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pa_out : OUT std_ulogic;
            pin_input : IN std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    \ADC_SAR:AMuxHw_2_Decoder_is_active_split\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1) + (main_2 * !main_3) + (main_4 * !main_5) + (main_6 * !main_7) + (!main_8 * main_9) + (main_8 * !main_9) + (!main_10 * main_11) + (main_10 * !main_11)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_is_active_split\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR:ch_addr_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:ch_addr_4\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR:ch_addr_3\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR:ch_addr_2\,
            main_8 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_9 => \ADC_SAR:ch_addr_1\,
            main_10 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\,
            main_11 => \ADC_SAR:ch_addr_0\);

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \ADC:Net_93\,
            dclk_0 => \ADC:Net_93_local\,
            aclk_glb_0 => \ADC:Net_488\,
            aclk_0 => \ADC:Net_488_local\,
            clk_a_dig_glb_0 => \ADC:Net_488_adig\,
            clk_a_dig_0 => \ADC:Net_488_adig_local\,
            dclk_glb_1 => \ADC_SAR:clock\,
            dclk_1 => \ADC_SAR:clock_local\,
            dclk_glb_2 => \UART_1:Net_9\,
            dclk_2 => \UART_1:Net_9_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\,
            aclk_glb_ff_0 => \ClockBlock.aclk_glb_ff_0__sig\);

    LCD1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b51ee93e-a2f4-408a-a111-b211ded76f0e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD1(0)__PA,
            oe => open,
            pad_in => LCD1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    BUZZER:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    BUZZER(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "BUZZER",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => BUZZER(0)__PA,
            oe => open,
            pad_in => BUZZER(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR5:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "134b7860-074b-494d-b80d-3d63fee6bb50",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR5(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR5",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR5(0)__PA,
            oe => open,
            pad_in => CR5(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTD_Negative:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "6880b678-3918-429d-86ca-250e59c03275",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTD_Negative(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTD_Negative",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RTD_Negative(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_653,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_648,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR4:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a27cc066-51bd-48cc-8637-ebdc26a28fc8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR4(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR4",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR4(0)__PA,
            oe => open,
            pad_in => CR4(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SSR:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "41203f09-322d-498b-ad09-81e063139ba0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SSR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SSR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => SSR(0)__PA,
            oe => open,
            pad_in => SSR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DOOR:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "24fd0d79-5272-41d4-b2a7-62fc0c2b0e9b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DOOR(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DOOR",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DOOR(0)__PA,
            oe => open,
            pad_in => DOOR(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LCD2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d16ed86b-0826-44e8-9b98-1b510cd6237a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LCD2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LCD2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LCD2(0)__PA,
            oe => open,
            pad_in => LCD2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LM35:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "39c9b853-3906-4d58-9641-ec009fa47c2e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LM35(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LM35",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => LM35(0)__PA,
            oe => open,
            in_clock => open,
            pin_input => \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f415bad1-fb74-4a0b-aeb0-dc4168635f68",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR2(0)__PA,
            oe => open,
            pad_in => CR2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SDA:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SDA(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SDA",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SDA(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_1\,
            pin_input => \I2C:sda_x_wire\,
            pad_out => SDA(0)_PAD,
            pad_in => SDA(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    SCL:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "f59b5415-2388-4729-8e2f-e21ff9b6c3ef",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    SCL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "SCL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => SCL(0)__PA,
            oe => open,
            fb => \I2C:Net_1109_0\,
            pin_input => \I2C:Net_643_0\,
            pad_out => SCL(0)_PAD,
            pad_in => SCL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTD_Current:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e67fe898-bb29-4d83-89b3-9101977476c4",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTD_Current(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTD_Current",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RTD_Current(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTD_Positive:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e3c80492-547f-42af-8017-03f6ea602313",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTD_Positive(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTD_Positive",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RTD_Positive(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c2fc43e6-2ee0-4529-b697-d4b5932983c0",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR1(0)__PA,
            oe => open,
            pad_in => CR1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RefRes_Current:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RefRes_Current(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RefRes_Current",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RefRes_Current(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RefRes_Negative:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "e6a78dda-4163-44a3-ba1a-0ebd2091c811",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RefRes_Negative(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RefRes_Negative",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RefRes_Negative(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RefRes_Positive:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "a0dc62ab-f805-4720-965d-17dae5646d0d",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RefRes_Positive(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RefRes_Positive",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RefRes_Positive(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "1fa69b3f-e0da-49bb-a4db-f8b0ff0ea438",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR3(0)__PA,
            oe => open,
            pad_in => CR3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTD_Negative_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "962f3522-5598-46ee-a4b5-f620da3739d8",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTD_Negative_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTD_Negative_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RTD_Negative_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTD_Positive_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "3bf1539e-1d78-4706-97ff-365424c9a088",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTD_Positive_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTD_Positive_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RTD_Positive_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RTD_Current_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8ebee04e-8281-4af5-a7d0-21795d758ca9",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RTD_Current_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RTD_Current_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => RTD_Current_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DS1302_IO_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b3018da6-65cb-44d2-a7aa-c95889ab96e5",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DS1302_IO_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DS1302_IO_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DS1302_IO_PIN(0)__PA,
            oe => open,
            pad_in => DS1302_IO_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DS1302_SCLK_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ff83744d-0942-4605-8def-812b24722981",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DS1302_SCLK_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DS1302_SCLK_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DS1302_SCLK_PIN(0)__PA,
            oe => open,
            pad_in => DS1302_SCLK_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    DS1302_CE_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "4802c413-cdaa-4ed5-8d5a-68ab274c08d6",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    DS1302_CE_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "DS1302_CE_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => DS1302_CE_PIN(0)__PA,
            oe => open,
            pad_in => DS1302_CE_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    LEVEL:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "d8b36601-9c93-4ed9-b3ec-16a4d2fea228",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    LEVEL(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "LEVEL",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => LEVEL(0)__PA,
            oe => open,
            pad_in => LEVEL(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TERM:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "c1d9a77e-d613-432b-b31b-80bdab2dda1e",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TERM(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TERM",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => TERM(0)__PA,
            oe => open,
            pad_in => TERM(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR6:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "df028aeb-c53c-4013-8d10-9006e8a0b4dc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR6(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR6",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR6(0)__PA,
            oe => open,
            pad_in => CR6(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR7:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "85b87532-dd25-4711-817c-0a5e3e7290d3",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR7(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR7",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR7(0)__PA,
            oe => open,
            pad_in => CR7(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    CR8:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "8b7905c9-bb15-4d16-b057-27b75d7a212a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    CR8(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "CR8",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => CR8(0)__PA,
            oe => open,
            pad_in => CR8(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dm\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/8b77a6c4-10a0-4390-971c-672353e2a49c",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \USBUART:Dm(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dm\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000100000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dm(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \USBUART:Dp\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "10",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            interrupt => \USBUART:Net_1010\,
            in_clock => open);

    \USBUART:Dp(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\USBUART:Dp\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000010000000000000000000000")
        PORT MAP(
            pa_out => \\\USBUART:Dp(0)\\__PA\,
            oe => open,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_648:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => Net_648,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => Net_653,
            main_2 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \ADC_SAR:AMuxHw_2_Decoder_is_active\:macrocell
        GENERIC MAP(
            soft => 1,
            eqn_main => "(!main_0 * main_1) + (!main_2 * main_3) + (!main_4 * main_5) + (!main_6 * main_7) + (main_8)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_1 => \ADC_SAR:ch_addr_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:ch_addr_4\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_5 => \ADC_SAR:ch_addr_3\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_7 => \ADC_SAR:ch_addr_2\,
            main_8 => \ADC_SAR:AMuxHw_2_Decoder_is_active_split\);

    \ADC_SAR:bSAR_SEQ:cnt_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:bSAR_SEQ:cnt_enable\,
            main_0 => Net_993,
            main_1 => \ADC_SAR:bSAR_SEQ:load_period\);

    \Timer2:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => \Timer2:TimerUDB:status_tc\,
            main_0 => \Timer2:TimerUDB:control_7\,
            main_1 => \Timer2:TimerUDB:per_zero\);

    \Timer:TimerHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => Net_8,
            cmp => \Timer:Net_261\,
            irq => \Timer:Net_57\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 0,
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    Reloj:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_8,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_655);

    RX2:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_655,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR:SAR:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR:clock_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR:SAR:Net_252\,
            next => Net_993,
            data_out_udb_11 => \ADC_SAR:SAR:Net_207_11\,
            data_out_udb_10 => \ADC_SAR:SAR:Net_207_10\,
            data_out_udb_9 => \ADC_SAR:SAR:Net_207_9\,
            data_out_udb_8 => \ADC_SAR:SAR:Net_207_8\,
            data_out_udb_7 => \ADC_SAR:SAR:Net_207_7\,
            data_out_udb_6 => \ADC_SAR:SAR:Net_207_6\,
            data_out_udb_5 => \ADC_SAR:SAR:Net_207_5\,
            data_out_udb_4 => \ADC_SAR:SAR:Net_207_4\,
            data_out_udb_3 => \ADC_SAR:SAR:Net_207_3\,
            data_out_udb_2 => \ADC_SAR:SAR:Net_207_2\,
            data_out_udb_1 => \ADC_SAR:SAR:Net_207_1\,
            data_out_udb_0 => \ADC_SAR:SAR:Net_207_0\,
            eof_udb => \ADC_SAR:Net_3830\);

    \ADC_SAR:bSAR_SEQ:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000111",
            cy_ctrl_mode_1 => "00000110",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \ADC_SAR:clock\,
            control_7 => \ADC_SAR:bSAR_SEQ:control_7\,
            control_6 => \ADC_SAR:bSAR_SEQ:control_6\,
            control_5 => \ADC_SAR:bSAR_SEQ:control_5\,
            control_4 => \ADC_SAR:bSAR_SEQ:control_4\,
            control_3 => \ADC_SAR:bSAR_SEQ:control_3\,
            control_2 => \ADC_SAR:bSAR_SEQ:control_2\,
            control_1 => \ADC_SAR:bSAR_SEQ:load_period\,
            control_0 => \ADC_SAR:bSAR_SEQ:enable\,
            busclk => ClockBlock_BUS_CLK);

    \ADC_SAR:bSAR_SEQ:ChannelCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0000000",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR:clock\,
            load => \ADC_SAR:bSAR_SEQ:load_period\,
            enable => \ADC_SAR:bSAR_SEQ:cnt_enable\,
            count_6 => \ADC_SAR:bSAR_SEQ:count_6\,
            count_5 => \ADC_SAR:ch_addr_5\,
            count_4 => \ADC_SAR:ch_addr_4\,
            count_3 => \ADC_SAR:ch_addr_3\,
            count_2 => \ADC_SAR:ch_addr_2\,
            count_1 => \ADC_SAR:ch_addr_1\,
            count_0 => \ADC_SAR:ch_addr_0\,
            tc => \ADC_SAR:bSAR_SEQ:cnt_tc\,
            clk_en => \ADC_SAR:bSAR_SEQ:enable\);

    \ADC_SAR:bSAR_SEQ:EOCSts\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000001",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            clock => \ADC_SAR:clock\,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_994,
            clk_en => \ADC_SAR:bSAR_SEQ:enable\);

    \ADC_SAR:TempBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR:Net_3830\,
            termin => '0',
            termout => \ADC_SAR:Net_3698\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR:FinalBuf\:drqcell
        GENERIC MAP(
            drq_type => "00",
            num_tds => 0)
        PORT MAP(
            dmareq => \ADC_SAR:Net_3698\,
            termin => '0',
            termout => \ADC_SAR:nrq\,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_994,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR:Sync:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            in => \ADC_SAR:nrq\,
            out => \ADC_SAR:Net_3935\);

    \I2C:I2C_IRQ\:interrupt
        GENERIC MAP(
            int_type => "00",
            is_nmi => 0)
        PORT MAP(
            interrupt => \I2C:Net_697\,
            clock => ClockBlock_BUS_CLK);

    \I2C:I2C_FF\:i2ccell
        GENERIC MAP(
            cy_registers => "",
            use_wakeup => 0)
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            scl_in => \I2C:Net_1109_0\,
            sda_in => \I2C:Net_1109_1\,
            scl_out => \I2C:Net_643_0\,
            sda_out => \I2C:sda_x_wire\,
            interrupt => \I2C:Net_697\);

    \Timer2:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            control_7 => \Timer2:TimerUDB:control_7\,
            control_6 => \Timer2:TimerUDB:control_6\,
            control_5 => \Timer2:TimerUDB:control_5\,
            control_4 => \Timer2:TimerUDB:control_4\,
            control_3 => \Timer2:TimerUDB:control_3\,
            control_2 => \Timer2:TimerUDB:control_2\,
            control_1 => \Timer2:TimerUDB:control_1\,
            control_0 => \Timer2:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Timer2:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \Timer2:TimerUDB:status_3\,
            status_2 => \Timer2:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \Timer2:TimerUDB:status_tc\);

    \Timer2:TimerUDB:sT24:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer2:TimerUDB:control_7\,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Timer2:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0 => \Timer2:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0 => \Timer2:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0 => \Timer2:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1 => \Timer2:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1 => \Timer2:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1 => \Timer2:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1 => \Timer2:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            co_msb => \Timer2:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sol_msb => \Timer2:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbo => \Timer2:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sil => \Timer2:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbi => \Timer2:TimerUDB:sT24:timerdp:u1.cmsbo__sig\);

    \Timer2:TimerUDB:sT24:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer2:TimerUDB:control_7\,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer2:TimerUDB:sT24:timerdp:u0.ce0__sig\,
            cl0i => \Timer2:TimerUDB:sT24:timerdp:u0.cl0__sig\,
            z0i => \Timer2:TimerUDB:sT24:timerdp:u0.z0__sig\,
            ff0i => \Timer2:TimerUDB:sT24:timerdp:u0.ff0__sig\,
            ce1i => \Timer2:TimerUDB:sT24:timerdp:u0.ce1__sig\,
            cl1i => \Timer2:TimerUDB:sT24:timerdp:u0.cl1__sig\,
            z1i => \Timer2:TimerUDB:sT24:timerdp:u0.z1__sig\,
            ff1i => \Timer2:TimerUDB:sT24:timerdp:u0.ff1__sig\,
            ci => \Timer2:TimerUDB:sT24:timerdp:u0.co_msb__sig\,
            sir => \Timer2:TimerUDB:sT24:timerdp:u0.sol_msb__sig\,
            cfbi => \Timer2:TimerUDB:sT24:timerdp:u0.cfbo__sig\,
            sor => \Timer2:TimerUDB:sT24:timerdp:u1.sor__sig\,
            cmsbo => \Timer2:TimerUDB:sT24:timerdp:u1.cmsbo__sig\,
            ce0 => \Timer2:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0 => \Timer2:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0 => \Timer2:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0 => \Timer2:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1 => \Timer2:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1 => \Timer2:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1 => \Timer2:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1 => \Timer2:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            co_msb => \Timer2:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sol_msb => \Timer2:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbo => \Timer2:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sil => \Timer2:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbi => \Timer2:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    \Timer2:TimerUDB:sT24:timerdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \Timer2:TimerUDB:control_7\,
            cs_addr_0 => \Timer2:TimerUDB:per_zero\,
            z0_comb => \Timer2:TimerUDB:per_zero\,
            f0_bus_stat_comb => \Timer2:TimerUDB:status_3\,
            f0_blk_stat_comb => \Timer2:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Timer2:TimerUDB:sT24:timerdp:u1.ce0__sig\,
            cl0i => \Timer2:TimerUDB:sT24:timerdp:u1.cl0__sig\,
            z0i => \Timer2:TimerUDB:sT24:timerdp:u1.z0__sig\,
            ff0i => \Timer2:TimerUDB:sT24:timerdp:u1.ff0__sig\,
            ce1i => \Timer2:TimerUDB:sT24:timerdp:u1.ce1__sig\,
            cl1i => \Timer2:TimerUDB:sT24:timerdp:u1.cl1__sig\,
            z1i => \Timer2:TimerUDB:sT24:timerdp:u1.z1__sig\,
            ff1i => \Timer2:TimerUDB:sT24:timerdp:u1.ff1__sig\,
            ci => \Timer2:TimerUDB:sT24:timerdp:u1.co_msb__sig\,
            sir => \Timer2:TimerUDB:sT24:timerdp:u1.sol_msb__sig\,
            cfbi => \Timer2:TimerUDB:sT24:timerdp:u1.cfbo__sig\,
            sor => \Timer2:TimerUDB:sT24:timerdp:u2.sor__sig\,
            cmsbo => \Timer2:TimerUDB:sT24:timerdp:u2.cmsbo__sig\);

    leeT:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_906,
            clock => ClockBlock_BUS_CLK);

    \IDAC:viDAC8\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 0)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => open);

    \ADC:DSM\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 20)
        PORT MAP(
            aclock => \ClockBlock.aclk_glb_ff_0__sig\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_93_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_245_7\,
            dout_udb_6 => \ADC:Net_245_6\,
            dout_udb_5 => \ADC:Net_245_5\,
            dout_udb_4 => \ADC:Net_245_4\,
            dout_udb_3 => \ADC:Net_245_3\,
            dout_udb_2 => \ADC:Net_245_2\,
            dout_udb_1 => \ADC:Net_245_1\,
            dout_udb_0 => \ADC:Net_245_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1103,
            clock => ClockBlock_BUS_CLK);

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC:mod_reset\,
            interrupt => Net_1103);

    \USBUART:dp_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1010\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:USB\:usbcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            sof_int => Net_1214,
            arb_int => \USBUART:Net_1889\,
            usb_int => \USBUART:Net_1876\,
            ept_int_8 => \USBUART:ep_int_8\,
            ept_int_7 => \USBUART:ep_int_7\,
            ept_int_6 => \USBUART:ep_int_6\,
            ept_int_5 => \USBUART:ep_int_5\,
            ept_int_4 => \USBUART:ep_int_4\,
            ept_int_3 => \USBUART:ep_int_3\,
            ept_int_2 => \USBUART:ep_int_2\,
            ept_int_1 => \USBUART:ep_int_1\,
            ept_int_0 => \USBUART:ep_int_0\,
            ord_int => \USBUART:Net_95\,
            dma_req_7 => \USBUART:dma_request_7\,
            dma_req_6 => \USBUART:dma_request_6\,
            dma_req_5 => \USBUART:dma_request_5\,
            dma_req_4 => \USBUART:dma_request_4\,
            dma_req_3 => \USBUART:dma_request_3\,
            dma_req_2 => \USBUART:dma_request_2\,
            dma_req_1 => \USBUART:dma_request_1\,
            dma_req_0 => \USBUART:dma_request_0\,
            dma_termin => \USBUART:dma_terminate\);

    \USBUART:ep_3\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_3\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_2\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_2\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_1\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_1\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:ep_0\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:ep_int_0\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:bus_reset\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1876\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:arb_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => \USBUART:Net_1889\,
            clock => ClockBlock_BUS_CLK);

    \USBUART:sof_int\:interrupt
        GENERIC MAP(
            int_type => "10",
            is_nmi => 0)
        PORT MAP(
            interrupt => Net_1214,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:pollcount_1\,
            main_9 => Net_653,
            main_10 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * !main_8 * main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            regmode => 2,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => Net_653,
            main_9 => \UART_1:BUART:rx_last\);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => Net_653,
            main_4 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => Net_653,
            main_3 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:pollcount_1\,
            main_6 => Net_653,
            main_7 => \UART_1:BUART:pollcount_0\);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_653);

    \ADC_SAR:AMuxHw_2_Decoder_old_id_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:ch_addr_5\);

    \ADC_SAR:AMuxHw_2_Decoder_old_id_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:ch_addr_4\);

    \ADC_SAR:AMuxHw_2_Decoder_old_id_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:ch_addr_3\);

    \ADC_SAR:AMuxHw_2_Decoder_old_id_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:ch_addr_2\);

    \ADC_SAR:AMuxHw_2_Decoder_old_id_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:ch_addr_1\);

    \ADC_SAR:AMuxHw_2_Decoder_old_id_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:ch_addr_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_0\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_1\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_2\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_3\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_4\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_5\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_6\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_7\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_8\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_9\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_10\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_11\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_12\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_13\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_14\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_15\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_16\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_17\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_18\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_19\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_20\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_21\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_22\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_23\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_24\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_25\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_26\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_27\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_28\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_29\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_30\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_31\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_32\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_33\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_34\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_35\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_36\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_37\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_38\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_39\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_40\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_41\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_42\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_43\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_44\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_45\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_46\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_47\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_48\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_49\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_50\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_51\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_52\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_53\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_54\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_55\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_56\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_57\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_58\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * !main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_59\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_60\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * !main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_61\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * !main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_62\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3 * main_4 * main_5 * main_6)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:AMuxHw_2_Decoder_one_hot_63\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:AMuxHw_2_Decoder_is_active\,
            main_1 => \ADC_SAR:AMuxHw_2_Decoder_old_id_5\,
            main_2 => \ADC_SAR:AMuxHw_2_Decoder_old_id_4\,
            main_3 => \ADC_SAR:AMuxHw_2_Decoder_old_id_3\,
            main_4 => \ADC_SAR:AMuxHw_2_Decoder_old_id_2\,
            main_5 => \ADC_SAR:AMuxHw_2_Decoder_old_id_1\,
            main_6 => \ADC_SAR:AMuxHw_2_Decoder_old_id_0\);

    Net_994:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => Net_994,
            clk_en => \ADC_SAR:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR:bSAR_SEQ:nrq_reg\);

    \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_2) + (main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\,
            main_1 => \ADC_SAR:Net_3935\,
            main_2 => Net_994);

    \ADC_SAR:bSAR_SEQ:nrq_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            regmode => 1,
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 3)
        PORT MAP(
            q => \ADC_SAR:bSAR_SEQ:nrq_reg\,
            clk_en => \ADC_SAR:bSAR_SEQ:enable\,
            clock_0 => \ADC_SAR:clock\,
            main_0 => \ADC_SAR:bSAR_SEQ:bus_clk_nrq_reg\);

    Net_906:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            regmode => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_906,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => \Timer2:TimerUDB:control_7\,
            main_1 => \Timer2:TimerUDB:per_zero\);

END __DEFAULT__;
