library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity riscv_uniciclo is
end riscv_uniciclo; 