<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2024.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>10.000</TargetClockPeriod>
  <AchievedClockPeriod>7.593</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>7.593</CP_FINAL>
  <CP_ROUTE>7.593</CP_ROUTE>
  <CP_SYNTH>3.720</CP_SYNTH>
  <CP_TARGET>10.000</CP_TARGET>
  <SLACK_FINAL>2.407</SLACK_FINAL>
  <SLACK_ROUTE>2.407</SLACK_ROUTE>
  <SLACK_SYNTH>6.280</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>0.000</TNS_SYNTH>
  <WNS_FINAL>2.407</WNS_FINAL>
  <WNS_ROUTE>2.407</WNS_ROUTE>
  <WNS_SYNTH>6.280</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>325</CLB>
    <DSP>110</DSP>
    <FF>1725</FF>
    <LATCH>0</LATCH>
    <LUT>1449</LUT>
    <SRL>96</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>288</BRAM>
    <CLB>14640</CLB>
    <DSP>1248</DSP>
    <FF>234240</FF>
    <LUT>117120</LUT>
    <URAM>64</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="FIR_Cascade_v2" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="7">grp_FIR_filter_1_fu_440 grp_FIR_filter_2_fu_430 grp_FIR_filter_fu_405 grp_FIR_filter_fu_419 ref_tmp_FIR_filter_transposed_fu_449 regslice_both_input_r_U regslice_both_output_r_U</SubModules>
    <Resources DSP="110" FF="1725" LUT="1449" LogicLUT="1353" SRL="96"/>
    <LocalResources FF="582" LUT="6" LogicLUT="6"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_440" DEPTH="1" FILE_NAME="FIR_Cascade_v2.v" ORIG_REF_NAME="FIR_Cascade_v2_FIR_filter_1">
    <SubModules count="2">ama_addmuladd_16s_16s_10s_32s_32_4_0_U91 mac_muladd_16s_16ns_26s_32_4_0_U90</SubModules>
    <Resources DSP="2" FF="305" LUT="153" LogicLUT="129" SRL="24"/>
    <LocalResources FF="305" LUT="111" LogicLUT="87" SRL="24"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_440/ama_addmuladd_16s_16s_10s_32s_32_4_0_U91" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter_1.v" ORIG_REF_NAME="FIR_Cascade_v2_ama_addmuladd_16s_16s_10s_32s_32_4_0">
    <Resources DSP="1" LUT="34" LogicLUT="34"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_1_fu_440/mac_muladd_16s_16ns_26s_32_4_0_U90" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter_1.v" ORIG_REF_NAME="FIR_Cascade_v2_mac_muladd_16s_16ns_26s_32_4_0">
    <Resources DSP="1" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_430" DEPTH="1" FILE_NAME="FIR_Cascade_v2.v" ORIG_REF_NAME="FIR_Cascade_v2_FIR_filter_2">
    <SubModules count="3">am_addmul_16s_16s_15ns_32_4_0_U12 ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13 ama_addmuladd_16s_16s_14s_32s_32_4_0_U14</SubModules>
    <Resources DSP="3" FF="273" LUT="170" LogicLUT="130" SRL="40"/>
    <LocalResources FF="273" LUT="96" LogicLUT="56" SRL="40"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_430/am_addmul_16s_16s_15ns_32_4_0_U12" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter_2.v" ORIG_REF_NAME="FIR_Cascade_v2_am_addmul_16s_16s_15ns_32_4_0">
    <Resources DSP="1" LUT="20" LogicLUT="20"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter_2.v" ORIG_REF_NAME="FIR_Cascade_v2_ama_addmuladd_16s_16s_10ns_32s_32_4_0">
    <Resources DSP="1" LUT="8" LogicLUT="8"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter_2.v" ORIG_REF_NAME="FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0">
    <Resources DSP="1" LUT="46" LogicLUT="46"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_405" DEPTH="1" FILE_NAME="FIR_Cascade_v2.v" ORIG_REF_NAME="FIR_Cascade_v2_FIR_filter">
    <SubModules count="2">mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3</SubModules>
    <Resources DSP="3" FF="131" LUT="121" LogicLUT="105" SRL="16"/>
    <LocalResources FF="131" LUT="64" LogicLUT="48" SRL="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_405/mac_muladd_16s_13s_29s_29_4_0_U2" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter.v" ORIG_REF_NAME="FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0">
    <Resources DSP="2" LUT="2" LogicLUT="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_405/mac_muladd_16s_15ns_30s_32_4_0_U3" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter.v" ORIG_REF_NAME="FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0">
    <Resources DSP="1" LUT="55" LogicLUT="55"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_419" DEPTH="1" FILE_NAME="FIR_Cascade_v2.v" ORIG_REF_NAME="FIR_Cascade_v2_FIR_filter">
    <SubModules count="2">mac_muladd_16s_13s_29s_29_4_0_U2 mac_muladd_16s_15ns_30s_32_4_0_U3</SubModules>
    <Resources DSP="3" FF="121" LUT="46" LogicLUT="30" SRL="16"/>
    <LocalResources FF="121" LUT="31" LogicLUT="15" SRL="16"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_419/mac_muladd_16s_13s_29s_29_4_0_U2" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter.v" ORIG_REF_NAME="FIR_Cascade_v2_mac_muladd_16s_13s_29s_29_4_0">
    <Resources DSP="2"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_FIR_filter_fu_419/mac_muladd_16s_15ns_30s_32_4_0_U3" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter.v" ORIG_REF_NAME="FIR_Cascade_v2_mac_muladd_16s_15ns_30s_32_4_0">
    <Resources DSP="1" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/ref_tmp_FIR_filter_transposed_fu_449" DEPTH="1" FILE_NAME="FIR_Cascade_v2.v" ORIG_REF_NAME="FIR_Cascade_v2_FIR_filter_transposed">
    <SubModules count="1">mul_16s_8ns_23_1_1_U24</SubModules>
    <Resources DSP="99" FF="241" LUT="893" LogicLUT="893"/>
    <LocalResources DSP="98" FF="241" LUT="893" LogicLUT="893"/>
  </RtlModule>
  <RtlModule CELL="inst/ref_tmp_FIR_filter_transposed_fu_449/mul_16s_8ns_23_1_1_U24" DEPTH="2" FILE_NAME="FIR_Cascade_v2_FIR_filter_transposed.v" ORIG_REF_NAME="FIR_Cascade_v2_mul_16s_8ns_23_1_1">
    <Resources DSP="1" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_input_r_U" DEPTH="1" FILE_NAME="FIR_Cascade_v2.v" ORIG_REF_NAME="FIR_Cascade_v2_regslice_both">
    <Resources FF="37" LUT="35" LogicLUT="35"/>
  </RtlModule>
  <RtlModule CELL="inst/regslice_both_output_r_U" DEPTH="1" FILE_NAME="FIR_Cascade_v2.v" ORIG_REF_NAME="FIR_Cascade_v2_regslice_both">
    <Resources FF="35" LUT="30" LogicLUT="30"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="7.020" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.201" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[20]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.407" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.023" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.204" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[21]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.411" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="7.001" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.182" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST/A[29]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.420" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_43_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.969" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.150" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[23]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.433" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
  <TPATH DATAPATH_DELAY="6.967" DATAPATH_LOGIC_DELAY="0.819" DATAPATH_NET_DELAY="6.148" ENDPOINT_PIN="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST/A[25]" LOGIC_LEVELS="3" MAX_FANOUT="1486" SLACK="2.435" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST/CLK">
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/p_reg_reg/DSP_OUTPUT_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_11" PRIMITIVE_TYPE="CLB.LUT.LUT4" FILE_NAME="FIR_Cascade_v2.v" LINE_NUMBER="1079"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_2" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/grp_FIR_filter_2_fu_430/ama_addmuladd_16s_16s_14s_32s_32_4_0_U14/FIR_Cascade_v2_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U/tmp_product_i_1" PRIMITIVE_TYPE="CLB.CARRY.CARRY8" FILE_NAME="FIR_Cascade_v2_regslice_both.v" LINE_NUMBER="43"/>
    <CELL NAME="bd_0_i/hls_inst/inst/ref_tmp_FIR_filter_transposed_fu_449/p_ZL10H_accu_FIR_69_reg/DSP_A_B_DATA_INST" PRIMITIVE_TYPE="ARITHMETIC.DSP.DSP48E2" FILE_NAME="" LINE_NUMBER=""/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/FIR_Cascade_v2_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/FIR_Cascade_v2_failfast_routed.rpt"/>
  <ReportFile TYPE="power" PATH="verilog/report/FIR_Cascade_v2_power_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/FIR_Cascade_v2_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/FIR_Cascade_v2_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/FIR_Cascade_v2_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/FIR_Cascade_v2_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/FIR_Cascade_v2_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
