Running Benchmark.hex..
TRACE          0: Fetch: instr=0x147, PC=0x80000000 (#0)
TRACE          1: Decode: ADDI x1, x0, 0x0, PC=0x80000000 (#0)
TRACE          2: Issue: ADDI x1, x0, 0x0, PC=0x80000000 (#0)
TRACE          2: Fetch: instr=0x275, PC=0x80000004 (#1)
TRACE          3: ROB[0] ready=0, head=1 (#0)
TRACE          3: Decode: ADDI x2, x0, 0x0, PC=0x80000004 (#1)
TRACE          4: ROB[0] ready=0, head=1 (#0)
TRACE          4: Issue: ADDI x2, x0, 0x0, PC=0x80000004 (#1)
TRACE          4: Fetch: instr=0x403, PC=0x80000008 (#2)
TRACE          5: ROB[0] ready=0, head=1 (#0)
TRACE          5: ROB[1] ready=0, head=0 (#1)
TRACE          5: Decode: ADDI x3, x0, 0x0, PC=0x80000008 (#2)
TRACE          6: ROB[0] ready=0, head=1 (#0)
TRACE          6: ROB[1] ready=0, head=0 (#1)
TRACE          6: Writeback: value=0x0, ADDI x1, x0, 0x0, PC=0x80000000 (#0)
TRACE          6: RS[1] rob=1, running=1, rs1=-1, rs2=-1 (#1)
TRACE          6: Issue: ADDI x3, x0, 0x0, PC=0x80000008 (#2)
TRACE          6: Fetch: instr=0x531, PC=0x8000000c (#3)
TRACE          7: Commit: ADDI x1, x0, 0x0, PC=0x80000000 (#0)
TRACE          7: ROB[1] ready=0, head=1 (#1)
TRACE          7: ROB[2] ready=0, head=0 (#2)
TRACE          7: Decode: ADDI x4, x0, 0x0, PC=0x8000000c (#3)
TRACE          8: ROB[1] ready=0, head=1 (#1)
TRACE          8: ROB[2] ready=0, head=0 (#2)
TRACE          8: Writeback: value=0x0, ADDI x2, x0, 0x0, PC=0x80000004 (#1)
TRACE          8: RS[0] rob=2, running=1, rs1=-1, rs2=-1 (#2)
TRACE          8: Issue: ADDI x4, x0, 0x0, PC=0x8000000c (#3)
TRACE          8: Fetch: instr=0x659, PC=0x80000010 (#4)
TRACE          9: Commit: ADDI x2, x0, 0x0, PC=0x80000004 (#1)
TRACE          9: ROB[2] ready=0, head=1 (#2)
TRACE          9: ROB[3] ready=0, head=0 (#3)
TRACE          9: Decode: ADDI x5, x0, 0x0, PC=0x80000010 (#4)
TRACE         10: ROB[2] ready=0, head=1 (#2)
TRACE         10: ROB[3] ready=0, head=0 (#3)
TRACE         10: Writeback: value=0x0, ADDI x3, x0, 0x0, PC=0x80000008 (#2)
TRACE         10: RS[1] rob=3, running=1, rs1=-1, rs2=-1 (#3)
TRACE         10: Issue: ADDI x5, x0, 0x0, PC=0x80000010 (#4)
TRACE         10: Fetch: instr=0x787, PC=0x80000014 (#5)
TRACE         11: Commit: ADDI x3, x0, 0x0, PC=0x80000008 (#2)
TRACE         11: ROB[3] ready=0, head=1 (#3)
TRACE         11: ROB[4] ready=0, head=0 (#4)
TRACE         11: Decode: ADDI x6, x0, 0x0, PC=0x80000014 (#5)
TRACE         12: ROB[3] ready=0, head=1 (#3)
TRACE         12: ROB[4] ready=0, head=0 (#4)
TRACE         12: Writeback: value=0x0, ADDI x4, x0, 0x0, PC=0x8000000c (#3)
TRACE         12: RS[0] rob=4, running=1, rs1=-1, rs2=-1 (#4)
TRACE         12: Issue: ADDI x6, x0, 0x0, PC=0x80000014 (#5)
TRACE         12: Fetch: instr=0x915, PC=0x80000018 (#6)
TRACE         13: Commit: ADDI x4, x0, 0x0, PC=0x8000000c (#3)
TRACE         13: ROB[4] ready=0, head=1 (#4)
TRACE         13: ROB[5] ready=0, head=0 (#5)
TRACE         13: Decode: ADDI x7, x0, 0x0, PC=0x80000018 (#6)
TRACE         14: ROB[4] ready=0, head=1 (#4)
TRACE         14: ROB[5] ready=0, head=0 (#5)
TRACE         14: Writeback: value=0x0, ADDI x5, x0, 0x0, PC=0x80000010 (#4)
TRACE         14: RS[1] rob=5, running=1, rs1=-1, rs2=-1 (#5)
TRACE         14: Issue: ADDI x7, x0, 0x0, PC=0x80000018 (#6)
TRACE         14: Fetch: instr=0x1043, PC=0x8000001c (#7)
TRACE         15: Commit: ADDI x5, x0, 0x0, PC=0x80000010 (#4)
TRACE         15: ROB[5] ready=0, head=1 (#5)
TRACE         15: ROB[6] ready=0, head=0 (#6)
TRACE         15: Decode: ADDI x8, x0, 0x0, PC=0x8000001c (#7)
TRACE         16: ROB[5] ready=0, head=1 (#5)
TRACE         16: ROB[6] ready=0, head=0 (#6)
TRACE         16: Writeback: value=0x0, ADDI x6, x0, 0x0, PC=0x80000014 (#5)
TRACE         16: RS[0] rob=6, running=1, rs1=-1, rs2=-1 (#6)
TRACE         16: Issue: ADDI x8, x0, 0x0, PC=0x8000001c (#7)
TRACE         16: Fetch: instr=0x1171, PC=0x80000020 (#8)
TRACE         17: Commit: ADDI x6, x0, 0x0, PC=0x80000014 (#5)
TRACE         17: ROB[6] ready=0, head=1 (#6)
TRACE         17: ROB[7] ready=0, head=0 (#7)
TRACE         17: Decode: ADDI x9, x0, 0x0, PC=0x80000020 (#8)
TRACE         18: ROB[6] ready=0, head=1 (#6)
TRACE         18: ROB[7] ready=0, head=0 (#7)
TRACE         18: Writeback: value=0x0, ADDI x7, x0, 0x0, PC=0x80000018 (#6)
TRACE         18: RS[1] rob=7, running=1, rs1=-1, rs2=-1 (#7)
TRACE         18: Issue: ADDI x9, x0, 0x0, PC=0x80000020 (#8)
TRACE         18: Fetch: instr=0x1299, PC=0x80000024 (#9)
TRACE         19: Commit: ADDI x7, x0, 0x0, PC=0x80000018 (#6)
TRACE         19: ROB[7] ready=0, head=1 (#7)
TRACE         19: ROB[8] ready=0, head=0 (#8)
TRACE         19: Decode: ADDI x10, x0, 0x0, PC=0x80000024 (#9)
TRACE         20: ROB[7] ready=0, head=1 (#7)
TRACE         20: ROB[8] ready=0, head=0 (#8)
TRACE         20: Writeback: value=0x0, ADDI x8, x0, 0x0, PC=0x8000001c (#7)
TRACE         20: RS[0] rob=8, running=1, rs1=-1, rs2=-1 (#8)
TRACE         20: Issue: ADDI x10, x0, 0x0, PC=0x80000024 (#9)
TRACE         20: Fetch: instr=0x1427, PC=0x80000028 (#10)
TRACE         21: Commit: ADDI x8, x0, 0x0, PC=0x8000001c (#7)
TRACE         21: ROB[8] ready=0, head=1 (#8)
TRACE         21: ROB[9] ready=0, head=0 (#9)
TRACE         21: Decode: ADDI x11, x0, 0x0, PC=0x80000028 (#10)
TRACE         22: ROB[8] ready=0, head=1 (#8)
TRACE         22: ROB[9] ready=0, head=0 (#9)
TRACE         22: Writeback: value=0x0, ADDI x9, x0, 0x0, PC=0x80000020 (#8)
TRACE         22: RS[1] rob=9, running=1, rs1=-1, rs2=-1 (#9)
TRACE         22: Issue: ADDI x11, x0, 0x0, PC=0x80000028 (#10)
TRACE         22: Fetch: instr=0x1555, PC=0x8000002c (#11)
TRACE         23: Commit: ADDI x9, x0, 0x0, PC=0x80000020 (#8)
TRACE         23: ROB[9] ready=0, head=1 (#9)
TRACE         23: ROB[10] ready=0, head=0 (#10)
TRACE         23: Decode: ADDI x12, x0, 0x0, PC=0x8000002c (#11)
TRACE         24: ROB[9] ready=0, head=1 (#9)
TRACE         24: ROB[10] ready=0, head=0 (#10)
TRACE         24: Writeback: value=0x0, ADDI x10, x0, 0x0, PC=0x80000024 (#9)
TRACE         24: RS[0] rob=10, running=1, rs1=-1, rs2=-1 (#10)
TRACE         24: Issue: ADDI x12, x0, 0x0, PC=0x8000002c (#11)
TRACE         24: Fetch: instr=0x1683, PC=0x80000030 (#12)
TRACE         25: Commit: ADDI x10, x0, 0x0, PC=0x80000024 (#9)
TRACE         25: ROB[10] ready=0, head=1 (#10)
TRACE         25: ROB[11] ready=0, head=0 (#11)
TRACE         25: Decode: ADDI x13, x0, 0x0, PC=0x80000030 (#12)
TRACE         26: ROB[10] ready=0, head=1 (#10)
TRACE         26: ROB[11] ready=0, head=0 (#11)
TRACE         26: Writeback: value=0x0, ADDI x11, x0, 0x0, PC=0x80000028 (#10)
TRACE         26: RS[1] rob=11, running=1, rs1=-1, rs2=-1 (#11)
TRACE         26: Issue: ADDI x13, x0, 0x0, PC=0x80000030 (#12)
TRACE         26: Fetch: instr=0x1811, PC=0x80000034 (#13)
TRACE         27: Commit: ADDI x11, x0, 0x0, PC=0x80000028 (#10)
TRACE         27: ROB[11] ready=0, head=1 (#11)
TRACE         27: ROB[12] ready=0, head=0 (#12)
TRACE         27: Decode: ADDI x14, x0, 0x0, PC=0x80000034 (#13)
TRACE         28: ROB[11] ready=0, head=1 (#11)
TRACE         28: ROB[12] ready=0, head=0 (#12)
TRACE         28: Writeback: value=0x0, ADDI x12, x0, 0x0, PC=0x8000002c (#11)
TRACE         28: RS[0] rob=12, running=1, rs1=-1, rs2=-1 (#12)
TRACE         28: Issue: ADDI x14, x0, 0x0, PC=0x80000034 (#13)
TRACE         28: Fetch: instr=0x1939, PC=0x80000038 (#14)
TRACE         29: Commit: ADDI x12, x0, 0x0, PC=0x8000002c (#11)
TRACE         29: ROB[12] ready=0, head=1 (#12)
TRACE         29: ROB[13] ready=0, head=0 (#13)
TRACE         29: Decode: ADDI x15, x0, 0x0, PC=0x80000038 (#14)
TRACE         30: ROB[12] ready=0, head=1 (#12)
TRACE         30: ROB[13] ready=0, head=0 (#13)
TRACE         30: Writeback: value=0x0, ADDI x13, x0, 0x0, PC=0x80000030 (#12)
TRACE         30: RS[1] rob=13, running=1, rs1=-1, rs2=-1 (#13)
TRACE         30: Issue: ADDI x15, x0, 0x0, PC=0x80000038 (#14)
TRACE         30: Fetch: instr=0x2067, PC=0x8000003c (#15)
TRACE         31: Commit: ADDI x13, x0, 0x0, PC=0x80000030 (#12)
TRACE         31: ROB[13] ready=0, head=1 (#13)
TRACE         31: ROB[14] ready=0, head=0 (#14)
TRACE         31: Decode: ADDI x16, x0, 0x0, PC=0x8000003c (#15)
TRACE         32: ROB[13] ready=0, head=1 (#13)
TRACE         32: ROB[14] ready=0, head=0 (#14)
TRACE         32: Writeback: value=0x0, ADDI x14, x0, 0x0, PC=0x80000034 (#13)
TRACE         32: RS[0] rob=14, running=1, rs1=-1, rs2=-1 (#14)
TRACE         32: Issue: ADDI x16, x0, 0x0, PC=0x8000003c (#15)
TRACE         32: Fetch: instr=0x2195, PC=0x80000040 (#16)
TRACE         33: Commit: ADDI x14, x0, 0x0, PC=0x80000034 (#13)
TRACE         33: ROB[14] ready=0, head=1 (#14)
TRACE         33: ROB[15] ready=0, head=0 (#15)
TRACE         33: Decode: ADDI x17, x0, 0x0, PC=0x80000040 (#16)
TRACE         34: ROB[14] ready=0, head=1 (#14)
TRACE         34: ROB[15] ready=0, head=0 (#15)
TRACE         34: Writeback: value=0x0, ADDI x15, x0, 0x0, PC=0x80000038 (#14)
TRACE         34: RS[1] rob=15, running=1, rs1=-1, rs2=-1 (#15)
TRACE         34: Issue: ADDI x17, x0, 0x0, PC=0x80000040 (#16)
TRACE         34: Fetch: instr=0x2323, PC=0x80000044 (#17)
TRACE         35: Commit: ADDI x15, x0, 0x0, PC=0x80000038 (#14)
TRACE         35: ROB[0] ready=0, head=0 (#16)
TRACE         35: ROB[15] ready=0, head=1 (#15)
TRACE         35: Decode: ADDI x18, x0, 0x0, PC=0x80000044 (#17)
TRACE         36: ROB[0] ready=0, head=0 (#16)
TRACE         36: ROB[15] ready=0, head=1 (#15)
TRACE         36: Writeback: value=0x0, ADDI x16, x0, 0x0, PC=0x8000003c (#15)
TRACE         36: RS[0] rob=0, running=1, rs1=-1, rs2=-1 (#16)
TRACE         36: Issue: ADDI x18, x0, 0x0, PC=0x80000044 (#17)
TRACE         36: Fetch: instr=0x2451, PC=0x80000048 (#18)
TRACE         37: Commit: ADDI x16, x0, 0x0, PC=0x8000003c (#15)
TRACE         37: ROB[0] ready=0, head=1 (#16)
TRACE         37: ROB[1] ready=0, head=0 (#17)
TRACE         37: Decode: ADDI x19, x0, 0x0, PC=0x80000048 (#18)
TRACE         38: ROB[0] ready=0, head=1 (#16)
TRACE         38: ROB[1] ready=0, head=0 (#17)
TRACE         38: Writeback: value=0x0, ADDI x17, x0, 0x0, PC=0x80000040 (#16)
TRACE         38: RS[1] rob=1, running=1, rs1=-1, rs2=-1 (#17)
TRACE         38: Issue: ADDI x19, x0, 0x0, PC=0x80000048 (#18)
TRACE         38: Fetch: instr=0x2579, PC=0x8000004c (#19)
TRACE         39: Commit: ADDI x17, x0, 0x0, PC=0x80000040 (#16)
TRACE         39: ROB[1] ready=0, head=1 (#17)
TRACE         39: ROB[2] ready=0, head=0 (#18)
TRACE         39: Decode: ADDI x20, x0, 0x0, PC=0x8000004c (#19)
TRACE         40: ROB[1] ready=0, head=1 (#17)
TRACE         40: ROB[2] ready=0, head=0 (#18)
TRACE         40: Writeback: value=0x0, ADDI x18, x0, 0x0, PC=0x80000044 (#17)
TRACE         40: RS[0] rob=2, running=1, rs1=-1, rs2=-1 (#18)
TRACE         40: Issue: ADDI x20, x0, 0x0, PC=0x8000004c (#19)
TRACE         40: Fetch: instr=0x2707, PC=0x80000050 (#20)
TRACE         41: Commit: ADDI x18, x0, 0x0, PC=0x80000044 (#17)
TRACE         41: ROB[2] ready=0, head=1 (#18)
TRACE         41: ROB[3] ready=0, head=0 (#19)
TRACE         41: Decode: ADDI x21, x0, 0x0, PC=0x80000050 (#20)
TRACE         42: ROB[2] ready=0, head=1 (#18)
TRACE         42: ROB[3] ready=0, head=0 (#19)
TRACE         42: Writeback: value=0x0, ADDI x19, x0, 0x0, PC=0x80000048 (#18)
TRACE         42: RS[1] rob=3, running=1, rs1=-1, rs2=-1 (#19)
TRACE         42: Issue: ADDI x21, x0, 0x0, PC=0x80000050 (#20)
TRACE         42: Fetch: instr=0x2835, PC=0x80000054 (#21)
TRACE         43: Commit: ADDI x19, x0, 0x0, PC=0x80000048 (#18)
TRACE         43: ROB[3] ready=0, head=1 (#19)
TRACE         43: ROB[4] ready=0, head=0 (#20)
TRACE         43: Decode: ADDI x22, x0, 0x0, PC=0x80000054 (#21)
TRACE         44: ROB[3] ready=0, head=1 (#19)
TRACE         44: ROB[4] ready=0, head=0 (#20)
TRACE         44: Writeback: value=0x0, ADDI x20, x0, 0x0, PC=0x8000004c (#19)
TRACE         44: RS[0] rob=4, running=1, rs1=-1, rs2=-1 (#20)
TRACE         44: Issue: ADDI x22, x0, 0x0, PC=0x80000054 (#21)
TRACE         44: Fetch: instr=0x2963, PC=0x80000058 (#22)
TRACE         45: Commit: ADDI x20, x0, 0x0, PC=0x8000004c (#19)
TRACE         45: ROB[4] ready=0, head=1 (#20)
TRACE         45: ROB[5] ready=0, head=0 (#21)
TRACE         45: Decode: ADDI x23, x0, 0x0, PC=0x80000058 (#22)
TRACE         46: ROB[4] ready=0, head=1 (#20)
TRACE         46: ROB[5] ready=0, head=0 (#21)
TRACE         46: Writeback: value=0x0, ADDI x21, x0, 0x0, PC=0x80000050 (#20)
TRACE         46: RS[1] rob=5, running=1, rs1=-1, rs2=-1 (#21)
TRACE         46: Issue: ADDI x23, x0, 0x0, PC=0x80000058 (#22)
TRACE         46: Fetch: instr=0x3091, PC=0x8000005c (#23)
TRACE         47: Commit: ADDI x21, x0, 0x0, PC=0x80000050 (#20)
TRACE         47: ROB[5] ready=0, head=1 (#21)
TRACE         47: ROB[6] ready=0, head=0 (#22)
TRACE         47: Decode: ADDI x24, x0, 0x0, PC=0x8000005c (#23)
TRACE         48: ROB[5] ready=0, head=1 (#21)
TRACE         48: ROB[6] ready=0, head=0 (#22)
TRACE         48: Writeback: value=0x0, ADDI x22, x0, 0x0, PC=0x80000054 (#21)
TRACE         48: RS[0] rob=6, running=1, rs1=-1, rs2=-1 (#22)
TRACE         48: Issue: ADDI x24, x0, 0x0, PC=0x8000005c (#23)
TRACE         48: Fetch: instr=0x3219, PC=0x80000060 (#24)
TRACE         49: Commit: ADDI x22, x0, 0x0, PC=0x80000054 (#21)
TRACE         49: ROB[6] ready=0, head=1 (#22)
TRACE         49: ROB[7] ready=0, head=0 (#23)
TRACE         49: Decode: ADDI x25, x0, 0x0, PC=0x80000060 (#24)
TRACE         50: ROB[6] ready=0, head=1 (#22)
TRACE         50: ROB[7] ready=0, head=0 (#23)
TRACE         50: Writeback: value=0x0, ADDI x23, x0, 0x0, PC=0x80000058 (#22)
TRACE         50: RS[1] rob=7, running=1, rs1=-1, rs2=-1 (#23)
TRACE         50: Issue: ADDI x25, x0, 0x0, PC=0x80000060 (#24)
TRACE         50: Fetch: instr=0x3347, PC=0x80000064 (#25)
TRACE         51: Commit: ADDI x23, x0, 0x0, PC=0x80000058 (#22)
TRACE         51: ROB[7] ready=0, head=1 (#23)
TRACE         51: ROB[8] ready=0, head=0 (#24)
TRACE         51: Decode: ADDI x26, x0, 0x0, PC=0x80000064 (#25)
TRACE         52: ROB[7] ready=0, head=1 (#23)
TRACE         52: ROB[8] ready=0, head=0 (#24)
TRACE         52: Writeback: value=0x0, ADDI x24, x0, 0x0, PC=0x8000005c (#23)
TRACE         52: RS[0] rob=8, running=1, rs1=-1, rs2=-1 (#24)
TRACE         52: Issue: ADDI x26, x0, 0x0, PC=0x80000064 (#25)
TRACE         52: Fetch: instr=0x3475, PC=0x80000068 (#26)
TRACE         53: Commit: ADDI x24, x0, 0x0, PC=0x8000005c (#23)
TRACE         53: ROB[8] ready=0, head=1 (#24)
TRACE         53: ROB[9] ready=0, head=0 (#25)
TRACE         53: Decode: ADDI x27, x0, 0x0, PC=0x80000068 (#26)
TRACE         54: ROB[8] ready=0, head=1 (#24)
TRACE         54: ROB[9] ready=0, head=0 (#25)
TRACE         54: Writeback: value=0x0, ADDI x25, x0, 0x0, PC=0x80000060 (#24)
TRACE         54: RS[1] rob=9, running=1, rs1=-1, rs2=-1 (#25)
TRACE         54: Issue: ADDI x27, x0, 0x0, PC=0x80000068 (#26)
TRACE         54: Fetch: instr=0x3603, PC=0x8000006c (#27)
TRACE         55: Commit: ADDI x25, x0, 0x0, PC=0x80000060 (#24)
TRACE         55: ROB[9] ready=0, head=1 (#25)
TRACE         55: ROB[10] ready=0, head=0 (#26)
TRACE         55: Decode: ADDI x28, x0, 0x0, PC=0x8000006c (#27)
TRACE         56: ROB[9] ready=0, head=1 (#25)
TRACE         56: ROB[10] ready=0, head=0 (#26)
TRACE         56: Writeback: value=0x0, ADDI x26, x0, 0x0, PC=0x80000064 (#25)
TRACE         56: RS[0] rob=10, running=1, rs1=-1, rs2=-1 (#26)
TRACE         56: Issue: ADDI x28, x0, 0x0, PC=0x8000006c (#27)
TRACE         56: Fetch: instr=0x3731, PC=0x80000070 (#28)
TRACE         57: Commit: ADDI x26, x0, 0x0, PC=0x80000064 (#25)
TRACE         57: ROB[10] ready=0, head=1 (#26)
TRACE         57: ROB[11] ready=0, head=0 (#27)
TRACE         57: Decode: ADDI x29, x0, 0x0, PC=0x80000070 (#28)
TRACE         58: ROB[10] ready=0, head=1 (#26)
TRACE         58: ROB[11] ready=0, head=0 (#27)
TRACE         58: Writeback: value=0x0, ADDI x27, x0, 0x0, PC=0x80000068 (#26)
TRACE         58: RS[1] rob=11, running=1, rs1=-1, rs2=-1 (#27)
TRACE         58: Issue: ADDI x29, x0, 0x0, PC=0x80000070 (#28)
TRACE         58: Fetch: instr=0x3859, PC=0x80000074 (#29)
TRACE         59: Commit: ADDI x27, x0, 0x0, PC=0x80000068 (#26)
TRACE         59: ROB[11] ready=0, head=1 (#27)
TRACE         59: ROB[12] ready=0, head=0 (#28)
TRACE         59: Decode: ADDI x30, x0, 0x0, PC=0x80000074 (#29)
TRACE         60: ROB[11] ready=0, head=1 (#27)
TRACE         60: ROB[12] ready=0, head=0 (#28)
TRACE         60: Writeback: value=0x0, ADDI x28, x0, 0x0, PC=0x8000006c (#27)
TRACE         60: RS[0] rob=12, running=1, rs1=-1, rs2=-1 (#28)
TRACE         60: Issue: ADDI x30, x0, 0x0, PC=0x80000074 (#29)
TRACE         60: Fetch: instr=0x3987, PC=0x80000078 (#30)
TRACE         61: Commit: ADDI x28, x0, 0x0, PC=0x8000006c (#27)
TRACE         61: ROB[12] ready=0, head=1 (#28)
TRACE         61: ROB[13] ready=0, head=0 (#29)
TRACE         61: Decode: ADDI x31, x0, 0x0, PC=0x80000078 (#30)
TRACE         62: ROB[12] ready=0, head=1 (#28)
TRACE         62: ROB[13] ready=0, head=0 (#29)
TRACE         62: Writeback: value=0x0, ADDI x29, x0, 0x0, PC=0x80000070 (#28)
TRACE         62: RS[1] rob=13, running=1, rs1=-1, rs2=-1 (#29)
TRACE         62: Issue: ADDI x31, x0, 0x0, PC=0x80000078 (#30)
TRACE         62: Fetch: instr=0x123575, PC=0x8000007c (#31)
TRACE         63: Commit: ADDI x29, x0, 0x0, PC=0x80000070 (#28)
TRACE         63: ROB[13] ready=0, head=1 (#29)
TRACE         63: ROB[14] ready=0, head=0 (#30)
TRACE         63: Decode: LUI x5, 0x1e000, PC=0x8000007c (#31)
TRACE         64: ROB[13] ready=0, head=1 (#29)
TRACE         64: ROB[14] ready=0, head=0 (#30)
TRACE         64: Writeback: value=0x0, ADDI x30, x0, 0x0, PC=0x80000074 (#29)
TRACE         64: RS[0] rob=14, running=1, rs1=-1, rs2=-1 (#30)
TRACE         64: Issue: LUI x5, 0x1e000, PC=0x8000007c (#31)
TRACE         64: Fetch: instr=0x1610777235, PC=0x80000080 (#32)
TRACE         65: Commit: ADDI x30, x0, 0x0, PC=0x80000074 (#29)
TRACE         65: ROB[14] ready=0, head=1 (#30)
TRACE         65: ROB[15] ready=0, head=0 (#31)
TRACE         65: Decode: ADDI x5, x5, 0x600, PC=0x80000080 (#32)
TRACE         66: ROB[14] ready=0, head=1 (#30)
TRACE         66: ROB[15] ready=0, head=0 (#31)
TRACE         66: Writeback: value=0x0, ADDI x31, x0, 0x0, PC=0x80000078 (#30)
TRACE         66: RS[1] rob=15, running=1, rs1=-1, rs2=-1 (#31)
TRACE         66: Issue: ADDI x5, x5, 0x600, PC=0x80000080 (#32)
TRACE         66: Fetch: instr=0x805478515, PC=0x80000084 (#33)
TRACE         67: Commit: ADDI x31, x0, 0x0, PC=0x80000078 (#30)
TRACE         67: ROB[0] ready=0, head=0 (#32)
TRACE         67: ROB[15] ready=0, head=1 (#31)
TRACE         67: Decode: CSRRS x5, 0x300, PC=0x80000084 (#33)
TRACE         68: ROB[0] ready=0, head=0 (#32)
TRACE         68: ROB[15] ready=0, head=1 (#31)
TRACE         68: Writeback: value=0x1e000, LUI x5, 0x1e000, PC=0x8000007c (#31)
TRACE         68: RS[0] rob=0, running=0, rs1=-1, rs2=-1 (#32)
TRACE         68: Issue: CSRRS x5, 0x300, PC=0x80000084 (#33)
TRACE         68: Fetch: instr=0x1049235, PC=0x80000088 (#34)
TRACE         69: Commit: LUI x5, 0x1e000, PC=0x8000007c (#31)
TRACE         69: ROB[0] ready=0, head=1 (#32)
TRACE         69: ROB[1] ready=0, head=0 (#33)
TRACE         69: Decode: ADDI x5, x0, 0x1, PC=0x80000088 (#34)
TRACE         70: ROB[0] ready=0, head=1 (#32)
TRACE         70: ROB[1] ready=0, head=0 (#33)
TRACE         70: Issue: ADDI x5, x0, 0x1, PC=0x80000088 (#34)
TRACE         70: Fetch: instr=0x32674451, PC=0x8000008c (#35)
TRACE         71: ROB[0] ready=0, head=1 (#32)
TRACE         71: ROB[1] ready=0, head=0 (#33)
TRACE         71: ROB[2] ready=0, head=0 (#34)
TRACE         71: Writeback: value=0x1e600, ADDI x5, x5, 0x600, PC=0x80000080 (#32)
TRACE         71: RS[1] rob=1, running=0, rs1=-1, rs2=-1 (#33)
TRACE         71: RS[2] rob=2, running=0, rs1=-1, rs2=-1 (#34)
TRACE         71: Decode: SLLI x5, x5, 0x1f, PC=0x8000008c (#35)
TRACE         72: Commit: ADDI x5, x5, 0x600, PC=0x80000080 (#32)
TRACE         72: ROB[1] ready=0, head=1 (#33)
TRACE         72: ROB[2] ready=0, head=0 (#34)
TRACE         72: Issue: SLLI x5, x5, 0x1f, PC=0x8000008c (#35)
TRACE         72: Fetch: instr=0x182883, PC=0x80000090 (#36)
TRACE         73: ROB[1] ready=0, head=1 (#33)
TRACE         73: ROB[2] ready=0, head=0 (#34)
TRACE         73: ROB[3] ready=0, head=0 (#35)
TRACE         73: Decode: BLT x5, x0, 0x14, PC=0x80000090 (#36)
TRACE         74: ROB[1] ready=0, head=1 (#33)
TRACE         74: ROB[2] ready=0, head=0 (#34)
TRACE         74: ROB[3] ready=0, head=0 (#35)
TRACE         74: Writeback: value=0x1, ADDI x5, x0, 0x1, PC=0x80000088 (#34)
TRACE         74: RS[0] rob=3, running=0, rs1=-1, rs2=-1 (#35)
TRACE         74: RS[1] rob=1, running=1, rs1=-1, rs2=-1 (#33)
TRACE         74: Issue: BLT x5, x0, 0x14, PC=0x80000090 (#36)
TRACE         75: ROB[1] ready=0, head=1 (#33)
TRACE         75: ROB[2] ready=1, head=0 (#34)
TRACE         75: ROB[3] ready=0, head=0 (#35)
TRACE         75: ROB[4] ready=0, head=0 (#36)
TRACE         75: Writeback: CSRRS x5, 0x300, PC=0x80000084 (#33)
TRACE         75: RS[0] rob=3, running=1, rs1=-1, rs2=-1 (#35)
TRACE         75: RS[2] rob=4, running=0, rs1=3, rs2=-1 (#36)
TRACE         76: Commit: CSRRS x5, 0x300, PC=0x80000084 (#33)
TRACE         76: ROB[2] ready=1, head=1 (#34)
TRACE         76: ROB[3] ready=0, head=0 (#35)
TRACE         76: ROB[4] ready=0, head=0 (#36)
TRACE         77: Commit: ADDI x5, x0, 0x1, PC=0x80000088 (#34)
TRACE         77: ROB[3] ready=0, head=1 (#35)
TRACE         77: ROB[4] ready=0, head=0 (#36)
TRACE         77: Writeback: value=0x80000000, SLLI x5, x5, 0x1f, PC=0x8000008c (#35)
TRACE         77: RS[2] rob=4, running=0, rs1=-1, rs2=-1 (#36)
TRACE         78: Commit: SLLI x5, x5, 0x1f, PC=0x8000008c (#35)
TRACE         78: ROB[4] ready=0, head=1 (#36)
TRACE         79: ROB[4] ready=0, head=1 (#36)
TRACE         79: Branch: taken, target=0x800000a4 (#36)
TRACE         80: ROB[4] ready=0, head=1 (#36)
TRACE         80: Writeback: BLT x5, x0, 0x14, PC=0x80000090 (#36)
TRACE         80: Fetch: instr=0x663, PC=0x800000a4 (#37)
TRACE         81: Commit: BLT x5, x0, 0x14, PC=0x80000090 (#36)
TRACE         81: Decode: AUIPC x5, 0x0, PC=0x800000a4 (#37)
TRACE         82: Issue: AUIPC x5, 0x0, PC=0x800000a4 (#37)
TRACE         82: Fetch: instr=0x67273363, PC=0x800000a8 (#38)
TRACE         83: ROB[5] ready=0, head=1 (#37)
TRACE         83: Decode: ADDI x5, x5, 0x40, PC=0x800000a8 (#38)
TRACE         84: ROB[5] ready=0, head=1 (#37)
TRACE         84: Issue: ADDI x5, x5, 0x40, PC=0x800000a8 (#38)
TRACE         84: Fetch: instr=0x810717299, PC=0x800000ac (#39)
TRACE         85: ROB[5] ready=0, head=1 (#37)
TRACE         85: ROB[6] ready=0, head=0 (#38)
TRACE         85: Decode: CSRRW x5, 0x305, PC=0x800000ac (#39)
TRACE         86: ROB[5] ready=0, head=1 (#37)
TRACE         86: ROB[6] ready=0, head=0 (#38)
TRACE         86: Writeback: value=0x800000a4, AUIPC x5, 0x0, PC=0x800000a4 (#37)
TRACE         86: RS[0] rob=6, running=0, rs1=-1, rs2=-1 (#38)
TRACE         86: Issue: CSRRW x5, 0x305, PC=0x800000ac (#39)
TRACE         86: Fetch: instr=0x20887, PC=0x800000b0 (#40)
TRACE         87: Commit: AUIPC x5, 0x0, PC=0x800000a4 (#37)
TRACE         87: ROB[6] ready=0, head=1 (#38)
TRACE         87: ROB[7] ready=0, head=0 (#39)
TRACE         87: Decode: AUIPC x3, 0x5000, PC=0x800000b0 (#40)
TRACE         88: ROB[6] ready=0, head=1 (#38)
TRACE         88: ROB[7] ready=0, head=0 (#39)
TRACE         88: Issue: AUIPC x3, 0x5000, PC=0x800000b0 (#40)
TRACE         88: Fetch: instr=0x3682697619, PC=0x800000b4 (#41)
TRACE         89: ROB[6] ready=0, head=1 (#38)
TRACE         89: ROB[7] ready=0, head=0 (#39)
TRACE         89: ROB[8] ready=0, head=0 (#40)
TRACE         89: Writeback: value=0x800000e4, ADDI x5, x5, 0x40, PC=0x800000a8 (#38)
TRACE         89: RS[1] rob=8, running=0, rs1=-1, rs2=-1 (#40)
TRACE         89: RS[2] rob=7, running=0, rs1=-1, rs2=-1 (#39)
TRACE         89: Decode: ADDI x3, x3, 0xfffffdb8, PC=0x800000b4 (#41)
TRACE         90: Commit: ADDI x5, x5, 0x40, PC=0x800000a8 (#38)
TRACE         90: ROB[7] ready=0, head=1 (#39)
TRACE         90: ROB[8] ready=0, head=0 (#40)
TRACE         90: Issue: ADDI x3, x3, 0xfffffdb8, PC=0x800000b4 (#41)
TRACE         90: Fetch: instr=0x2305917459, PC=0x800000b8 (#42)
TRACE         91: ROB[7] ready=0, head=1 (#39)
TRACE         91: ROB[8] ready=0, head=0 (#40)
TRACE         91: ROB[9] ready=0, head=0 (#41)
TRACE         91: Decode: ADDI x4, x3, 0xfffff897, PC=0x800000b8 (#42)
TRACE         92: ROB[7] ready=0, head=1 (#39)
TRACE         92: ROB[8] ready=0, head=0 (#40)
TRACE         92: ROB[9] ready=0, head=0 (#41)
TRACE         92: Writeback: value=0x800050b0, AUIPC x3, 0x5000, PC=0x800000b0 (#40)
TRACE         92: RS[0] rob=9, running=0, rs1=-1, rs2=-1 (#41)
TRACE         92: RS[2] rob=7, running=1, rs1=-1, rs2=-1 (#39)
TRACE         92: Issue: ADDI x4, x3, 0xfffff897, PC=0x800000b8 (#42)
TRACE         92: Fetch: instr=0x4228018707, PC=0x800000bc (#43)
TRACE         93: ROB[7] ready=0, head=1 (#39)
TRACE         93: ROB[8] ready=1, head=0 (#40)
TRACE         93: ROB[9] ready=0, head=0 (#41)
TRACE         93: ROB[10] ready=0, head=0 (#42)
TRACE         93: Writeback: CSRRW x5, 0x305, PC=0x800000ac (#39)
TRACE         93: RS[0] rob=9, running=1, rs1=-1, rs2=-1 (#41)
TRACE         93: RS[1] rob=10, running=0, rs1=9, rs2=-1 (#42)
TRACE         93: Decode: ANDI x4, x4, 0xffffffc0, PC=0x800000bc (#43)
TRACE         94: Commit: CSRRW x5, 0x305, PC=0x800000ac (#39)
TRACE         94: ROB[8] ready=1, head=1 (#40)
TRACE         94: ROB[9] ready=0, head=0 (#41)
TRACE         94: ROB[10] ready=0, head=0 (#42)
TRACE         94: Issue: ANDI x4, x4, 0xffffffc0, PC=0x800000bc (#43)
TRACE         94: Fetch: instr=0x4047512947, PC=0x800000c0 (#44)
TRACE         95: Commit: AUIPC x3, 0x5000, PC=0x800000b0 (#40)
TRACE         95: ROB[9] ready=0, head=1 (#41)
TRACE         95: ROB[10] ready=0, head=0 (#42)
TRACE         95: ROB[11] ready=0, head=0 (#43)
TRACE         95: Writeback: value=0x80004e68, ADDI x3, x3, 0xfffffdb8, PC=0x800000b4 (#41)
TRACE         95: RS[1] rob=10, running=0, rs1=-1, rs2=-1 (#42)
TRACE         95: RS[2] rob=11, running=0, rs1=10, rs2=-1 (#43)
TRACE         95: Decode: CSRRS x10, x0, 0xf14, PC=0x800000c0 (#44)
TRACE         96: Commit: ADDI x3, x3, 0xfffffdb8, PC=0x800000b4 (#41)
TRACE         96: ROB[10] ready=0, head=1 (#42)
TRACE         96: ROB[11] ready=0, head=0 (#43)
TRACE         96: Issue: CSRRS x10, x0, 0xf14, PC=0x800000c0 (#44)
TRACE         96: Fetch: instr=0x1050003, PC=0x800000c4 (#45)
TRACE         97: ROB[10] ready=0, head=1 (#42)
TRACE         97: ROB[11] ready=0, head=0 (#43)
TRACE         97: ROB[12] ready=0, head=0 (#44)
TRACE         97: Decode: ADDI x11, x0, 0x1, PC=0x800000c4 (#45)
TRACE         98: ROB[10] ready=0, head=1 (#42)
TRACE         98: ROB[11] ready=0, head=0 (#43)
TRACE         98: ROB[12] ready=0, head=0 (#44)
TRACE         98: Writeback: value=0x800046ff, ADDI x4, x3, 0xfffff897, PC=0x800000b8 (#42)
TRACE         98: RS[0] rob=12, running=1, rs1=-1, rs2=-1 (#44)
TRACE         98: RS[2] rob=11, running=0, rs1=-1, rs2=-1 (#43)
TRACE         98: Issue: ADDI x11, x0, 0x1, PC=0x800000c4 (#45)
TRACE         98: Fetch: instr=0x11890787, PC=0x800000c8 (#46)
TRACE         99: Commit: ADDI x4, x3, 0xfffff897, PC=0x800000b8 (#42)
TRACE         99: ROB[11] ready=0, head=1 (#43)
TRACE         99: ROB[12] ready=0, head=0 (#44)
TRACE         99: ROB[13] ready=0, head=0 (#45)
TRACE         99: Decode: BGEU x10, x11, 0x0, PC=0x800000c8 (#46)
TRACE        100: ROB[11] ready=0, head=1 (#43)
TRACE        100: ROB[12] ready=0, head=0 (#44)
TRACE        100: ROB[13] ready=0, head=0 (#45)
TRACE        100: Issue: BGEU x10, x11, 0x0, PC=0x800000c8 (#46)
TRACE        101: ROB[11] ready=0, head=1 (#43)
TRACE        101: ROB[12] ready=0, head=0 (#44)
TRACE        101: ROB[13] ready=0, head=0 (#45)
TRACE        101: ROB[14] ready=0, head=0 (#46)
TRACE        101: Writeback: value=0x0, CSRRS x10, x0, 0xf14, PC=0x800000c0 (#44)
TRACE        101: RS[1] rob=13, running=1, rs1=-1, rs2=-1 (#45)
TRACE        101: RS[2] rob=11, running=1, rs1=-1, rs2=-1 (#43)
TRACE        101: RS[3] rob=14, running=0, rs1=-1, rs2=13 (#46)
TRACE        102: ROB[11] ready=0, head=1 (#43)
TRACE        102: ROB[12] ready=1, head=0 (#44)
TRACE        102: ROB[13] ready=0, head=0 (#45)
TRACE        102: ROB[14] ready=0, head=0 (#46)
TRACE        102: Writeback: value=0x1, ADDI x11, x0, 0x1, PC=0x800000c4 (#45)
TRACE        102: RS[2] rob=11, running=1, rs1=-1, rs2=-1 (#43)
TRACE        102: RS[3] rob=14, running=0, rs1=-1, rs2=-1 (#46)
TRACE        103: ROB[11] ready=0, head=1 (#43)
TRACE        103: ROB[12] ready=1, head=0 (#44)
TRACE        103: ROB[13] ready=1, head=0 (#45)
TRACE        103: ROB[14] ready=0, head=0 (#46)
TRACE        104: ROB[11] ready=0, head=1 (#43)
TRACE        104: ROB[12] ready=1, head=0 (#44)
TRACE        104: ROB[13] ready=1, head=0 (#45)
TRACE        104: ROB[14] ready=0, head=0 (#46)
TRACE        104: Branch: not-taken, target=0x800000cc (#46)
TRACE        105: ROB[11] ready=0, head=1 (#43)
TRACE        105: ROB[12] ready=1, head=0 (#44)
TRACE        105: ROB[13] ready=1, head=0 (#45)
TRACE        105: ROB[14] ready=0, head=0 (#46)
TRACE        105: Writeback: BGEU x10, x11, 0x0, PC=0x800000c8 (#46)
TRACE        105: RS[2] rob=11, running=1, rs1=-1, rs2=-1 (#43)
TRACE        105: Fetch: instr=0x1376531, PC=0x800000cc (#47)
TRACE        106: ROB[11] ready=0, head=1 (#43)
TRACE        106: ROB[12] ready=1, head=0 (#44)
TRACE        106: ROB[13] ready=1, head=0 (#45)
TRACE        106: ROB[14] ready=1, head=0 (#46)
TRACE        106: Decode: ADDI x2, x10, 0x1, PC=0x800000cc (#47)
TRACE        107: ROB[11] ready=0, head=1 (#43)
TRACE        107: ROB[12] ready=1, head=0 (#44)
TRACE        107: ROB[13] ready=1, head=0 (#45)
TRACE        107: ROB[14] ready=1, head=0 (#46)
TRACE        107: Issue: ADDI x2, x10, 0x1, PC=0x800000cc (#47)
TRACE        107: Fetch: instr=0x17895699, PC=0x800000d0 (#48)
TRACE        108: ROB[11] ready=0, head=1 (#43)
TRACE        108: ROB[12] ready=1, head=0 (#44)
TRACE        108: ROB[13] ready=1, head=0 (#45)
TRACE        108: ROB[14] ready=1, head=0 (#46)
TRACE        108: ROB[15] ready=0, head=0 (#47)
TRACE        108: Decode: SLLI x2, x2, 0x11, PC=0x800000d0 (#48)
TRACE        109: ROB[11] ready=0, head=1 (#43)
TRACE        109: ROB[12] ready=1, head=0 (#44)
TRACE        109: ROB[13] ready=1, head=0 (#45)
TRACE        109: ROB[14] ready=1, head=0 (#46)
TRACE        109: ROB[15] ready=0, head=0 (#47)
TRACE        109: Issue: SLLI x2, x2, 0x11, PC=0x800000d0 (#48)
TRACE        109: Fetch: instr=0x4260147, PC=0x800000d4 (#49)
TRACE        110: ROB[0] ready=0, head=0 (#48)
TRACE        110: ROB[11] ready=0, head=1 (#43)
TRACE        110: ROB[12] ready=1, head=0 (#44)
TRACE        110: ROB[13] ready=1, head=0 (#45)
TRACE        110: ROB[14] ready=1, head=0 (#46)
TRACE        110: ROB[15] ready=0, head=0 (#47)
TRACE        110: Decode: ADD x2, x2, x4, PC=0x800000d4 (#49)
TRACE        111: ROB[0] ready=0, head=0 (#48)
TRACE        111: ROB[11] ready=0, head=1 (#43)
TRACE        111: ROB[12] ready=1, head=0 (#44)
TRACE        111: ROB[13] ready=1, head=0 (#45)
TRACE        111: ROB[14] ready=1, head=0 (#46)
TRACE        111: ROB[15] ready=0, head=0 (#47)
TRACE        111: Writeback: value=0x1, ADDI x2, x10, 0x1, PC=0x800000cc (#47)
TRACE        111: RS[1] rob=0, running=0, rs1=-1, rs2=-1 (#48)
TRACE        111: RS[2] rob=11, running=1, rs1=-1, rs2=-1 (#43)
TRACE        111: Issue: ADD x2, x2, x4, PC=0x800000d4 (#49)
TRACE        111: Fetch: instr=0x18159123, PC=0x800000d8 (#50)
TRACE        112: ROB[0] ready=0, head=0 (#48)
TRACE        112: ROB[1] ready=0, head=0 (#49)
TRACE        112: ROB[11] ready=0, head=1 (#43)
TRACE        112: ROB[12] ready=1, head=0 (#44)
TRACE        112: ROB[13] ready=1, head=0 (#45)
TRACE        112: ROB[14] ready=1, head=0 (#46)
TRACE        112: ROB[15] ready=1, head=0 (#47)
TRACE        112: Decode: SLLI x12, x10, 0x11, PC=0x800000d8 (#50)
TRACE        113: ROB[0] ready=0, head=0 (#48)
TRACE        113: ROB[1] ready=0, head=0 (#49)
TRACE        113: ROB[11] ready=0, head=1 (#43)
TRACE        113: ROB[12] ready=1, head=0 (#44)
TRACE        113: ROB[13] ready=1, head=0 (#45)
TRACE        113: ROB[14] ready=1, head=0 (#46)
TRACE        113: ROB[15] ready=1, head=0 (#47)
TRACE        113: Issue: SLLI x12, x10, 0x11, PC=0x800000d8 (#50)
TRACE        113: Fetch: instr=0x12714547, PC=0x800000dc (#51)
TRACE        114: ROB[0] ready=0, head=0 (#48)
TRACE        114: ROB[1] ready=0, head=0 (#49)
TRACE        114: ROB[2] ready=0, head=0 (#50)
TRACE        114: ROB[11] ready=0, head=1 (#43)
TRACE        114: ROB[12] ready=1, head=0 (#44)
TRACE        114: ROB[13] ready=1, head=0 (#45)
TRACE        114: ROB[14] ready=1, head=0 (#46)
TRACE        114: ROB[15] ready=1, head=0 (#47)
TRACE        114: Writeback: value=0x20000, SLLI x2, x2, 0x11, PC=0x800000d0 (#48)
TRACE        114: RS[0] rob=2, running=0, rs1=-1, rs2=-1 (#50)
TRACE        114: RS[2] rob=11, running=1, rs1=-1, rs2=-1 (#43)
TRACE        114: RS[3] rob=1, running=0, rs1=-1, rs2=11 (#49)
TRACE        114: Decode: ADD x4, x4, x12, PC=0x800000dc (#51)
TRACE        115: ROB[0] ready=1, head=0 (#48)
TRACE        115: ROB[1] ready=0, head=0 (#49)
TRACE        115: ROB[2] ready=0, head=0 (#50)
TRACE        115: ROB[11] ready=0, head=1 (#43)
TRACE        115: ROB[12] ready=1, head=0 (#44)
TRACE        115: ROB[13] ready=1, head=0 (#45)
TRACE        115: ROB[14] ready=1, head=0 (#46)
TRACE        115: ROB[15] ready=1, head=0 (#47)
TRACE        115: Issue: ADD x4, x4, x12, PC=0x800000dc (#51)
TRACE        115: Fetch: instr=0x1733304431, PC=0x800000e0 (#52)
TRACE        116: ROB[0] ready=1, head=0 (#48)
TRACE        116: ROB[1] ready=0, head=0 (#49)
TRACE        116: ROB[2] ready=0, head=0 (#50)
TRACE        116: ROB[3] ready=0, head=0 (#51)
TRACE        116: ROB[11] ready=0, head=1 (#43)
TRACE        116: ROB[12] ready=1, head=0 (#44)
TRACE        116: ROB[13] ready=1, head=0 (#45)
TRACE        116: ROB[14] ready=1, head=0 (#46)
TRACE        116: ROB[15] ready=1, head=0 (#47)
TRACE        116: Decode: JAL 0x2e74, PC=0x800000e0 (#52)
TRACE        117: ROB[0] ready=1, head=0 (#48)
TRACE        117: ROB[1] ready=0, head=0 (#49)
TRACE        117: ROB[2] ready=0, head=0 (#50)
TRACE        117: ROB[3] ready=0, head=0 (#51)
TRACE        117: ROB[11] ready=0, head=1 (#43)
TRACE        117: ROB[12] ready=1, head=0 (#44)
TRACE        117: ROB[13] ready=1, head=0 (#45)
TRACE        117: ROB[14] ready=1, head=0 (#46)
TRACE        117: ROB[15] ready=1, head=0 (#47)
TRACE        117: Writeback: value=0x0, SLLI x12, x10, 0x11, PC=0x800000d8 (#50)
TRACE        117: RS[1] rob=3, running=0, rs1=11, rs2=-1 (#51)
TRACE        117: RS[2] rob=11, running=1, rs1=-1, rs2=-1 (#43)
TRACE        117: RS[3] rob=1, running=0, rs1=-1, rs2=11 (#49)
TRACE        117: Issue: JAL 0x2e74, PC=0x800000e0 (#52)
TRACE        118: ROB[0] ready=1, head=0 (#48)
TRACE        118: ROB[1] ready=0, head=0 (#49)
TRACE        118: ROB[2] ready=1, head=0 (#50)
TRACE        118: ROB[3] ready=0, head=0 (#51)
TRACE        118: ROB[4] ready=0, head=0 (#52)
TRACE        118: ROB[11] ready=0, head=1 (#43)
TRACE        118: ROB[12] ready=1, head=0 (#44)
TRACE        118: ROB[13] ready=1, head=0 (#45)
TRACE        118: ROB[14] ready=1, head=0 (#46)
TRACE        118: ROB[15] ready=1, head=0 (#47)
TRACE        119: ROB[0] ready=1, head=0 (#48)
TRACE        119: ROB[1] ready=0, head=0 (#49)
TRACE        119: ROB[2] ready=1, head=0 (#50)
TRACE        119: ROB[3] ready=0, head=0 (#51)
TRACE        119: ROB[4] ready=0, head=0 (#52)
TRACE        119: ROB[11] ready=0, head=1 (#43)
TRACE        119: ROB[12] ready=1, head=0 (#44)
TRACE        119: ROB[13] ready=1, head=0 (#45)
TRACE        119: ROB[14] ready=1, head=0 (#46)
TRACE        119: ROB[15] ready=1, head=0 (#47)
TRACE        120: ROB[0] ready=1, head=0 (#48)
TRACE        120: ROB[1] ready=0, head=0 (#49)
TRACE        120: ROB[2] ready=1, head=0 (#50)
TRACE        120: ROB[3] ready=0, head=0 (#51)
TRACE        120: ROB[4] ready=0, head=0 (#52)
TRACE        120: ROB[11] ready=0, head=1 (#43)
TRACE        120: ROB[12] ready=1, head=0 (#44)
TRACE        120: ROB[13] ready=1, head=0 (#45)
TRACE        120: ROB[14] ready=1, head=0 (#46)
TRACE        120: ROB[15] ready=1, head=0 (#47)
TRACE        120: Branch: taken, target=0x80002f54 (#52)
TRACE        121: ROB[0] ready=1, head=0 (#48)
TRACE        121: ROB[1] ready=0, head=0 (#49)
TRACE        121: ROB[2] ready=1, head=0 (#50)
TRACE        121: ROB[3] ready=0, head=0 (#51)
TRACE        121: ROB[4] ready=0, head=0 (#52)
TRACE        121: ROB[11] ready=0, head=1 (#43)
TRACE        121: ROB[12] ready=1, head=0 (#44)
TRACE        121: ROB[13] ready=1, head=0 (#45)
TRACE        121: ROB[14] ready=1, head=0 (#46)
TRACE        121: ROB[15] ready=1, head=0 (#47)
TRACE        121: Writeback: JAL 0x2e74, PC=0x800000e0 (#52)
TRACE        121: RS[1] rob=3, running=0, rs1=11, rs2=-1 (#51)
TRACE        121: RS[2] rob=11, running=1, rs1=-1, rs2=-1 (#43)
TRACE        121: RS[3] rob=1, running=0, rs1=-1, rs2=11 (#49)
TRACE        121: Fetch: instr=0x4127260947, PC=0x80002f54 (#53)
TRACE        122: ROB[0] ready=1, head=0 (#48)
TRACE        122: ROB[1] ready=0, head=0 (#49)
TRACE        122: ROB[2] ready=1, head=0 (#50)
TRACE        122: ROB[3] ready=0, head=0 (#51)
TRACE        122: ROB[4] ready=1, head=0 (#52)
TRACE        122: ROB[11] ready=0, head=1 (#43)
TRACE        122: ROB[12] ready=1, head=0 (#44)
TRACE        122: ROB[13] ready=1, head=0 (#45)
TRACE        122: ROB[14] ready=1, head=0 (#46)
TRACE        122: ROB[15] ready=1, head=0 (#47)
TRACE        122: Decode: ADDI x2, x2, 0xffffff60, PC=0x80002f54 (#53)
TRACE        123: ROB[0] ready=1, head=0 (#48)
TRACE        123: ROB[1] ready=0, head=0 (#49)
TRACE        123: ROB[2] ready=1, head=0 (#50)
TRACE        123: ROB[3] ready=0, head=0 (#51)
TRACE        123: ROB[4] ready=1, head=0 (#52)
TRACE        123: ROB[11] ready=0, head=1 (#43)
TRACE        123: ROB[12] ready=1, head=0 (#44)
TRACE        123: ROB[13] ready=1, head=0 (#45)
TRACE        123: ROB[14] ready=1, head=0 (#46)
TRACE        123: ROB[15] ready=1, head=0 (#47)
TRACE        123: Issue: ADDI x2, x2, 0xffffff60, PC=0x80002f54 (#53)
TRACE        123: Fetch: instr=0x2231469971, PC=0x80002f58 (#54)
TRACE        124: ROB[0] ready=1, head=0 (#48)
TRACE        124: ROB[1] ready=0, head=0 (#49)
TRACE        124: ROB[2] ready=1, head=0 (#50)
TRACE        124: ROB[3] ready=0, head=0 (#51)
TRACE        124: ROB[4] ready=1, head=0 (#52)
TRACE        124: ROB[5] ready=0, head=0 (#53)
TRACE        124: ROB[11] ready=0, head=1 (#43)
TRACE        124: ROB[12] ready=1, head=0 (#44)
TRACE        124: ROB[13] ready=1, head=0 (#45)
TRACE        124: ROB[14] ready=1, head=0 (#46)
TRACE        124: ROB[15] ready=1, head=0 (#47)
TRACE        124: Decode: ADDI x15, x3, 0xfffff850, PC=0x80002f58 (#54)
TRACE        125: ROB[0] ready=1, head=0 (#48)
TRACE        125: ROB[1] ready=0, head=0 (#49)
TRACE        125: ROB[2] ready=1, head=0 (#50)
TRACE        125: ROB[3] ready=0, head=0 (#51)
TRACE        125: ROB[4] ready=1, head=0 (#52)
TRACE        125: ROB[5] ready=0, head=0 (#53)
TRACE        125: ROB[11] ready=0, head=1 (#43)
TRACE        125: ROB[12] ready=1, head=0 (#44)
TRACE        125: ROB[13] ready=1, head=0 (#45)
TRACE        125: ROB[14] ready=1, head=0 (#46)
TRACE        125: ROB[15] ready=1, head=0 (#47)
TRACE        125: Issue: ADDI x15, x3, 0xfffff850, PC=0x80002f58 (#54)
TRACE        125: Fetch: instr=0x155264035, PC=0x80002f5c (#55)
TRACE        126: ROB[0] ready=1, head=0 (#48)
TRACE        126: ROB[1] ready=0, head=0 (#49)
TRACE        126: ROB[2] ready=1, head=0 (#50)
TRACE        126: ROB[3] ready=0, head=0 (#51)
TRACE        126: ROB[4] ready=1, head=0 (#52)
TRACE        126: ROB[5] ready=0, head=0 (#53)
TRACE        126: ROB[6] ready=0, head=0 (#54)
TRACE        126: ROB[11] ready=0, head=1 (#43)
TRACE        126: ROB[12] ready=1, head=0 (#44)
TRACE        126: ROB[13] ready=1, head=0 (#45)
TRACE        126: ROB[14] ready=1, head=0 (#46)
TRACE        126: ROB[15] ready=1, head=0 (#47)
TRACE        126: Decode: SW x2, x20, 0x88, PC=0x80002f5c (#55)
TRACE        127: ROB[0] ready=1, head=0 (#48)
TRACE        127: ROB[1] ready=0, head=0 (#49)
TRACE        127: ROB[2] ready=1, head=0 (#50)
TRACE        127: ROB[3] ready=0, head=0 (#51)
TRACE        127: ROB[4] ready=1, head=0 (#52)
TRACE        127: ROB[5] ready=0, head=0 (#53)
TRACE        127: ROB[6] ready=0, head=0 (#54)
TRACE        127: ROB[11] ready=0, head=1 (#43)
TRACE        127: ROB[12] ready=1, head=0 (#44)
TRACE        127: ROB[13] ready=1, head=0 (#45)
TRACE        127: ROB[14] ready=1, head=0 (#46)
TRACE        127: ROB[15] ready=1, head=0 (#47)
tinyrv: /w/home.28/home/zlabute/Lab_3/m151b_p3/src/RS.cpp:43: int tinyrv::ReservationStation::issue(int, int, int, uint32_t, uint32_t, tinyrv::Instr::Ptr): Assertion `index != rs1_index' failed.
