# //  ModelSim SE-64 2021.3 Jul 13 2021 Linux 5.14.0-362.13.1.el9_3.x86_64
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do regfile.do
# Model Technology ModelSim SE-64 vlog 2021.3 Compiler 2021.07 Jul 13 2021
# Start time: 11:01:39 on Jan 29,2024
# vlog -reportprogress 300 regfile.sv regfile_tb.sv 
# -- Compiling module regfile
# -- Compiling module stimulus
# 
# Top level modules:
# 	stimulus
# End time: 11:01:39 on Jan 29,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.stimulus 
# Start time: 11:01:39 on Jan 29,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.stimulus(fast)
# Loading work.regfile(fast)
# .main_pane.list.interior.cs.body
# .main_pane.wave.interior.cs.body.pw.wf
# Error: rd1 = 43f145ef, rd2 = xxxxxxxx, expected rd1 = a9a54f7d, expected rd2 = a9a54f7d
# Error: rd1 = xxxxxxxx, rd2 = 2b749433, expected rd1 = 4aebb927, expected rd2 = 4aebb927
# Error: rd1 = 1a10f059, rd2 = a14dfc94, expected rd1 = 37329c37, expected rd2 = 37329c37
# Simulation complete.          3 errors detected.
# ** Note: $stop    : regfile_tb.sv(71)
#    Time: 115 ns  Iteration: 1  Instance: /stimulus
# Break in Module stimulus at regfile_tb.sv line 71
# End time: 11:02:14 on Jan 29,2024, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
