

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_VITIS_LOOP_180_3'
================================================================
* Date:           Mon May 22 17:32:36 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2051|     2051|  0.103 ms|  0.103 ms|  2051|  2051|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_3  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2083|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     532|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     532|   2137|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |NZeros_7_fu_295_p2         |         +|   0|  0|   39|          32|          32|
    |add_ln1105_fu_423_p2       |         +|   0|  0|   39|          32|           7|
    |add_ln1122_fu_521_p2       |         +|   0|  0|   11|          11|          11|
    |add_ln180_fu_184_p2        |         +|   0|  0|   12|          12|           1|
    |lsb_index_fu_315_p2        |         +|   0|  0|   39|          32|           7|
    |m_9_fu_475_p2              |         +|   0|  0|   71|          64|          64|
    |sub_ln1095_fu_309_p2       |         -|   0|  0|   39|           7|          32|
    |sub_ln1098_fu_341_p2       |         -|   0|  0|   14|           3|           7|
    |sub_ln1106_fu_439_p2       |         -|   0|  0|   39|           6|          32|
    |sub_ln1116_fu_515_p2       |         -|   0|  0|   11|           5|          11|
    |tmp_V_fu_229_p2            |         -|   0|  0|   87|           1|          80|
    |a_fu_369_p2                |       and|   0|  0|    2|           1|           1|
    |and_ln1100_fu_397_p2       |       and|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |ap_block_state3_io         |       and|   0|  0|    2|           1|           1|
    |p_Result_s_fu_357_p2       |       and|   0|  0|   80|          80|          80|
    |hitNonZero_fu_265_p2       |      icmp|   0|  0|   29|          64|           1|
    |icmp_ln1086_fu_215_p2      |      icmp|   0|  0|   34|          80|           1|
    |icmp_ln1097_fu_331_p2      |      icmp|   0|  0|   17|          31|           1|
    |icmp_ln1098_fu_363_p2      |      icmp|   0|  0|   34|          80|           1|
    |icmp_ln1105_fu_417_p2      |      icmp|   0|  0|   18|          32|           1|
    |icmp_ln180_fu_178_p2       |      icmp|   0|  0|   12|          12|          13|
    |icmp_ln181_fu_199_p2       |      icmp|   0|  0|    8|           3|           2|
    |lshr_ln1098_fu_351_p2      |      lshr|   0|  0|  246|           2|          80|
    |lshr_ln1105_fu_433_p2      |      lshr|   0|  0|  246|          80|          80|
    |or_ln1100_fu_403_p2        |        or|   0|  0|    2|           1|           1|
    |NZeros_9_fu_301_p3         |    select|   0|  0|   32|           1|          32|
    |m_fu_463_p3                |    select|   0|  0|   64|           1|          64|
    |select_ln1086_fu_547_p3    |    select|   0|  0|   64|           1|           1|
    |select_ln1094_fu_503_p3    |    select|   0|  0|   10|           1|          10|
    |select_ln181_fu_586_p3     |    select|   0|  0|  448|           1|           1|
    |tmp_V_6_fu_235_p3          |    select|   0|  0|   80|           1|          80|
    |shl_ln1106_fu_449_p2       |       shl|   0|  0|  246|          80|          80|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln1100_fu_383_p2       |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 2083|         762|         821|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |T_BUS_blk_n_W            |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_7     |   9|          2|   12|         24|
    |i_fu_130                 |   9|          2|   12|         24|
    |phi_ln181_fu_126         |   9|          2|  448|        896|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  475|        950|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_fu_130                          |   12|   0|   12|          0|
    |icmp_ln180_reg_618                |    1|   0|    1|          0|
    |icmp_ln181_reg_627                |    1|   0|    1|          0|
    |icmp_ln181_reg_627_pp0_iter1_reg  |    1|   0|    1|          0|
    |phi_ln181_fu_126                  |  448|   0|  448|          0|
    |select_ln1086_reg_637             |   64|   0|   64|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  532|   0|  532|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_VITIS_LOOP_180_3|  return value|
|m_axi_T_BUS_AWVALID   |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWREADY   |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWADDR    |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWID      |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWLEN     |  out|   32|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWSIZE    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWBURST   |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWLOCK    |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWCACHE   |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWPROT    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWQOS     |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWREGION  |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_AWUSER    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WVALID    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WREADY    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WDATA     |  out|  512|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WSTRB     |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WLAST     |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WID       |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_WUSER     |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARVALID   |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARREADY   |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARADDR    |  out|   64|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARID      |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARLEN     |  out|   32|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARSIZE    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARBURST   |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARLOCK    |  out|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARCACHE   |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARPROT    |  out|    3|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARQOS     |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARREGION  |  out|    4|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_ARUSER    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RVALID    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RREADY    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RDATA     |   in|  512|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RLAST     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RID       |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RFIFONUM  |   in|    9|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RUSER     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_RRESP     |   in|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BVALID    |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BREADY    |  out|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BRESP     |   in|    2|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BID       |   in|    1|       m_axi|                                     T_BUS|       pointer|
|m_axi_T_BUS_BUSER     |   in|    1|       m_axi|                                     T_BUS|       pointer|
|sext_ln180            |   in|   58|     ap_none|                                sext_ln180|        scalar|
|tt_loc_V_address0     |  out|   11|   ap_memory|                                  tt_loc_V|         array|
|tt_loc_V_ce0          |  out|    1|   ap_memory|                                  tt_loc_V|         array|
|tt_loc_V_q0           |   in|   80|   ap_memory|                                  tt_loc_V|         array|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_ln181 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln180_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln180"   --->   Operation 8 'read' 'sext_ln180_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln180_cast = sext i58 %sext_ln180_read"   --->   Operation 9 'sext' 'sext_ln180_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %T_BUS, void @empty_24, i32 0, i32 0, void @empty_15, i32 0, i32 2048, void @empty_0, void @empty, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i448 0, i448 %phi_ln181"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body140"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_7 = load i12 %i"   --->   Operation 14 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.99ns)   --->   "%icmp_ln180 = icmp_eq  i12 %i_7, i12 2048" [src/runge_kutta_45.cpp:180]   --->   Operation 15 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%add_ln180 = add i12 %i_7, i12 1" [src/runge_kutta_45.cpp:180]   --->   Operation 16 'add' 'add_ln180' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln180 = br i1 %icmp_ln180, void %for.body140.split_ifconv, void %for.end149.exitStub" [src/runge_kutta_45.cpp:180]   --->   Operation 17 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_8_cast87 = zext i12 %i_7"   --->   Operation 18 'zext' 'i_8_cast87' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty = trunc i12 %i_7"   --->   Operation 19 'trunc' 'empty' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tt_loc_V_addr = getelementptr i80 %tt_loc_V, i64 0, i64 %i_8_cast87"   --->   Operation 20 'getelementptr' 'tt_loc_V_addr' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 21 'load' 'p_Val2_s' <Predicate = (!icmp_ln180)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_1 : Operation 22 [1/1] (1.13ns)   --->   "%icmp_ln181 = icmp_eq  i3 %empty, i3 7" [src/runge_kutta_45.cpp:181]   --->   Operation 22 'icmp' 'icmp_ln181' <Predicate = (!icmp_ln180)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln181 = br i1 %icmp_ln181, void %for.inc147._crit_edge, void" [src/runge_kutta_45.cpp:181]   --->   Operation 23 'br' 'br_ln181' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln180 = store i12 %add_ln180, i12 %i" [src/runge_kutta_45.cpp:180]   --->   Operation 24 'store' 'store_ln180' <Predicate = (!icmp_ln180)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 30.8>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %T_BUS"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%T_BUS_addr = getelementptr i512 %T_BUS, i64 %sext_ln180_cast" [src/runge_kutta_45.cpp:180]   --->   Operation 26 'getelementptr' 'T_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%p_Val2_s = load i11 %tt_loc_V_addr"   --->   Operation 29 'load' 'p_Val2_s' <Predicate = (!icmp_ln180)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 80> <Depth = 2048> <RAM>
ST_2 : Operation 30 [1/1] (2.95ns)   --->   "%icmp_ln1086 = icmp_eq  i80 %p_Val2_s, i80 0"   --->   Operation 30 'icmp' 'icmp_ln1086' <Predicate = (!icmp_ln180)> <Delay = 2.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %p_Val2_s, i32 79"   --->   Operation 31 'bitselect' 'p_Result_22' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (3.97ns)   --->   "%tmp_V = sub i80 0, i80 %p_Val2_s"   --->   Operation 32 'sub' 'tmp_V' <Predicate = (!icmp_ln180)> <Delay = 3.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.04ns)   --->   "%tmp_V_6 = select i1 %p_Result_22, i80 %tmp_V, i80 %p_Val2_s"   --->   Operation 33 'select' 'tmp_V_6' <Predicate = (!icmp_ln180)> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%t = partselect i64 @_ssdm_op_PartSelect.i64.i80.i32.i32, i80 %tmp_V_6, i32 16, i32 79"   --->   Operation 34 'partselect' 't' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_8 = ctlz i64 @llvm.ctlz.i64, i64 %t, i1 1"   --->   Operation 35 'ctlz' 'tmp_8' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%NZeros = trunc i64 %tmp_8"   --->   Operation 36 'trunc' 'NZeros' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.77ns)   --->   "%hitNonZero = icmp_eq  i64 %t, i64 0"   --->   Operation 37 'icmp' 'hitNonZero' <Predicate = (!icmp_ln180)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1267 = trunc i80 %tmp_V_6"   --->   Operation 38 'trunc' 'trunc_ln1267' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i48, i16 %trunc_ln1267, i48 281474976710655"   --->   Operation 39 'bitconcatenate' 'p_Result_23' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = ctlz i64 @llvm.ctlz.i64, i64 %p_Result_23, i1 1"   --->   Operation 40 'ctlz' 'tmp_s' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1269 = trunc i64 %tmp_s"   --->   Operation 41 'trunc' 'trunc_ln1269' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.55ns)   --->   "%NZeros_7 = add i32 %trunc_ln1269, i32 %NZeros"   --->   Operation 42 'add' 'NZeros_7' <Predicate = (!icmp_ln180)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.69ns)   --->   "%NZeros_9 = select i1 %hitNonZero, i32 %NZeros_7, i32 %NZeros"   --->   Operation 43 'select' 'NZeros_9' <Predicate = (!icmp_ln180)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.55ns)   --->   "%sub_ln1095 = sub i32 80, i32 %NZeros_9"   --->   Operation 44 'sub' 'sub_ln1095' <Predicate = (!icmp_ln180)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%lsb_index = add i32 %sub_ln1095, i32 4294967243"   --->   Operation 45 'add' 'lsb_index' <Predicate = (!icmp_ln180)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 46 'partselect' 'tmp' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.47ns)   --->   "%icmp_ln1097 = icmp_sgt  i31 %tmp, i31 0"   --->   Operation 47 'icmp' 'icmp_ln1097' <Predicate = (!icmp_ln180)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1098 = trunc i32 %sub_ln1095"   --->   Operation 48 'trunc' 'trunc_ln1098' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.87ns)   --->   "%sub_ln1098 = sub i7 6, i7 %trunc_ln1098"   --->   Operation 49 'sub' 'sub_ln1098' <Predicate = (!icmp_ln180)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%zext_ln1098 = zext i7 %sub_ln1098"   --->   Operation 50 'zext' 'zext_ln1098' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%lshr_ln1098 = lshr i80 1208925819614629174706175, i80 %zext_ln1098"   --->   Operation 51 'lshr' 'lshr_ln1098' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1098)   --->   "%p_Result_s = and i80 %tmp_V_6, i80 %lshr_ln1098"   --->   Operation 52 'and' 'p_Result_s' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (3.04ns) (out node of the LUT)   --->   "%icmp_ln1098 = icmp_ne  i80 %p_Result_s, i80 0"   --->   Operation 53 'icmp' 'icmp_ln1098' <Predicate = (!icmp_ln180)> <Delay = 3.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%a = and i1 %icmp_ln1097, i1 %icmp_ln1098"   --->   Operation 54 'and' 'a' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 55 'bitselect' 'tmp_5' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%xor_ln1100 = xor i1 %tmp_5, i1 1"   --->   Operation 56 'xor' 'xor_ln1100' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%p_Result_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %tmp_V_6, i32 %lsb_index"   --->   Operation 57 'bitselect' 'p_Result_19' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%and_ln1100 = and i1 %p_Result_19, i1 %xor_ln1100"   --->   Operation 58 'and' 'and_ln1100' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln1100_3)   --->   "%or_ln1100 = or i1 %and_ln1100, i1 %a"   --->   Operation 59 'or' 'or_ln1100' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1100_3 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 0, i1 %or_ln1100"   --->   Operation 60 'bitconcatenate' 'or_ln1100_3' <Predicate = (!icmp_ln180)> <Delay = 0.97>
ST_2 : Operation 61 [1/1] (2.47ns)   --->   "%icmp_ln1105 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 61 'icmp' 'icmp_ln1105' <Predicate = (!icmp_ln180)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (2.55ns)   --->   "%add_ln1105 = add i32 %sub_ln1095, i32 4294967242"   --->   Operation 62 'add' 'add_ln1105' <Predicate = (!icmp_ln180)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%zext_ln1105 = zext i32 %add_ln1105"   --->   Operation 63 'zext' 'zext_ln1105' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%lshr_ln1105 = lshr i80 %tmp_V_6, i80 %zext_ln1105"   --->   Operation 64 'lshr' 'lshr_ln1105' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (2.55ns)   --->   "%sub_ln1106 = sub i32 54, i32 %sub_ln1095"   --->   Operation 65 'sub' 'sub_ln1106' <Predicate = (!icmp_ln180)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%zext_ln1106 = zext i32 %sub_ln1106"   --->   Operation 66 'zext' 'zext_ln1106' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%shl_ln1106 = shl i80 %tmp_V_6, i80 %zext_ln1106"   --->   Operation 67 'shl' 'shl_ln1106' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.65> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%trunc_ln1106 = trunc i80 %lshr_ln1105"   --->   Operation 68 'trunc' 'trunc_ln1106' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%trunc_ln1106_3 = trunc i80 %shl_ln1106"   --->   Operation 69 'trunc' 'trunc_ln1106_3' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%m = select i1 %icmp_ln1105, i64 %trunc_ln1106, i64 %trunc_ln1106_3"   --->   Operation 70 'select' 'm' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node m_9)   --->   "%zext_ln1112 = zext i2 %or_ln1100_3"   --->   Operation 71 'zext' 'zext_ln1112' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (4.65ns) (out node of the LUT)   --->   "%m_9 = add i64 %m, i64 %zext_ln1112"   --->   Operation 72 'add' 'm_9' <Predicate = (!icmp_ln180)> <Delay = 4.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%m_12 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_9, i32 1, i32 63"   --->   Operation 73 'partselect' 'm_12' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln1113 = zext i63 %m_12"   --->   Operation 74 'zext' 'zext_ln1113' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_9, i32 54"   --->   Operation 75 'bitselect' 'p_Result_20' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.69ns)   --->   "%select_ln1094 = select i1 %p_Result_20, i11 1023, i11 1022"   --->   Operation 76 'select' 'select_ln1094' <Predicate = (!icmp_ln180)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln1094 = trunc i32 %NZeros_9"   --->   Operation 77 'trunc' 'trunc_ln1094' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1116 = sub i11 20, i11 %trunc_ln1094"   --->   Operation 78 'sub' 'sub_ln1116' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln1122 = add i11 %sub_ln1116, i11 %select_ln1094"   --->   Operation 79 'add' 'add_ln1122' <Predicate = (!icmp_ln180)> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_22, i11 %add_ln1122"   --->   Operation 80 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_24 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln1113, i12 %tmp_7, i32 52, i32 63"   --->   Operation 81 'partset' 'p_Result_24' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (1.48ns)   --->   "%select_ln1086 = select i1 %icmp_ln1086, i64 0, i64 %p_Result_24"   --->   Operation 82 'select' 'select_ln1086' <Predicate = (!icmp_ln180)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln180)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 36.5>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%phi_ln181_load_1 = load i448 %phi_ln181" [src/runge_kutta_45.cpp:181]   --->   Operation 83 'load' 'phi_ln181_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/runge_kutta_45.cpp:180]   --->   Operation 84 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i64.i448, i64 %select_ln1086, i448 %phi_ln181_load_1" [src/runge_kutta_45.cpp:181]   --->   Operation 85 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (36.5ns)   --->   "%write_ln181 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %T_BUS_addr, i512 %or_ln3, i64 18446744073709551615" [src/runge_kutta_45.cpp:181]   --->   Operation 86 'write' 'write_ln181' <Predicate = (icmp_ln181)> <Delay = 36.5> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln181 = br void %for.inc147._crit_edge" [src/runge_kutta_45.cpp:181]   --->   Operation 87 'br' 'br_ln181' <Predicate = (icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%phi_ln181_load = load i448 %phi_ln181" [src/runge_kutta_45.cpp:180]   --->   Operation 88 'load' 'phi_ln181_load' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i384 @_ssdm_op_PartSelect.i384.i448.i32.i32, i448 %phi_ln181_load, i32 64, i32 447" [src/runge_kutta_45.cpp:180]   --->   Operation 89 'partselect' 'tmp_9' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i448 @_ssdm_op_BitConcatenate.i448.i64.i384, i64 %select_ln1086, i384 %tmp_9" [src/runge_kutta_45.cpp:180]   --->   Operation 90 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln181)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.66ns)   --->   "%select_ln181 = select i1 %icmp_ln181, i448 0, i448 %tmp_10" [src/runge_kutta_45.cpp:181]   --->   Operation 91 'select' 'select_ln181' <Predicate = true> <Delay = 1.66> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln180 = store i448 %select_ln181, i448 %phi_ln181" [src/runge_kutta_45.cpp:180]   --->   Operation 92 'store' 'store_ln180' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body140" [src/runge_kutta_45.cpp:180]   --->   Operation 93 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ T_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln180]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tt_loc_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_ln181             (alloca           ) [ 0111]
i                     (alloca           ) [ 0100]
sext_ln180_read       (read             ) [ 0000]
sext_ln180_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_7                   (load             ) [ 0000]
icmp_ln180            (icmp             ) [ 0110]
add_ln180             (add              ) [ 0000]
br_ln180              (br               ) [ 0000]
i_8_cast87            (zext             ) [ 0000]
empty                 (trunc            ) [ 0000]
tt_loc_V_addr         (getelementptr    ) [ 0110]
icmp_ln181            (icmp             ) [ 0111]
br_ln181              (br               ) [ 0000]
store_ln180           (store            ) [ 0000]
specbitsmap_ln0       (specbitsmap      ) [ 0000]
T_BUS_addr            (getelementptr    ) [ 0101]
specpipeline_ln0      (specpipeline     ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
p_Val2_s              (load             ) [ 0000]
icmp_ln1086           (icmp             ) [ 0000]
p_Result_22           (bitselect        ) [ 0000]
tmp_V                 (sub              ) [ 0000]
tmp_V_6               (select           ) [ 0000]
t                     (partselect       ) [ 0000]
tmp_8                 (ctlz             ) [ 0000]
NZeros                (trunc            ) [ 0000]
hitNonZero            (icmp             ) [ 0000]
trunc_ln1267          (trunc            ) [ 0000]
p_Result_23           (bitconcatenate   ) [ 0000]
tmp_s                 (ctlz             ) [ 0000]
trunc_ln1269          (trunc            ) [ 0000]
NZeros_7              (add              ) [ 0000]
NZeros_9              (select           ) [ 0000]
sub_ln1095            (sub              ) [ 0000]
lsb_index             (add              ) [ 0000]
tmp                   (partselect       ) [ 0000]
icmp_ln1097           (icmp             ) [ 0000]
trunc_ln1098          (trunc            ) [ 0000]
sub_ln1098            (sub              ) [ 0000]
zext_ln1098           (zext             ) [ 0000]
lshr_ln1098           (lshr             ) [ 0000]
p_Result_s            (and              ) [ 0000]
icmp_ln1098           (icmp             ) [ 0000]
a                     (and              ) [ 0000]
tmp_5                 (bitselect        ) [ 0000]
xor_ln1100            (xor              ) [ 0000]
p_Result_19           (bitselect        ) [ 0000]
and_ln1100            (and              ) [ 0000]
or_ln1100             (or               ) [ 0000]
or_ln1100_3           (bitconcatenate   ) [ 0000]
icmp_ln1105           (icmp             ) [ 0000]
add_ln1105            (add              ) [ 0000]
zext_ln1105           (zext             ) [ 0000]
lshr_ln1105           (lshr             ) [ 0000]
sub_ln1106            (sub              ) [ 0000]
zext_ln1106           (zext             ) [ 0000]
shl_ln1106            (shl              ) [ 0000]
trunc_ln1106          (trunc            ) [ 0000]
trunc_ln1106_3        (trunc            ) [ 0000]
m                     (select           ) [ 0000]
zext_ln1112           (zext             ) [ 0000]
m_9                   (add              ) [ 0000]
m_12                  (partselect       ) [ 0000]
zext_ln1113           (zext             ) [ 0000]
p_Result_20           (bitselect        ) [ 0000]
select_ln1094         (select           ) [ 0000]
trunc_ln1094          (trunc            ) [ 0000]
sub_ln1116            (sub              ) [ 0000]
add_ln1122            (add              ) [ 0000]
tmp_7                 (bitconcatenate   ) [ 0000]
p_Result_24           (partset          ) [ 0000]
select_ln1086         (select           ) [ 0101]
phi_ln181_load_1      (load             ) [ 0000]
specloopname_ln180    (specloopname     ) [ 0000]
or_ln3                (bitconcatenate   ) [ 0000]
write_ln181           (write            ) [ 0000]
br_ln181              (br               ) [ 0000]
phi_ln181_load        (load             ) [ 0000]
tmp_9                 (partselect       ) [ 0000]
tmp_10                (bitconcatenate   ) [ 0000]
select_ln181          (select           ) [ 0000]
store_ln180           (store            ) [ 0000]
br_ln180              (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="T_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="T_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln180">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tt_loc_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tt_loc_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i80.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i80.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i16.i48"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i64.i448"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i384.i448.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i448.i64.i384"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="phi_ln181_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_ln181/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sext_ln180_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="58" slack="0"/>
<pin id="136" dir="0" index="1" bw="58" slack="0"/>
<pin id="137" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln180_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln181_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="512" slack="1"/>
<pin id="143" dir="0" index="2" bw="512" slack="0"/>
<pin id="144" dir="0" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln181/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tt_loc_V_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="80" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tt_loc_V_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="80" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="sext_ln180_cast_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="58" slack="0"/>
<pin id="163" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_cast/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="12" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="448" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_7_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln180_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="12" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln180_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="12" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_8_cast87_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="12" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast87/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="empty_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln181_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln181/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln180_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="T_BUS_addr_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="1"/>
<pin id="213" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="T_BUS_addr/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln1086_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="80" slack="0"/>
<pin id="217" dir="0" index="1" bw="80" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1086/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_Result_22_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="80" slack="0"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_V_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="80" slack="0"/>
<pin id="232" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_V_6_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="80" slack="0"/>
<pin id="238" dir="0" index="2" bw="80" slack="0"/>
<pin id="239" dir="1" index="3" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_6/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="t_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="64" slack="0"/>
<pin id="245" dir="0" index="1" bw="80" slack="0"/>
<pin id="246" dir="0" index="2" bw="6" slack="0"/>
<pin id="247" dir="0" index="3" bw="8" slack="0"/>
<pin id="248" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_8_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="0" index="1" bw="64" slack="0"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="NZeros_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="NZeros/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="hitNonZero_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="64" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="hitNonZero/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln1267_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="80" slack="0"/>
<pin id="273" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1267/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_Result_23_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_23/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_s_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln1269_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="0"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1269/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="NZeros_7_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros_7/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="NZeros_9_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NZeros_9/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="sub_ln1095_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1095/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="lsb_index_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="31" slack="0"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="0" index="2" bw="1" slack="0"/>
<pin id="325" dir="0" index="3" bw="6" slack="0"/>
<pin id="326" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="icmp_ln1097_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="31" slack="0"/>
<pin id="333" dir="0" index="1" bw="31" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1097/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="trunc_ln1098_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1098/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="sub_ln1098_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="7" slack="0"/>
<pin id="344" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1098/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln1098_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="7" slack="0"/>
<pin id="349" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1098/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="lshr_ln1098_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="7" slack="0"/>
<pin id="354" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1098/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_Result_s_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="80" slack="0"/>
<pin id="359" dir="0" index="1" bw="80" slack="0"/>
<pin id="360" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="icmp_ln1098_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="80" slack="0"/>
<pin id="365" dir="0" index="1" bw="80" slack="0"/>
<pin id="366" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1098/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="a_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="tmp_5_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="0"/>
<pin id="378" dir="0" index="2" bw="6" slack="0"/>
<pin id="379" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="xor_ln1100_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1100/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_Result_19_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="80" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_19/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="and_ln1100_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln1100/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="or_ln1100_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1100/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="or_ln1100_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="2" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1100_3/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="icmp_ln1105_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="0" index="1" bw="32" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1105/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="add_ln1105_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="7" slack="0"/>
<pin id="426" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1105/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="zext_ln1105_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="0"/>
<pin id="431" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1105/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="lshr_ln1105_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="80" slack="0"/>
<pin id="435" dir="0" index="1" bw="32" slack="0"/>
<pin id="436" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1105/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="sub_ln1106_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1106/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln1106_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="1" index="1" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1106/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="shl_ln1106_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="80" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1106/2 "/>
</bind>
</comp>

<comp id="455" class="1004" name="trunc_ln1106_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="80" slack="0"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln1106_3_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="80" slack="0"/>
<pin id="461" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1106_3/2 "/>
</bind>
</comp>

<comp id="463" class="1004" name="m_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="64" slack="0"/>
<pin id="466" dir="0" index="2" bw="64" slack="0"/>
<pin id="467" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="zext_ln1112_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1112/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="m_9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="0"/>
<pin id="477" dir="0" index="1" bw="2" slack="0"/>
<pin id="478" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_9/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="m_12_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="63" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="0" index="2" bw="1" slack="0"/>
<pin id="485" dir="0" index="3" bw="7" slack="0"/>
<pin id="486" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_12/2 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln1113_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="63" slack="0"/>
<pin id="493" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1113/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="p_Result_20_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="64" slack="0"/>
<pin id="498" dir="0" index="2" bw="7" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_20/2 "/>
</bind>
</comp>

<comp id="503" class="1004" name="select_ln1094_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="11" slack="0"/>
<pin id="506" dir="0" index="2" bw="11" slack="0"/>
<pin id="507" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1094/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln1094_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1094/2 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln1116_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="0" index="1" bw="11" slack="0"/>
<pin id="518" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/2 "/>
</bind>
</comp>

<comp id="521" class="1004" name="add_ln1122_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="0"/>
<pin id="523" dir="0" index="1" bw="11" slack="0"/>
<pin id="524" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1122/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_7_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="12" slack="0"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="11" slack="0"/>
<pin id="531" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="p_Result_24_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="64" slack="0"/>
<pin id="537" dir="0" index="1" bw="63" slack="0"/>
<pin id="538" dir="0" index="2" bw="12" slack="0"/>
<pin id="539" dir="0" index="3" bw="7" slack="0"/>
<pin id="540" dir="0" index="4" bw="7" slack="0"/>
<pin id="541" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_24/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln1086_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="0"/>
<pin id="549" dir="0" index="1" bw="64" slack="0"/>
<pin id="550" dir="0" index="2" bw="64" slack="0"/>
<pin id="551" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1086/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="phi_ln181_load_1_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="448" slack="2"/>
<pin id="557" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln181_load_1/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="or_ln3_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="512" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="1"/>
<pin id="561" dir="0" index="2" bw="448" slack="0"/>
<pin id="562" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="phi_ln181_load_load_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="448" slack="2"/>
<pin id="568" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_ln181_load/3 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_9_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="384" slack="0"/>
<pin id="571" dir="0" index="1" bw="448" slack="0"/>
<pin id="572" dir="0" index="2" bw="8" slack="0"/>
<pin id="573" dir="0" index="3" bw="10" slack="0"/>
<pin id="574" dir="1" index="4" bw="384" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_10_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="448" slack="0"/>
<pin id="581" dir="0" index="1" bw="64" slack="1"/>
<pin id="582" dir="0" index="2" bw="384" slack="0"/>
<pin id="583" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="select_ln181_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="2"/>
<pin id="588" dir="0" index="1" bw="448" slack="0"/>
<pin id="589" dir="0" index="2" bw="448" slack="0"/>
<pin id="590" dir="1" index="3" bw="448" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln181/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln180_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="448" slack="0"/>
<pin id="595" dir="0" index="1" bw="448" slack="2"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/3 "/>
</bind>
</comp>

<comp id="598" class="1005" name="phi_ln181_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="448" slack="0"/>
<pin id="600" dir="1" index="1" bw="448" slack="0"/>
</pin_list>
<bind>
<opset="phi_ln181 "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="12" slack="0"/>
<pin id="608" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="613" class="1005" name="sext_ln180_cast_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180_cast "/>
</bind>
</comp>

<comp id="618" class="1005" name="icmp_ln180_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="1"/>
<pin id="620" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln180 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tt_loc_V_addr_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="11" slack="1"/>
<pin id="624" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tt_loc_V_addr "/>
</bind>
</comp>

<comp id="627" class="1005" name="icmp_ln181_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="1" slack="2"/>
<pin id="629" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln181 "/>
</bind>
</comp>

<comp id="632" class="1005" name="T_BUS_addr_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="512" slack="1"/>
<pin id="634" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="T_BUS_addr "/>
</bind>
</comp>

<comp id="637" class="1005" name="select_ln1086_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="64" slack="1"/>
<pin id="639" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1086 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="114" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="116" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="134" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="28" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="30" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="34" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="175" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="198"><net_src comp="175" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="184" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="0" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="155" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="50" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="52" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="155" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="54" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="233"><net_src comp="50" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="155" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="240"><net_src comp="221" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="229" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="155" pin="3"/><net_sink comp="235" pin=2"/></net>

<net id="249"><net_src comp="56" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="235" pin="3"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="243" pin="4"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="60" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="264"><net_src comp="253" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="243" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="235" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="288"><net_src comp="58" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="275" pin="3"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="261" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="265" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="295" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="261" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="313"><net_src comp="66" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="68" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="315" pin="2"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="6" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="72" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="335"><net_src comp="321" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="74" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="340"><net_src comp="309" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="345"><net_src comp="76" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="337" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="341" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="78" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="235" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="351" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="357" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="50" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="331" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="363" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="80" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="381"><net_src comp="315" pin="2"/><net_sink comp="375" pin=1"/></net>

<net id="382"><net_src comp="72" pin="0"/><net_sink comp="375" pin=2"/></net>

<net id="387"><net_src comp="375" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="60" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="235" pin="3"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="315" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="401"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="383" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="369" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="82" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="403" pin="2"/><net_sink comp="409" pin=2"/></net>

<net id="421"><net_src comp="315" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="14" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="309" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="86" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="235" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="88" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="309" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="235" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="458"><net_src comp="433" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="449" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="468"><net_src comp="417" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="455" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="463" pin=2"/></net>

<net id="474"><net_src comp="409" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="463" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="487"><net_src comp="90" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="475" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="489"><net_src comp="6" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="490"><net_src comp="92" pin="0"/><net_sink comp="481" pin=3"/></net>

<net id="494"><net_src comp="481" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="500"><net_src comp="94" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="475" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="88" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="508"><net_src comp="495" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="509"><net_src comp="96" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="510"><net_src comp="98" pin="0"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="301" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="519"><net_src comp="100" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="511" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="525"><net_src comp="515" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="503" pin="3"/><net_sink comp="521" pin=1"/></net>

<net id="532"><net_src comp="102" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="533"><net_src comp="221" pin="3"/><net_sink comp="527" pin=1"/></net>

<net id="534"><net_src comp="521" pin="2"/><net_sink comp="527" pin=2"/></net>

<net id="542"><net_src comp="104" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="491" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="527" pin="3"/><net_sink comp="535" pin=2"/></net>

<net id="545"><net_src comp="106" pin="0"/><net_sink comp="535" pin=3"/></net>

<net id="546"><net_src comp="92" pin="0"/><net_sink comp="535" pin=4"/></net>

<net id="552"><net_src comp="215" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="553"><net_src comp="36" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="554"><net_src comp="535" pin="5"/><net_sink comp="547" pin=2"/></net>

<net id="563"><net_src comp="112" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="564"><net_src comp="555" pin="1"/><net_sink comp="558" pin=2"/></net>

<net id="565"><net_src comp="558" pin="3"/><net_sink comp="140" pin=2"/></net>

<net id="575"><net_src comp="118" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="566" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="120" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="122" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="584"><net_src comp="124" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="585"><net_src comp="569" pin="4"/><net_sink comp="579" pin=2"/></net>

<net id="591"><net_src comp="30" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="592"><net_src comp="579" pin="3"/><net_sink comp="586" pin=2"/></net>

<net id="597"><net_src comp="586" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="126" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="605"><net_src comp="598" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="609"><net_src comp="130" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="616"><net_src comp="161" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="621"><net_src comp="178" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="148" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="630"><net_src comp="199" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="635"><net_src comp="210" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="640"><net_src comp="547" pin="3"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="579" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: T_BUS | {3 }
 - Input state : 
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_180_3 : T_BUS | {}
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_180_3 : sext_ln180 | {1 }
	Port: runge_kutta_45_Pipeline_VITIS_LOOP_180_3 : tt_loc_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln180 : 2
		add_ln180 : 2
		br_ln180 : 3
		i_8_cast87 : 2
		empty : 2
		tt_loc_V_addr : 3
		p_Val2_s : 4
		icmp_ln181 : 3
		br_ln181 : 4
		store_ln180 : 3
	State 2
		icmp_ln1086 : 1
		p_Result_22 : 1
		tmp_V : 1
		tmp_V_6 : 2
		t : 3
		tmp_8 : 4
		NZeros : 5
		hitNonZero : 4
		trunc_ln1267 : 3
		p_Result_23 : 4
		tmp_s : 5
		trunc_ln1269 : 6
		NZeros_7 : 7
		NZeros_9 : 8
		sub_ln1095 : 9
		lsb_index : 10
		tmp : 11
		icmp_ln1097 : 12
		trunc_ln1098 : 10
		sub_ln1098 : 11
		zext_ln1098 : 12
		lshr_ln1098 : 13
		p_Result_s : 14
		icmp_ln1098 : 14
		a : 15
		tmp_5 : 11
		xor_ln1100 : 12
		p_Result_19 : 11
		and_ln1100 : 12
		or_ln1100 : 15
		or_ln1100_3 : 15
		icmp_ln1105 : 11
		add_ln1105 : 10
		zext_ln1105 : 11
		lshr_ln1105 : 12
		sub_ln1106 : 10
		zext_ln1106 : 11
		shl_ln1106 : 12
		trunc_ln1106 : 13
		trunc_ln1106_3 : 13
		m : 14
		zext_ln1112 : 16
		m_9 : 17
		m_12 : 18
		zext_ln1113 : 19
		p_Result_20 : 18
		select_ln1094 : 19
		trunc_ln1094 : 9
		sub_ln1116 : 10
		add_ln1122 : 20
		tmp_7 : 21
		p_Result_24 : 22
		select_ln1086 : 23
	State 3
		or_ln3 : 1
		write_ln181 : 2
		tmp_9 : 1
		tmp_10 : 2
		select_ln181 : 3
		store_ln180 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        tmp_V_6_fu_235       |    0    |    80   |
|          |       NZeros_9_fu_301       |    0    |    32   |
|  select  |           m_fu_463          |    0    |    64   |
|          |     select_ln1094_fu_503    |    0    |    11   |
|          |     select_ln1086_fu_547    |    0    |    64   |
|          |     select_ln181_fu_586     |    0    |   448   |
|----------|-----------------------------|---------|---------|
|   lshr   |      lshr_ln1098_fu_351     |    0    |    15   |
|          |      lshr_ln1105_fu_433     |    0    |   246   |
|----------|-----------------------------|---------|---------|
|    shl   |      shl_ln1106_fu_449      |    0    |   246   |
|----------|-----------------------------|---------|---------|
|          |       add_ln180_fu_184      |    0    |    12   |
|          |       NZeros_7_fu_295       |    0    |    39   |
|    add   |       lsb_index_fu_315      |    0    |    39   |
|          |      add_ln1105_fu_423      |    0    |    39   |
|          |          m_9_fu_475         |    0    |    71   |
|          |      add_ln1122_fu_521      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |         tmp_V_fu_229        |    0    |    87   |
|          |      sub_ln1095_fu_309      |    0    |    39   |
|    sub   |      sub_ln1098_fu_341      |    0    |    14   |
|          |      sub_ln1106_fu_439      |    0    |    39   |
|          |      sub_ln1116_fu_515      |    0    |    11   |
|----------|-----------------------------|---------|---------|
|          |      icmp_ln180_fu_178      |    0    |    12   |
|          |      icmp_ln181_fu_199      |    0    |    8    |
|          |      icmp_ln1086_fu_215     |    0    |    34   |
|   icmp   |      hitNonZero_fu_265      |    0    |    29   |
|          |      icmp_ln1097_fu_331     |    0    |    17   |
|          |      icmp_ln1098_fu_363     |    0    |    34   |
|          |      icmp_ln1105_fu_417     |    0    |    18   |
|----------|-----------------------------|---------|---------|
|          |      p_Result_s_fu_357      |    0    |    80   |
|    and   |           a_fu_369          |    0    |    2    |
|          |      and_ln1100_fu_397      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |      xor_ln1100_fu_383      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln1100_fu_403      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln180_read_read_fu_134 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln181_write_fu_140  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln180_cast_fu_161   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      i_8_cast87_fu_190      |    0    |    0    |
|          |      zext_ln1098_fu_347     |    0    |    0    |
|   zext   |      zext_ln1105_fu_429     |    0    |    0    |
|          |      zext_ln1106_fu_445     |    0    |    0    |
|          |      zext_ln1112_fu_471     |    0    |    0    |
|          |      zext_ln1113_fu_491     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         empty_fu_195        |    0    |    0    |
|          |        NZeros_fu_261        |    0    |    0    |
|          |     trunc_ln1267_fu_271     |    0    |    0    |
|   trunc  |     trunc_ln1269_fu_291     |    0    |    0    |
|          |     trunc_ln1098_fu_337     |    0    |    0    |
|          |     trunc_ln1106_fu_455     |    0    |    0    |
|          |    trunc_ln1106_3_fu_459    |    0    |    0    |
|          |     trunc_ln1094_fu_511     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_22_fu_221     |    0    |    0    |
| bitselect|         tmp_5_fu_375        |    0    |    0    |
|          |      p_Result_19_fu_389     |    0    |    0    |
|          |      p_Result_20_fu_495     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |           t_fu_243          |    0    |    0    |
|partselect|          tmp_fu_321         |    0    |    0    |
|          |         m_12_fu_481         |    0    |    0    |
|          |         tmp_9_fu_569        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   ctlz   |         tmp_8_fu_253        |    0    |    0    |
|          |         tmp_s_fu_283        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |      p_Result_23_fu_275     |    0    |    0    |
|          |      or_ln1100_3_fu_409     |    0    |    0    |
|bitconcatenate|         tmp_7_fu_527        |    0    |    0    |
|          |        or_ln3_fu_558        |    0    |    0    |
|          |        tmp_10_fu_579        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  partset |      p_Result_24_fu_535     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   1847  |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   T_BUS_addr_reg_632  |   512  |
|       i_reg_606       |   12   |
|   icmp_ln180_reg_618  |    1   |
|   icmp_ln181_reg_627  |    1   |
|   phi_ln181_reg_598   |   448  |
| select_ln1086_reg_637 |   64   |
|sext_ln180_cast_reg_613|   64   |
| tt_loc_V_addr_reg_622 |   11   |
+-----------------------+--------+
|         Total         |  1113  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p0  |   2  |  11  |   22   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   22   ||  1.588  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1847  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |  1113  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1113  |  1856  |
+-----------+--------+--------+--------+
