/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  reg [20:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_2z[6]) & (celloutsig_1_3z | celloutsig_1_5z));
  assign celloutsig_1_19z = ~((celloutsig_1_10z | celloutsig_1_17z) & (in_data[130] | celloutsig_1_8z));
  assign celloutsig_0_10z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_6z | celloutsig_0_4z));
  assign celloutsig_0_0z = in_data[7] ^ in_data[15];
  assign celloutsig_1_14z = celloutsig_1_0z ^ celloutsig_1_7z;
  assign celloutsig_0_5z = in_data[30] ^ celloutsig_0_0z;
  assign celloutsig_0_12z = _00_ ^ celloutsig_0_3z[3];
  assign celloutsig_0_23z = celloutsig_0_9z ^ celloutsig_0_6z;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 21'h000000;
    else _02_ <= { in_data[85:68], _01_[2], _00_, _01_[0] };
  reg [2:0] _12_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 3'h0;
    else _12_ <= in_data[65:63];
  assign { _01_[2], _00_, _01_[0] } = _12_;
  assign celloutsig_1_6z = celloutsig_1_2z[5:0] == { celloutsig_1_1z[11:7], celloutsig_1_5z };
  assign celloutsig_1_7z = celloutsig_1_4z[2:0] == { in_data[140:139], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_4z[12:2], celloutsig_1_6z } == { celloutsig_1_2z[8:1], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_10z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } == { _01_[2], _00_, _01_[0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_1_3z = in_data[176:171] == { in_data[103:99], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_9z[0], celloutsig_1_2z } > { celloutsig_1_1z[12:8], celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_4z = { celloutsig_0_3z[5:2], celloutsig_0_0z, _01_[2], _00_, _01_[0] } > { celloutsig_0_3z[1:0], _01_[2], _00_, _01_[0], _01_[2], _00_, _01_[0] };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z } > in_data[11:4];
  assign celloutsig_0_1z = in_data[14:3] > { in_data[17:11], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_11z = { in_data[75:61], celloutsig_0_9z } > in_data[36:21];
  assign celloutsig_0_22z = { _02_[1:0], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_12z } > celloutsig_0_3z;
  assign celloutsig_1_0z = in_data[150:145] > in_data[133:128];
  assign celloutsig_1_8z = ! { celloutsig_1_1z[6:2], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_24z = ! { celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_1_5z = ! celloutsig_1_1z[12:3];
  assign celloutsig_1_9z = celloutsig_1_1z[6:3] * in_data[101:98];
  assign celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, _01_[2], _00_, _01_[0] } * { _01_[2], _00_, _01_[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_11z } * in_data[21:17];
  assign celloutsig_1_1z = { in_data[166:157], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[113:101];
  assign celloutsig_1_2z = { celloutsig_1_1z[12:5], celloutsig_1_0z } * celloutsig_1_1z[11:3];
  assign celloutsig_1_4z = { celloutsig_1_1z[0], celloutsig_1_1z } * { celloutsig_1_1z[2:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_17z = ~((celloutsig_1_6z & celloutsig_1_14z) | in_data[122]);
  assign celloutsig_0_13z = ~((celloutsig_0_12z & celloutsig_0_1z) | celloutsig_0_0z);
  assign celloutsig_0_15z = ~((in_data[2] & celloutsig_0_14z[4]) | celloutsig_0_13z);
  assign _01_[1] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
