// Seed: 2873890734
module module_0;
  assign id_0 = 1;
  reg id_1 = 1, id_2 = id_1, id_3;
  always id_3 <= id_3;
  reg id_4;
  integer id_5 = 1, id_6;
  assign id_4 = id_6;
  assign id_1 = 1;
  assign id_4 = id_3;
  logic id_7;
  logic id_8;
  assign id_6 = 1;
  assign id_1 = id_8 && (id_0);
  initial begin
    id_0 = id_4;
  end
  assign id_8 = 1;
  assign id_6.id_1 = id_1;
  logic id_9;
  type_14(
      id_7, 1 !== 1
  );
endmodule
`timescale 1 ps / 1 ps
module module_1 (
    input id_0
);
  logic id_1, id_2;
endmodule
