% ------------------------------------------------------------------------------------
% N. Burgess - Implementation of recursive Ling adders in CMOS VLSI
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{5470204,
author={N. Burgess},
booktitle={2009 Conference Record of the Forty-Third Asilomar Conference on Signals, Systems and Computers},
title={Implementation of recursive Ling adders in CMOS VLSI},
year={2009},
volume={},
number={},
pages={1777-1781},
keywords={CMOS digital integrated circuits;VLSI;adders;deep-submicron CMOS VLSI;recursive Ling adders;Very large scale integration},
doi={10.1109/ACSSC.2009.5470204},
ISSN={1058-6393},
month={Nov},}


% ------------------------------------------------------------------------------------
% JACKSON - High speed binary addition
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{1399373,
author={R. Jackson and S. Talwar},
booktitle={Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004.},
title={High speed binary addition},
year={2004},
volume={2},
number={},
pages={1350-1353 Vol.2},
keywords={adders;carry logic;computational complexity;floating point arithmetic;parallel architectures;Ling architectures;adder architectures;address generation;arithmetic logic unit;complexity reduction;electronic circuits;floating-point operations;high speed binary addition;parallel prefix method;Added delay;Adders;Binary trees;Computer architecture;Concurrent computing;Counting circuits;Electronic circuits;Equations;Floating-point arithmetic;Logic functions},
doi={10.1109/ACSSC.2004.1399373},
ISSN={},
month={Nov},}


% ------------------------------------------------------------------------------------
% High-speed parallel-prefix module 2n-1 adders
% ------------------------------------------------------------------------------------
@ARTICLE{863036, 
author={L. Kalampoukas and D. Nikolos and C. Efstathiou and H. T. Vergos and J. Kalamatianos}, 
journal={IEEE Transactions on Computers}, 
title={High-speed parallel-prefix module 2n-1 adders}, 
year={2000}, 
volume={49}, 
number={7}, 
pages={673-680}, 
keywords={adders;digital arithmetic;CMOS implementations;carry look-ahead structures;high-speed parallel-prefix module 2n-1 adders;parallel-prefix architecture;Adders;Application software;Circuits;Computer architecture;Concurrent computing;Delay;Fault tolerant systems;Logic;Signal generators;Very large scale integration}, 
doi={10.1109/12.863036}, 
ISSN={0018-9340}, 
month={Jul},}




% ------------------------------------------------------------------------------------
% LING - High-Speed Binary Adder
% ------------------------------------------------------------------------------------
@ARTICLE{5390638,
author={H. Ling},
journal={IBM Journal of Research and Development},
title={High-Speed Binary Adder},
year={1981},
volume={25},
number={3},
pages={156-166},
keywords={},
doi={10.1147/rd.252.0156},
ISSN={0018-8646},
month={March},}





% ------------------------------------------------------------------------------------
%  - Implementation of a 64-bit Jackson adder
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{6810474, 
author={T. McAuley and W. Koven and A. Carter and P. Ning and D. M. Harris}, 
booktitle={2013 Asilomar Conference on Signals, Systems and Computers}, 
title={Implementation of a 64-bit Jackson adder}, 
year={2013}, 
volume={}, 
number={}, 
pages={1149-1154}, 
keywords={adders;Design Compiler;DesignWare adder;Jackson adder;Sklansky architecture;binary prefix addition decomposition;parallel prefix adders;Adders;Complexity theory;Computer architecture;Delays;Inverters;Logic gates;Microprocessors}, 
doi={10.1109/ACSSC.2013.6810474}, 
ISSN={}, 
month={Nov},}


% ------------------------------------------------------------------------------------
%  - Implementation of 32-bit Ling and Jackson adders
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{6189978, 
author={M. Keeter and D. M. Harris and A. Macrae and R. Glick and M. Ong and J. Schauer}, 
booktitle={2011 Conference Record of the Forty Fifth Asilomar Conference on Signals, Systems and Computers (ASILOMAR)}, 
title={Implementation of 32-bit Ling and Jackson adders}, 
year={2011}, 
volume={}, 
number={}, 
pages={170-175}, 
keywords={adders;circuit complexity;32-bit Jackson adders;32-bit Ling adders;Ling adder factor complexity;critical path complexity;propagate logic complexity;Adders;Complexity theory;Computer architecture;Delay;Inverters;Logic gates;Microprocessors}, 
doi={10.1109/ACSSC.2011.6189978}, 
ISSN={1058-6393}, 
month={Nov},}


% ------------------------------------------------------------------------------------
%  - Comment on the Sequential and Indeterminate Behavior of an End-Around-Carry Adder
% ------------------------------------------------------------------------------------
@ARTICLE{1674817, 
author={J. J. Shedletsky}, 
journal={IEEE Transactions on Computers}, 
title={Comment on the Sequential and Indeterminate Behavior of an End-Around-Carry Adder}, 
year={1977}, 
volume={C-26}, 
number={3}, 
pages={271-272}, 
keywords={End-around-carry (EAC) adder, negative zero, one's complement arithmetic.;Arithmetic;Joining processes;Propagation delay;Timing;End-around-carry (EAC) adder, negative zero, one's complement arithmetic.}, 
doi={10.1109/TC.1977.1674817}, 
ISSN={0018-9340}, 
month={March},}


% ------------------------------------------------------------------------------------
%  - Area-time efficient modulo 2n-1 adder design
% ------------------------------------------------------------------------------------
@ARTICLE{298378, 
author={C. Efstathiou and D. Nikolos and J. Kalamatianos}, 
journal={IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing}, 
title={Area-time efficient modulo 2n-1 adder design}, 
year={1994}, 
volume={41}, 
number={7}, 
pages={463-467}, 
keywords={VLSI;adders;carry logic;integrated logic circuits;logic design;cost function area-time product;design procedures;modulo 2n-1 adders;one-level carry look-ahead addition;residue number system;two-level carry look-ahead addition;Adders;Algorithm design and analysis;Circuits;Design methodology;Logic design;Multiplexing;Routing;Signal processing algorithms;Tin;Very large scale integration}, 
doi={10.1109/82.298378}, 
ISSN={1057-7130}, 
month={Jul},}



% ------------------------------------------------------------------------------------
% VERILOG
% ------------------------------------------------------------------------------------
@ARTICLE{1620780,
author={IEEE},
journal={IEEE Std 1364-2005 (Revision of IEEE Std 1364-2001)},
title={IEEE Standard for Verilog Hardware Description Language},
year={2006},
volume={},
number={},
pages={0-560},
keywords={},
doi={10.1109/IEEESTD.2006.99495},
ISSN={},
month={},}




% ------------------------------------------------------------------------------------
% Sklansky
% ------------------------------------------------------------------------------------
@ARTICLE{5219822, 
author={J. Sklansky}, 
journal={IRE Transactions on Electronic Computers}, 
title={Conditional-Sum Addition Logic}, 
year={1960}, 
volume={EC-9}, 
number={2}, 
pages={226-231}, 
keywords={Adders;Bibliographies;Delay effects;Digital arithmetic;Distributed computing;Logic design;Petroleum;Propagation delay;Senior members;Switching circuits}, 
doi={10.1109/TEC.1960.5219822}, 
ISSN={0367-9950}, 
month={June},}


% ------------------------------------------------------------------------------------
% Kogge - Stone
% ------------------------------------------------------------------------------------
@ARTICLE{5009159, 
author={P. M. Kogge and H. S. Stone}, 
journal={IEEE Transactions on Computers}, 
title={A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations}, 
year={1973}, 
volume={C-22}, 
number={8}, 
pages={786-793}, 
keywords={Application software;Bismuth;Concurrent computing;Difference equations;Digital systems;Laboratories;Nonlinear equations;Parallel algorithms;Parallel processing;Polynomials;Parallel algorithms;parallel computation;recurrence problems;recursive doubling}, 
doi={10.1109/TC.1973.5009159}, 
ISSN={0018-9340}, 
month={Aug},}


% ------------------------------------------------------------------------------------
% Ladner-Fischer
% ------------------------------------------------------------------------------------
@article{Ladner:1980:PPC:322217.322232,
 author = {Ladner, Richard E. and Fischer, Michael J.},
 title = {Parallel Prefix Computation},
 journal = {J. ACM},
 issue_date = {Oct. 1980},
 volume = {27},
 number = {4},
 month = oct,
 year = {1980},
 issn = {0004-5411},
 pages = {831--838},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/322217.322232},
 doi = {10.1145/322217.322232},
 acmid = {322232},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


% ------------------------------------------------------------------------------------
% Brent-Kung
% ------------------------------------------------------------------------------------
@article{Brent:1982:RLP:1309296.1309891,
 author = {Brent, R. P. and Kung, H. T.},
 title = {A Regular Layout for Parallel Adders},
 journal = {IEEE Trans. Comput.},
 issue_date = {March 1982},
 volume = {31},
 number = {3},
 month = mar,
 year = {1982},
 issn = {0018-9340},
 pages = {260--264},
 numpages = {5},
 url = {http://dx.doi.org/10.1109/TC.1982.1675982},
 doi = {10.1109/TC.1982.1675982},
 acmid = {1309891},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Addition, VLSI, VLSI, Addition, area-time complexity, carry lookahead, circuit design, combinational logic, models of computation, parallel addition, parallel polynomial evaluation, prefix computation, area-time complexity, carry lookahead, circuit design, combinational logic, models of computation, parallel addition, parallel polynomial evaluation, prefix computation},
} 




@BOOK{vcs-synopsys,
  TITLE = {VCS User Guide},
  SUBTITLE = {},
  AUTHOR = {Synopsys},
  YEAR = {2015}, % I looked it up
  PUBLISHER = {},
}


% ------------------------------------------------------------------------------------
% High-speed parallel-prefix VLSI Ling adders 
% ------------------------------------------------------------------------------------
@ARTICLE{1377160,
author={G. Dimitrakopoulos and D. Nikolos},
journal={IEEE Transactions on Computers},
title={High-speed parallel-prefix VLSI Ling adders},
year={2005},
volume={54},
number={2},
pages={225-231},
keywords={VLSI;adders;carry logic;Ling adders;VLSI design;binary addition problem;carry lookahead equations;computer arithmetic;delay reduction;parallel-prefix adders;Added delay;Adders;Circuits;Computer architecture;Computer networks;Concurrent computing;Digital arithmetic;Equations;Floating-point arithmetic;Very large scale integration},
doi={10.1109/TC.2005.26},
ISSN={0018-9340},
month={Feb},}



% ------------------------------------------------------------------------------------
% New architectures for modulo 2N - 1 adders
% ------------------------------------------------------------------------------------
@INPROCEEDINGS{4633502, 
author={G. Dimitrakopoulos and D. G. Nikolos and H. T. Vergos and D. Nikolos and C. Efstathiou}, 
booktitle={2005 12th IEEE International Conference on Electronics, Circuits and Systems}, 
title={New architectures for modulo 2N - 1 adders}, 
year={2005}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={CMOS logic circuits;adders;logic design;CMOS;Ling-carry formulation;delay penalty;modulo 2N-1 adder;parallel-prefix adder;wiring complexity;Adders;CMOS logic circuits;Computer architecture;Computer networks;Concurrent computing;Delay;Informatics;Routing;Signal generators;Wiring}, 
doi={10.1109/ICECS.2005.4633502}, 
ISSN={}, 
month={Dec},}




@Article{electronics6040078,
AUTHOR = {Darmi, Mohammed and Cherif, Lekbir and Benallal, Jalal and Elgouri, Rachid and Hmina, Nabil},
TITLE = {Integrated Circuit Conception: A Wire Optimization Technic Reducing Interconnection Delay in Advanced Technology Nodes},
JOURNAL = {Electronics},
VOLUME = {6},
YEAR = {2017},
NUMBER = {4},
URL = {http://www.mdpi.com/2079-9292/6/4/78},
ISSN = {2079-9292},
DOI = {10.3390/electronics6040078}
}



@ARTICLE{1051729, 
author={K. C. Saraswat and F. Mohammadi}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Effect of Scaling of Interconnections on the Time Delay of VLSI Circuits}, 
year={1982}, 
volume={17}, 
number={2}, 
pages={275-280}, 
keywords={Integrated circuit technology;Large scale integration;Metallisation;Monolithic integrated circuits;Conductivity;Delay effects;Dielectric materials;Etching;Inorganic materials;Integrated circuit interconnections;Materials science and technology;Silicides;Silicon;Very large scale integration}, 
doi={10.1109/JSSC.1982.1051729}, 
ISSN={0018-9200}, 
month={Apr},}