Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun May  8 03:56:31 2022
| Host         : divyanshu-HP-ENVY-x360-Convertible-13-bd0xxx running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file lightDisplay_timing_summary_routed.rpt -pb lightDisplay_timing_summary_routed.pb -rpx lightDisplay_timing_summary_routed.rpx -warn_on_violation
| Design       : lightDisplay
| Device       : 7a35t-cpg236
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.371       -8.408                      2                   40        0.180        0.000                      0                   40        4.500        0.000                       0                    41  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.371       -8.408                      2                   40        0.180        0.000                      0                   40        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -4.371ns,  Total Violation       -8.408ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.371ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_new_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.320ns  (logic 6.236ns (43.546%)  route 8.084ns (56.454%))
  Logic Levels:           26  (CARRY4=16 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.431     4.590    Clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.379     4.969 f  counter_reg[5]/Q
                         net (fo=14, routed)          0.646     5.615    counter_reg[5]
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     5.720 r  counter_new[1]_i_332/O
                         net (fo=1, routed)           0.000     5.720    counter_new[1]_i_332_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.036 r  counter_new_reg[1]_i_252/CO[3]
                         net (fo=1, routed)           0.000     6.036    counter_new_reg[1]_i_252_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.136 r  counter_new_reg[1]_i_156/CO[3]
                         net (fo=1, routed)           0.000     6.136    counter_new_reg[1]_i_156_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  counter_new_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.236    counter_new_reg[1]_i_56_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.336 r  counter_new_reg[1]_i_16/CO[3]
                         net (fo=222, routed)         1.212     7.548    counter_new5
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.653 f  counter_new[1]_i_240/O
                         net (fo=21, routed)          0.772     8.425    counter_new3[23]
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.105     8.530 r  counter_new[1]_i_117/O
                         net (fo=1, routed)           0.720     9.250    counter_new[1]_i_117_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     9.686 r  counter_new_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    counter_new_reg[1]_i_36_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.951 r  counter_new_reg[1]_i_69/O[1]
                         net (fo=3, routed)           0.599    10.550    counter_new_reg[1]_i_69_n_6
    SLICE_X56Y22         LUT3 (Prop_lut3_I2_O)        0.250    10.800 r  counter_new[1]_i_73/O
                         net (fo=3, routed)           0.805    11.606    counter_new[1]_i_73_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.105    11.711 r  counter_new[1]_i_24/O
                         net (fo=1, routed)           0.000    11.711    counter_new[1]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.168 r  counter_new_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.168    counter_new_reg[1]_i_5_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.266 r  counter_new_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.266    counter_new_reg[0]_i_48_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.531 r  counter_new_reg[0]_i_27/O[1]
                         net (fo=15, routed)          0.490    13.021    counter_new_reg[0]_i_27_n_6
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.250    13.271 r  counter_new[0]_i_180/O
                         net (fo=1, routed)           0.674    13.945    counter_new[0]_i_180_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    14.263 r  counter_new_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.263    counter_new_reg[0]_i_133_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.528 r  counter_new_reg[0]_i_86/O[1]
                         net (fo=3, routed)           0.414    14.942    counter_new_reg[0]_i_86_n_6
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.250    15.192 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.398    15.590    counter_new[0]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    16.008 r  counter_new_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.016    counter_new_reg[0]_i_16_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.114 r  counter_new_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.114    counter_new_reg[0]_i_5_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    16.379 r  counter_new_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.343    16.722    counter_new_reg[0]_i_3_n_6
    SLICE_X61Y27         LUT4 (Prop_lut4_I0_O)        0.250    16.972 r  counter_new[0]_i_29/O
                         net (fo=1, routed)           0.505    17.477    counter_new[0]_i_29_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    17.804 r  counter_new_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.804    counter_new_reg[0]_i_13_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.011 r  counter_new_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.384    18.396    counter_new_reg[0]_i_4_n_3
    SLICE_X61Y27         LUT5 (Prop_lut5_I4_O)        0.297    18.693 r  counter_new[1]_i_4/O
                         net (fo=1, routed)           0.113    18.805    counter_new[1]_i_4_n_0
    SLICE_X61Y27         LUT6 (Prop_lut6_I4_O)        0.105    18.910 r  counter_new[1]_i_1/O
                         net (fo=1, routed)           0.000    18.910    counter_new[1]_i_1_n_0
    SLICE_X61Y27         FDRE                                         r  counter_new_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  counter_new_reg[1]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)        0.032    14.540    counter_new_reg[1]
  -------------------------------------------------------------------
                         required time                         14.540    
                         arrival time                         -18.910    
  -------------------------------------------------------------------
                         slack                                 -4.371    

Slack (VIOLATED) :        -4.038ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_new_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.073ns  (logic 6.132ns (43.572%)  route 7.941ns (56.428%))
  Logic Levels:           25  (CARRY4=16 LUT2=1 LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.590ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.431     4.590    Clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.379     4.969 f  counter_reg[5]/Q
                         net (fo=14, routed)          0.646     5.615    counter_reg[5]
    SLICE_X60Y14         LUT2 (Prop_lut2_I0_O)        0.105     5.720 r  counter_new[1]_i_332/O
                         net (fo=1, routed)           0.000     5.720    counter_new[1]_i_332_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316     6.036 r  counter_new_reg[1]_i_252/CO[3]
                         net (fo=1, routed)           0.000     6.036    counter_new_reg[1]_i_252_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.136 r  counter_new_reg[1]_i_156/CO[3]
                         net (fo=1, routed)           0.000     6.136    counter_new_reg[1]_i_156_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.236 r  counter_new_reg[1]_i_56/CO[3]
                         net (fo=1, routed)           0.000     6.236    counter_new_reg[1]_i_56_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.336 r  counter_new_reg[1]_i_16/CO[3]
                         net (fo=222, routed)         1.212     7.548    counter_new5
    SLICE_X63Y22         LUT3 (Prop_lut3_I1_O)        0.105     7.653 f  counter_new[1]_i_240/O
                         net (fo=21, routed)          0.772     8.425    counter_new3[23]
    SLICE_X60Y26         LUT6 (Prop_lut6_I5_O)        0.105     8.530 r  counter_new[1]_i_117/O
                         net (fo=1, routed)           0.720     9.250    counter_new[1]_i_117_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.436     9.686 r  counter_new_reg[1]_i_36/CO[3]
                         net (fo=1, routed)           0.000     9.686    counter_new_reg[1]_i_36_n_0
    SLICE_X61Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.951 r  counter_new_reg[1]_i_69/O[1]
                         net (fo=3, routed)           0.599    10.550    counter_new_reg[1]_i_69_n_6
    SLICE_X56Y22         LUT3 (Prop_lut3_I2_O)        0.250    10.800 r  counter_new[1]_i_73/O
                         net (fo=3, routed)           0.805    11.606    counter_new[1]_i_73_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I3_O)        0.105    11.711 r  counter_new[1]_i_24/O
                         net (fo=1, routed)           0.000    11.711    counter_new[1]_i_24_n_0
    SLICE_X62Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.168 r  counter_new_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.168    counter_new_reg[1]_i_5_n_0
    SLICE_X62Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.266 r  counter_new_reg[0]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.266    counter_new_reg[0]_i_48_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.531 r  counter_new_reg[0]_i_27/O[1]
                         net (fo=15, routed)          0.490    13.021    counter_new_reg[0]_i_27_n_6
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.250    13.271 r  counter_new[0]_i_180/O
                         net (fo=1, routed)           0.674    13.945    counter_new[0]_i_180_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318    14.263 r  counter_new_reg[0]_i_133/CO[3]
                         net (fo=1, routed)           0.000    14.263    counter_new_reg[0]_i_133_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.528 r  counter_new_reg[0]_i_86/O[1]
                         net (fo=3, routed)           0.414    14.942    counter_new_reg[0]_i_86_n_6
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.250    15.192 r  counter_new[0]_i_41/O
                         net (fo=1, routed)           0.398    15.590    counter_new[0]_i_41_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.418    16.008 r  counter_new_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.008    16.016    counter_new_reg[0]_i_16_n_0
    SLICE_X59Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.114 r  counter_new_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    16.114    counter_new_reg[0]_i_5_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    16.379 r  counter_new_reg[0]_i_3/O[1]
                         net (fo=3, routed)           0.343    16.722    counter_new_reg[0]_i_3_n_6
    SLICE_X61Y27         LUT4 (Prop_lut4_I0_O)        0.250    16.972 r  counter_new[0]_i_29/O
                         net (fo=1, routed)           0.505    17.477    counter_new[0]_i_29_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.327    17.804 r  counter_new_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000    17.804    counter_new_reg[0]_i_13_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    18.011 r  counter_new_reg[0]_i_4/CO[0]
                         net (fo=2, routed)           0.354    18.365    counter_new_reg[0]_i_4_n_3
    SLICE_X60Y24         LUT5 (Prop_lut5_I3_O)        0.298    18.663 r  counter_new[0]_i_1/O
                         net (fo=1, routed)           0.000    18.663    counter_new[0]_i_1_n_0
    SLICE_X60Y24         FDRE                                         r  counter_new_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.315    14.315    Clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  counter_new_reg[0]/C
                         clock pessimism              0.240    14.555    
                         clock uncertainty           -0.035    14.520    
    SLICE_X60Y24         FDRE (Setup_fdre_C_D)        0.106    14.626    counter_new_reg[0]
  -------------------------------------------------------------------
                         required time                         14.626    
                         arrival time                         -18.663    
  -------------------------------------------------------------------
                         slack                                 -4.038    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.336ns (42.783%)  route 1.787ns (57.217%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.652 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           1.062     7.714    counter_reg[8]_i_1_n_4
    SLICE_X61Y15         FDRE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.324    14.324    Clk_IBUF_BUFG
    SLICE_X61Y15         FDRE                                         r  counter_reg[11]/C
                         clock pessimism              0.240    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X61Y15         FDRE (Setup_fdre_C_D)       -0.222    14.307    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.307    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.878ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.532ns (54.124%)  route 1.299ns (45.876%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 14.324 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.848 r  counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.573     7.422    counter_reg[16]_i_1_n_4
    SLICE_X59Y16         FDRE                                         r  counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.324    14.324    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[19]/C
                         clock pessimism              0.240    14.564    
                         clock uncertainty           -0.035    14.529    
    SLICE_X59Y16         FDRE (Setup_fdre_C_D)       -0.229    14.300    counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  6.878    

Slack (MET) :             7.434ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.831ns (71.629%)  route 0.725ns (28.371%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.686 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.784 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.882 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    counter_reg[24]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.147 r  counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.147    counter_reg[28]_i_1_n_6
    SLICE_X59Y21         FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y21         FDRE (Setup_fdre_C_D)        0.059    14.582    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                  7.434    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.551ns  (logic 1.826ns (71.574%)  route 0.725ns (28.426%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.686 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.784 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.882 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    counter_reg[24]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.142 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.142    counter_reg[28]_i_1_n_4
    SLICE_X59Y21         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y21         FDRE (Setup_fdre_C_D)        0.059    14.582    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.142    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.499ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.491ns  (logic 1.766ns (70.889%)  route 0.725ns (29.111%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.686 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.784 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.882 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    counter_reg[24]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.082 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.082    counter_reg[28]_i_1_n_5
    SLICE_X59Y21         FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y21         FDRE (Setup_fdre_C_D)        0.059    14.582    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.082    
  -------------------------------------------------------------------
                         slack                                  7.499    

Slack (MET) :             7.518ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 1.747ns (70.665%)  route 0.725ns (29.335%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.686 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.784 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.882 r  counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    counter_reg[24]_i_1_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     7.063 r  counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.063    counter_reg[28]_i_1_n_7
    SLICE_X59Y21         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.318    14.318    Clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.240    14.558    
                         clock uncertainty           -0.035    14.523    
    SLICE_X59Y21         FDRE (Setup_fdre_C_D)        0.059    14.582    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  7.518    

Slack (MET) :             7.534ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 1.733ns (70.498%)  route 0.725ns (29.502%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.686 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.784 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     7.049 r  counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.049    counter_reg[24]_i_1_n_6
    SLICE_X59Y20         FDRE                                         r  counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320    14.320    Clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.240    14.560    
                         clock uncertainty           -0.035    14.525    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.059    14.584    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                  7.534    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.728ns (70.438%)  route 0.725ns (29.562%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.591ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.432     4.591    Clk_IBUF_BUFG
    SLICE_X60Y14         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y14         FDRE (Prop_fdre_C_Q)         0.433     5.024 f  counter_reg[0]/Q
                         net (fo=23, routed)          0.725     5.749    counter_reg[0]
    SLICE_X59Y14         LUT1 (Prop_lut1_I0_O)        0.105     5.854 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.000     5.854    counter[0]_i_2_n_0
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.294 r  counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.294    counter_reg[0]_i_1_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.392 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    counter_reg[4]_i_1_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.490 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.490    counter_reg[8]_i_1_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.588 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.588    counter_reg[12]_i_1_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.686 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.686    counter_reg[16]_i_1_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.784 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.784    counter_reg[20]_i_1_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     7.044 r  counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.044    counter_reg[24]_i_1_n_4
    SLICE_X59Y20         FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.320    14.320    Clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.240    14.560    
                         clock uncertainty           -0.035    14.525    
    SLICE_X59Y20         FDRE (Setup_fdre_C_D)        0.059    14.584    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.044    
  -------------------------------------------------------------------
                         slack                                  7.539    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 counter_new_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.467    Clk_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  counter_new_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_new_reg[1]/Q
                         net (fo=5, routed)           0.126     1.734    counter_new[1]
    SLICE_X64Y27         FDRE                                         r  light_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X64Y27         FDRE                                         r  light_num_reg[1]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.052     1.554    light_num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.249ns (65.011%)  route 0.134ns (34.989%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.584     1.467    Clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  counter_reg[31]/Q
                         net (fo=4, routed)           0.134     1.742    counter_reg[31]
    SLICE_X59Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.850    counter_reg[28]_i_1_n_4
    SLICE_X59Y21         FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.852     1.979    Clk_IBUF_BUFG
    SLICE_X59Y21         FDRE                                         r  counter_reg[31]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X59Y21         FDRE (Hold_fdre_C_D)         0.105     1.572    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.249ns (63.953%)  route 0.140ns (36.047%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    Clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[7]/Q
                         net (fo=14, routed)          0.140     1.754    counter_reg[7]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    counter_reg[4]_i_1_n_4
    SLICE_X59Y15         FDRE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    Clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.776%)  route 0.154ns (38.224%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.586     1.469    Clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_reg[23]/Q
                         net (fo=10, routed)          0.154     1.764    counter_reg[23]
    SLICE_X59Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    counter_reg[20]_i_1_n_4
    SLICE_X59Y19         FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.854     1.981    Clk_IBUF_BUFG
    SLICE_X59Y19         FDRE                                         r  counter_reg[23]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X59Y19         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.319%)  route 0.152ns (37.681%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.585     1.468    Clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  counter_reg[26]/Q
                         net (fo=16, routed)          0.152     1.762    counter_reg[26]
    SLICE_X59Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.873    counter_reg[24]_i_1_n_5
    SLICE_X59Y20         FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.853     1.980    Clk_IBUF_BUFG
    SLICE_X59Y20         FDRE                                         r  counter_reg[26]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDRE (Hold_fdre_C_D)         0.105     1.573    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.252ns (62.306%)  route 0.152ns (37.694%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    Clk_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[2]/Q
                         net (fo=16, routed)          0.152     1.767    counter_reg[2]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.878 r  counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.878    counter_reg[0]_i_1_n_5
    SLICE_X59Y14         FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    Clk_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.252ns (62.293%)  route 0.153ns (37.707%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.588     1.471    Clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_reg[14]/Q
                         net (fo=16, routed)          0.153     1.765    counter_reg[14]
    SLICE_X59Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.876 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    counter_reg[12]_i_1_n_5
    SLICE_X59Y17         FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.856     1.983    Clk_IBUF_BUFG
    SLICE_X59Y17         FDRE                                         r  counter_reg[14]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.252ns (61.978%)  route 0.155ns (38.022%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    Clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[6]/Q
                         net (fo=17, routed)          0.155     1.769    counter_reg[6]
    SLICE_X59Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.880 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.880    counter_reg[4]_i_1_n_5
    SLICE_X59Y15         FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.858     1.985    Clk_IBUF_BUFG
    SLICE_X59Y15         FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.512     1.473    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.256ns (62.713%)  route 0.152ns (37.287%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.589     1.472    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_reg[8]/Q
                         net (fo=10, routed)          0.152     1.765    counter_reg[8]
    SLICE_X59Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.880 r  counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.880    counter_reg[8]_i_1_n_7
    SLICE_X59Y16         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.857     1.984    Clk_IBUF_BUFG
    SLICE_X59Y16         FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.779%)  route 0.161ns (39.221%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.590     1.473    Clk_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_reg[3]/Q
                         net (fo=15, routed)          0.161     1.775    counter_reg[3]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    counter_reg[0]_i_1_n_4
    SLICE_X59Y14         FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.859     1.986    Clk_IBUF_BUFG
    SLICE_X59Y14         FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y14         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y27   counter_new_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y16   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y15   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y21   counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   counter_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y24   counter_new_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   counter_new_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y27   counter_new_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y14   counter_reg[0]/C



