Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May  6 16:30:51 2025
| Host         : ENGR-3G266X3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   107         
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (107)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (209)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (107)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: comp1/temp1_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: comp2/temp2_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (209)
--------------------------------------------------
 There are 209 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  224          inf        0.000                      0                  224           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.043ns  (logic 19.282ns (33.804%)  route 37.760ns (66.196%))
  Logic Levels:           59  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 f  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.421    48.139    comp4/digit6[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    48.263 r  comp4/segments_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.972    49.235    comp4/digit6[1]
    SLICE_X1Y91          LUT6 (Prop_lut6_I1_O)        0.124    49.359 r  comp4/segments_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.159    50.518    comp4/segments_OBUF[1]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I0_O)        0.124    50.642 r  comp4/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.846    53.487    segments_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    57.043 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    57.043    segments[1]
    R10                                                               r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.589ns  (logic 19.277ns (34.065%)  route 37.312ns (65.935%))
  Logic Levels:           59  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 f  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.421    48.139    comp4/digit6[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    48.263 r  comp4/segments_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           1.283    49.546    comp4/digit6[1]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124    49.670 r  comp4/segments_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.966    50.635    comp3/segments[3]
    SLICE_X0Y88          LUT6 (Prop_lut6_I1_O)        0.124    50.759 r  comp3/segments_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.280    53.039    segments_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    56.589 r  segments_OBUF[3]_inst/O
                         net (fo=0)                   0.000    56.589    segments[3]
    K13                                                               r  segments[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.494ns  (logic 19.304ns (34.170%)  route 37.190ns (65.830%))
  Logic Levels:           59  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 r  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.421    48.139    comp4/digit6[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    48.263 f  comp4/segments_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.988    49.251    comp4/digit6[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I0_O)        0.124    49.375 r  comp4/segments_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.647    50.022    comp4/segments_OBUF[0]_inst_i_2_n_0
    SLICE_X0Y87          LUT5 (Prop_lut5_I0_O)        0.124    50.146 r  comp4/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.770    52.917    segments_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    56.494 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    56.494    segments[0]
    T10                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.163ns  (logic 19.288ns (34.342%)  route 36.876ns (65.658%))
  Logic Levels:           59  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 f  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.421    48.139    comp4/digit6[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    48.263 r  comp4/segments_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.980    49.243    comp4/digit6[1]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.124    49.367 r  comp4/segments_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.449    49.817    comp4/segments_OBUF[5]_inst_i_2_n_0
    SLICE_X2Y87          LUT5 (Prop_lut5_I0_O)        0.124    49.941 r  comp4/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.662    52.603    segments_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    56.163 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    56.163    segments[5]
    T11                                                               r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.139ns  (logic 19.344ns (34.457%)  route 36.795ns (65.543%))
  Logic Levels:           60  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 f  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.421    48.139    comp4/digit6[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    48.263 r  comp4/segments_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.977    49.240    comp4/digit6[1]
    SLICE_X1Y91          LUT6 (Prop_lut6_I2_O)        0.124    49.364 r  comp4/segments_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.154    49.518    comp4/segments_OBUF[2]_inst_i_5_n_0
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124    49.642 r  comp4/segments_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.815    50.457    comp4/segments_OBUF[2]_inst_i_2_n_0
    SLICE_X2Y88          LUT5 (Prop_lut5_I0_O)        0.124    50.581 r  comp4/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.065    52.646    segments_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    56.139 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    56.139    segments[2]
    K16                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.440ns  (logic 19.261ns (34.741%)  route 36.179ns (65.259%))
  Logic Levels:           59  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=5 LUT6=8 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 r  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.421    48.139    comp4/digit6[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    48.263 f  comp4/segments_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.798    49.061    comp4/digit6[1]
    SLICE_X1Y92          LUT6 (Prop_lut6_I1_O)        0.124    49.185 r  comp4/segments_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.631    49.815    comp4/segments_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y86          LUT5 (Prop_lut5_I0_O)        0.124    49.939 r  comp4/segments_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.967    51.906    segments_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    55.440 r  segments_OBUF[4]_inst/O
                         net (fo=0)                   0.000    55.440    segments[4]
    P15                                                               r  segments[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        55.298ns  (logic 19.264ns (34.837%)  route 36.033ns (65.163%))
  Logic Levels:           59  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=2 LUT5=4 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 f  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.326    48.044    comp4/digit6[3]
    SLICE_X1Y94          LUT6 (Prop_lut6_I5_O)        0.124    48.168 r  comp4/segments_OBUF[6]_inst_i_6/O
                         net (fo=9, routed)           1.193    49.361    comp4/digit6[2]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.124    49.485 r  comp4/segments_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.442    49.927    comp3/segments[6]
    SLICE_X1Y88          LUT6 (Prop_lut6_I1_O)        0.124    50.051 r  comp3/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.709    51.760    segments_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    55.298 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    55.298    segments[6]
    L18                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/am_pm_reg_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.081ns  (logic 16.081ns (31.481%)  route 35.000ns (68.519%))
  Logic Levels:           59  (CARRY4=33 FDCE=1 LUT1=1 LUT2=1 LUT3=7 LUT4=3 LUT5=5 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          1.292     1.748    comp4/seconds_reg[0]
    SLICE_X6Y75          LUT1 (Prop_lut1_I0_O)        0.124     1.872 r  comp4/segments_OBUF[6]_inst_i_358/O
                         net (fo=1, routed)           0.558     2.430    comp4/segments_OBUF[6]_inst_i_358_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.010 r  comp4/segments_OBUF[6]_inst_i_297/CO[3]
                         net (fo=1, routed)           0.000     3.010    comp4/segments_OBUF[6]_inst_i_297_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.124 r  comp4/segments_OBUF[6]_inst_i_282/CO[3]
                         net (fo=1, routed)           0.000     3.124    comp4/segments_OBUF[6]_inst_i_282_n_0
    SLICE_X7Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.238 r  comp4/segments_OBUF[6]_inst_i_281/CO[3]
                         net (fo=1, routed)           0.000     3.238    comp4/segments_OBUF[6]_inst_i_281_n_0
    SLICE_X7Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.352 r  comp4/am_pm_reg_reg_i_768/CO[3]
                         net (fo=1, routed)           0.000     3.352    comp4/am_pm_reg_reg_i_768_n_0
    SLICE_X7Y79          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.686 r  comp4/am_pm_reg_reg_i_771/O[1]
                         net (fo=10, routed)          1.630     5.316    comp4/int_bin[0]7[18]
    SLICE_X12Y85         LUT3 (Prop_lut3_I0_O)        0.303     5.619 r  comp4/am_pm_reg_i_774/O
                         net (fo=23, routed)          2.563     8.181    comp4/am_pm_reg_i_774_n_0
    SLICE_X15Y76         LUT6 (Prop_lut6_I3_O)        0.124     8.305 r  comp4/am_pm_reg_i_487/O
                         net (fo=4, routed)           1.263     9.568    comp4/am_pm_reg_i_487_n_0
    SLICE_X9Y79          LUT6 (Prop_lut6_I1_O)        0.124     9.692 r  comp4/am_pm_reg_i_491/O
                         net (fo=1, routed)           0.000     9.692    comp4/am_pm_reg_i_491_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.239 r  comp4/am_pm_reg_reg_i_284/O[2]
                         net (fo=3, routed)           1.164    11.404    comp4/am_pm_reg_reg_i_284_n_5
    SLICE_X9Y83          LUT3 (Prop_lut3_I2_O)        0.302    11.706 r  comp4/am_pm_reg_i_120/O
                         net (fo=1, routed)           0.807    12.513    comp4/am_pm_reg_i_120_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    13.033 r  comp4/am_pm_reg_reg_i_52/CO[3]
                         net (fo=1, routed)           0.000    13.033    comp4/am_pm_reg_reg_i_52_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.348 f  comp4/am_pm_reg_reg_i_116/O[3]
                         net (fo=13, routed)          1.584    14.932    comp4/am_pm_reg_reg_i_116_n_4
    SLICE_X12Y86         LUT3 (Prop_lut3_I1_O)        0.307    15.239 r  comp4/am_pm_reg_i_1127/O
                         net (fo=1, routed)           0.644    15.883    comp4/am_pm_reg_i_1127_n_0
    SLICE_X9Y86          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    16.268 r  comp4/am_pm_reg_reg_i_974/CO[3]
                         net (fo=1, routed)           0.000    16.268    comp4/am_pm_reg_reg_i_974_n_0
    SLICE_X9Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.490 r  comp4/am_pm_reg_reg_i_794/O[0]
                         net (fo=3, routed)           0.802    17.292    comp4/am_pm_reg_reg_i_794_n_7
    SLICE_X11Y85         LUT4 (Prop_lut4_I0_O)        0.299    17.591 r  comp4/am_pm_reg_i_986/O
                         net (fo=1, routed)           0.613    18.204    comp4/am_pm_reg_i_986_n_0
    SLICE_X10Y85         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    18.724 r  comp4/am_pm_reg_reg_i_803/CO[3]
                         net (fo=1, routed)           0.000    18.724    comp4/am_pm_reg_reg_i_803_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.841 r  comp4/am_pm_reg_reg_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.841    comp4/am_pm_reg_reg_i_514_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.958 r  comp4/am_pm_reg_reg_i_293/CO[3]
                         net (fo=1, routed)           0.000    18.958    comp4/am_pm_reg_reg_i_293_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.115 r  comp4/am_pm_reg_reg_i_128/CO[1]
                         net (fo=1, routed)           0.411    19.526    comp4/am_pm_reg_reg_i_128_n_2
    SLICE_X11Y88         LUT5 (Prop_lut5_I4_O)        0.332    19.858 r  comp4/am_pm_reg_i_53/O
                         net (fo=67, routed)          1.725    21.583    comp4/am_pm_reg_i_53_n_0
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124    21.707 r  comp4/am_pm_reg_i_57/O
                         net (fo=76, routed)          0.743    22.450    comp4/am_pm_reg_i_107_n_0
    SLICE_X8Y89          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    23.045 r  comp4/am_pm_reg_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.045    comp4/am_pm_reg_reg_i_47_n_0
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.162 r  comp4/segments_OBUF[6]_inst_i_180/CO[3]
                         net (fo=1, routed)           0.000    23.162    comp4/segments_OBUF[6]_inst_i_180_n_0
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.279 r  comp4/segments_OBUF[6]_inst_i_92/CO[3]
                         net (fo=1, routed)           0.000    23.279    comp4/segments_OBUF[6]_inst_i_92_n_0
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.602 f  comp4/segments_OBUF[6]_inst_i_48/O[1]
                         net (fo=2, routed)           1.272    24.874    comp4/int_bin[0]5[14]
    SLICE_X10Y92         LUT5 (Prop_lut5_I3_O)        0.306    25.180 r  comp4/am_pm_reg_i_706/O
                         net (fo=1, routed)           0.000    25.180    comp4/am_pm_reg_i_706_n_0
    SLICE_X10Y92         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    25.758 r  comp4/am_pm_reg_reg_i_426/O[2]
                         net (fo=1, routed)           0.560    26.319    comp4/am_pm_reg_reg_i_426_n_5
    SLICE_X9Y94          LUT5 (Prop_lut5_I3_O)        0.301    26.620 r  comp4/am_pm_reg_i_377/O
                         net (fo=49, routed)          2.793    29.413    comp4/am_pm_reg_i_377_n_0
    SLICE_X11Y103        LUT3 (Prop_lut3_I0_O)        0.124    29.537 r  comp4/segments_OBUF[6]_inst_i_159/O
                         net (fo=7, routed)           1.741    31.278    comp4/segments_OBUF[6]_inst_i_159_n_0
    SLICE_X8Y99          LUT6 (Prop_lut6_I1_O)        0.124    31.402 r  comp4/am_pm_reg_i_353/O
                         net (fo=1, routed)           0.000    31.402    comp4/am_pm_reg_i_353_n_0
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.915 r  comp4/am_pm_reg_reg_i_152/CO[3]
                         net (fo=1, routed)           0.001    31.916    comp4/am_pm_reg_reg_i_152_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    32.231 r  comp4/am_pm_reg_reg_i_372/O[3]
                         net (fo=3, routed)           1.065    33.295    comp4/am_pm_reg_reg_i_372_n_4
    SLICE_X7Y99          LUT3 (Prop_lut3_I0_O)        0.307    33.602 r  comp4/am_pm_reg_i_221/O
                         net (fo=1, routed)           0.665    34.268    comp4/am_pm_reg_i_221_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    34.794 r  comp4/am_pm_reg_reg_i_79/CO[3]
                         net (fo=1, routed)           0.000    34.794    comp4/am_pm_reg_reg_i_79_n_0
    SLICE_X7Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.908 r  comp4/segments_OBUF[6]_inst_i_88/CO[3]
                         net (fo=1, routed)           0.000    34.908    comp4/segments_OBUF[6]_inst_i_88_n_0
    SLICE_X7Y103         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.130 r  comp4/am_pm_reg_reg_i_1055/O[0]
                         net (fo=4, routed)           1.330    36.460    comp4/am_pm_reg_reg_i_1055_n_7
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.299    36.759 r  comp4/am_pm_reg_i_1180/O
                         net (fo=1, routed)           0.669    37.428    comp4/am_pm_reg_i_1180_n_0
    SLICE_X0Y102         LUT5 (Prop_lut5_I4_O)        0.124    37.552 r  comp4/am_pm_reg_i_1046/O
                         net (fo=2, routed)           1.043    38.594    comp4/am_pm_reg_i_1046_n_0
    SLICE_X5Y102         LUT6 (Prop_lut6_I0_O)        0.124    38.718 r  comp4/am_pm_reg_i_1050/O
                         net (fo=1, routed)           0.000    38.718    comp4/am_pm_reg_i_1050_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.119 r  comp4/am_pm_reg_reg_i_883/CO[3]
                         net (fo=1, routed)           0.000    39.119    comp4/am_pm_reg_reg_i_883_n_0
    SLICE_X5Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.233 r  comp4/am_pm_reg_reg_i_656/CO[3]
                         net (fo=1, routed)           0.000    39.233    comp4/am_pm_reg_reg_i_656_n_0
    SLICE_X5Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    39.455 r  comp4/am_pm_reg_reg_i_388/O[0]
                         net (fo=3, routed)           1.174    40.629    comp4/am_pm_reg_reg_i_388_n_7
    SLICE_X2Y104         LUT2 (Prop_lut2_I0_O)        0.299    40.928 r  comp4/am_pm_reg_i_655/O
                         net (fo=1, routed)           0.000    40.928    comp4/am_pm_reg_i_655_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    41.441 r  comp4/am_pm_reg_reg_i_383/CO[3]
                         net (fo=1, routed)           0.000    41.441    comp4/am_pm_reg_reg_i_383_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.558 r  comp4/am_pm_reg_reg_i_226/CO[3]
                         net (fo=1, routed)           0.000    41.558    comp4/am_pm_reg_reg_i_226_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    41.881 r  comp4/am_pm_reg_reg_i_83/O[1]
                         net (fo=3, routed)           1.004    42.885    comp4/am_pm_reg_reg_i_83_n_6
    SLICE_X0Y106         LUT4 (Prop_lut4_I3_O)        0.306    43.191 r  comp4/am_pm_reg_i_255/O
                         net (fo=1, routed)           0.658    43.850    comp4/am_pm_reg_i_255_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    44.248 r  comp4/am_pm_reg_reg_i_98/CO[3]
                         net (fo=1, routed)           0.000    44.248    comp4/am_pm_reg_reg_i_98_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.362 r  comp4/am_pm_reg_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    44.362    comp4/am_pm_reg_reg_i_42_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.633 r  comp4/am_pm_reg_reg_i_12/CO[0]
                         net (fo=5, routed)           1.293    45.926    comp4/am_pm_reg_reg_i_12_n_3
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.373    46.299 r  comp4/segments_OBUF[6]_inst_i_21/O
                         net (fo=2, routed)           1.295    47.594    comp4/segments_OBUF[6]_inst_i_21_n_0
    SLICE_X1Y95          LUT6 (Prop_lut6_I2_O)        0.124    47.718 r  comp4/segments_OBUF[6]_inst_i_7/O
                         net (fo=11, routed)          0.421    48.139    comp4/digit6[3]
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124    48.263 f  comp4/segments_OBUF[6]_inst_i_5/O
                         net (fo=9, routed)           0.972    49.235    comp4/digit6[1]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.152    49.387 r  comp4/am_pm_reg_i_17/O
                         net (fo=1, routed)           0.436    49.823    comp4/am_pm_reg_i_17_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I4_O)        0.326    50.149 r  comp4/am_pm_reg_i_5/O
                         net (fo=1, routed)           0.808    50.957    comp4/am_pm_reg_i_5_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124    51.081 r  comp4/am_pm_reg_i_1/O
                         net (fo=1, routed)           0.000    51.081    comp4/am_pm_reg_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  comp4/am_pm_reg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.893ns  (logic 4.328ns (39.728%)  route 6.565ns (60.272%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  comp3/temp_reg[0]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  comp3/temp_reg[0]/Q
                         net (fo=35, routed)          1.872     2.328    comp3/temp[0]
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.150     2.478 r  comp3/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.693     7.171    anode_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.722    10.893 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.893    anode[3]
    K2                                                                r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.951ns  (logic 4.522ns (50.524%)  route 4.429ns (49.476%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  comp3/temp_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  comp3/temp_reg[2]/Q
                         net (fo=18, routed)          1.503     1.922    comp3/temp[2]
    SLICE_X0Y87          LUT3 (Prop_lut3_I1_O)        0.327     2.249 r  comp3/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.925     5.175    anode_OBUF[7]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.951 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.951    anode[7]
    T9                                                                r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp3/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp3/temp_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.227ns (68.339%)  route 0.105ns (31.661%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE                         0.000     0.000 r  comp3/temp_reg[2]/C
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  comp3/temp_reg[2]/Q
                         net (fo=18, routed)          0.105     0.233    comp3/temp[2]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.099     0.332 r  comp3/temp[0]_i_1/O
                         net (fo=1, routed)           0.000     0.332    comp3/temp[0]_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  comp3/temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  comp4/seconds_reg[0]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[0]/Q
                         net (fo=37, routed)          0.079     0.220    comp4/seconds_reg[0]
    SLICE_X5Y81          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  comp4/seconds_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.344    comp4/seconds_reg[0]_i_1_n_6
    SLICE_X5Y81          FDCE                                         r  comp4/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDCE                         0.000     0.000 r  comp4/seconds_reg[6]/C
    SLICE_X5Y82          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[6]/Q
                         net (fo=15, routed)          0.079     0.220    comp4/seconds_reg[6]
    SLICE_X5Y82          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  comp4/seconds_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    comp4/seconds_reg[4]_i_1_n_4
    SLICE_X5Y82          FDCE                                         r  comp4/seconds_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/counter1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE                         0.000     0.000 r  comp1/counter1_reg[0]/C
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  comp1/counter1_reg[0]/Q
                         net (fo=3, routed)           0.167     0.308    comp1/counter1[0]
    SLICE_X51Y91         LUT1 (Prop_lut1_I0_O)        0.042     0.350 r  comp1/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.350    comp1/p_1_in[0]
    SLICE_X51Y91         FDRE                                         r  comp1/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/temp1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp1/temp1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE                         0.000     0.000 r  comp1/temp1_reg/C
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp1/temp1_reg/Q
                         net (fo=2, routed)           0.168     0.309    comp1/clk1
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  comp1/temp1_i_1/O
                         net (fo=1, routed)           0.000     0.354    comp1/temp1_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  comp1/temp1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDCE                         0.000     0.000 r  comp4/seconds_reg[10]/C
    SLICE_X5Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[10]/Q
                         net (fo=15, routed)          0.091     0.232    comp4/seconds_reg[10]
    SLICE_X5Y83          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.359 r  comp4/seconds_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.359    comp4/seconds_reg[8]_i_1_n_4
    SLICE_X5Y83          FDCE                                         r  comp4/seconds_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/counter2_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/counter2_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE                         0.000     0.000 r  comp2/counter2_reg[8]/C
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp2/counter2_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    comp2/counter2[8]
    SLICE_X1Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  comp2/counter20_carry__0/O[3]
                         net (fo=1, routed)           0.000     0.366    comp2/counter20_carry__0_n_4
    SLICE_X1Y71          FDRE                                         r  comp2/counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/counter2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/counter2_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  comp2/counter2_reg[28]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  comp2/counter2_reg[28]/Q
                         net (fo=2, routed)           0.118     0.259    comp2/counter2[28]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  comp2/counter20_carry__5/O[3]
                         net (fo=1, routed)           0.000     0.367    comp2/counter20_carry__5_n_4
    SLICE_X1Y76          FDRE                                         r  comp2/counter2_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/seconds_reg[19]/C
                            (rising edge-triggered cell FDCE)
  Destination:            comp4/seconds_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE                         0.000     0.000 r  comp4/seconds_reg[19]/C
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp4/seconds_reg[19]/Q
                         net (fo=12, routed)          0.118     0.259    comp4/seconds_reg[19]
    SLICE_X5Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  comp4/seconds_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    comp4/seconds_reg[16]_i_1_n_4
    SLICE_X5Y85          FDCE                                         r  comp4/seconds_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp2/counter2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            comp2/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y70          FDRE                         0.000     0.000 r  comp2/counter2_reg[0]/C
    SLICE_X0Y70          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  comp2/counter2_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    comp2/counter2[0]
    SLICE_X0Y70          LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  comp2/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    comp2/counter2[0]_i_1_n_0
    SLICE_X0Y70          FDRE                                         r  comp2/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------





