(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_15 (_ BitVec 8)) (Start_14 (_ BitVec 8)) (Start_13 (_ BitVec 8)) (Start_2 (_ BitVec 8)) (StartBool_1 Bool) (StartBool_2 Bool) (Start_1 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (Start_8 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_11 (_ BitVec 8)) (Start_16 (_ BitVec 8)) (Start_10 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_4 (_ BitVec 8)) (Start_12 (_ BitVec 8)) (Start_3 (_ BitVec 8)))
  ((Start (_ BitVec 8) (y x (bvnot Start) (bvor Start_1 Start) (bvmul Start_1 Start_2) (bvudiv Start_3 Start_2) (bvurem Start_3 Start_2) (bvlshr Start_4 Start_5) (ite StartBool_1 Start_4 Start)))
   (StartBool Bool (true (and StartBool_2 StartBool)))
   (Start_15 (_ BitVec 8) (#b00000001 y (bvneg Start_13) (bvor Start_12 Start_3) (bvmul Start_1 Start) (bvshl Start_5 Start_9) (ite StartBool_1 Start_15 Start_2)))
   (Start_14 (_ BitVec 8) (x #b00000000 (bvnot Start_8) (bvor Start_11 Start_3) (bvadd Start_11 Start_8) (bvudiv Start_5 Start_5) (bvurem Start_4 Start_13) (bvlshr Start_6 Start_10) (ite StartBool Start_6 Start_12)))
   (Start_13 (_ BitVec 8) (#b00000000 (bvnot Start_14) (bvneg Start_9) (bvmul Start_5 Start_3) (bvudiv Start_10 Start_7) (bvshl Start_1 Start_6)))
   (Start_2 (_ BitVec 8) (#b00000000 #b10100101 (bvneg Start_6) (bvadd Start Start_4) (bvmul Start_15 Start_16) (bvurem Start_4 Start_15) (bvlshr Start_9 Start_10)))
   (StartBool_1 Bool (true (and StartBool_2 StartBool_2) (bvult Start_5 Start_1)))
   (StartBool_2 Bool (true))
   (Start_1 (_ BitVec 8) (#b10100101 (bvand Start_9 Start_15) (bvor Start_10 Start_6) (bvmul Start_1 Start_6) (bvurem Start_13 Start_14) (bvshl Start_16 Start_15)))
   (Start_5 (_ BitVec 8) (#b10100101 #b00000001 (bvnot Start_6) (bvneg Start_4) (bvmul Start_7 Start_8) (bvlshr Start_5 Start_2) (ite StartBool_1 Start_3 Start_7)))
   (Start_8 (_ BitVec 8) (#b00000000 #b10100101 x (bvneg Start_2) (bvor Start_9 Start_7) (bvadd Start_5 Start_5) (bvmul Start_1 Start) (bvshl Start_7 Start_9) (bvlshr Start_9 Start_3) (ite StartBool_1 Start_8 Start)))
   (Start_9 (_ BitVec 8) (y (bvand Start_4 Start_5) (bvor Start_4 Start) (bvmul Start_8 Start_3) (bvudiv Start_2 Start_8) (bvlshr Start_4 Start_5)))
   (Start_7 (_ BitVec 8) (x (bvor Start_6 Start_5) (bvadd Start_1 Start) (bvlshr Start_10 Start_3) (ite StartBool_1 Start_9 Start_2)))
   (Start_11 (_ BitVec 8) (#b00000001 (bvadd Start_6 Start_12) (bvlshr Start_1 Start_9)))
   (Start_16 (_ BitVec 8) (#b00000001 (bvnot Start_3) (bvneg Start_12) (bvand Start_3 Start_2) (bvudiv Start Start_4) (bvurem Start_9 Start_2) (bvshl Start_13 Start_16)))
   (Start_10 (_ BitVec 8) (#b10100101 x y (bvnot Start_6) (bvand Start_8 Start_5) (bvor Start Start_7) (bvudiv Start_4 Start_1) (bvshl Start_8 Start_6) (ite StartBool_2 Start_6 Start_2)))
   (Start_6 (_ BitVec 8) (#b00000000 (bvneg Start_7) (bvand Start_5 Start_6) (bvor Start_3 Start_5) (bvudiv Start Start_11)))
   (Start_4 (_ BitVec 8) (x (bvand Start_8 Start_4) (bvmul Start_8 Start_12) (bvurem Start_4 Start_7)))
   (Start_12 (_ BitVec 8) (#b00000001 (bvneg Start_1) (bvand Start_1 Start_2) (bvor Start_6 Start_9) (bvadd Start_4 Start_4) (bvmul Start_8 Start) (bvudiv Start_8 Start_3) (bvshl Start_3 Start_1) (ite StartBool_1 Start_11 Start)))
   (Start_3 (_ BitVec 8) (y (bvnot Start_5) (bvneg Start_13) (bvudiv Start_8 Start_4) (bvurem Start Start_2) (bvshl Start_3 Start_2) (bvlshr Start Start_6)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvurem #b00000001 (bvand (bvneg x) (bvlshr x x)))))

(check-synth)
