============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Oct 29 14:29:40 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(51)
HDL-5007 WARNING: identifier 'post_img_Y' is used before its declaration in ../../RTL/image_process.v(55)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6103 instances
RUN-0007 : 2520 luts, 2091 seqs, 874 mslices, 448 lslices, 144 pads, 14 brams, 3 dsps
RUN-1001 : There are total 7187 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4823 nets have 2 pins
RUN-1001 : 1496 nets have [3 - 5] pins
RUN-1001 : 676 nets have [6 - 10] pins
RUN-1001 : 119 nets have [11 - 20] pins
RUN-1001 : 64 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1339     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     543     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    58   |  36   |    100     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 195
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6101 instances, 2520 luts, 2091 seqs, 1322 slices, 259 macros(1321 instances: 873 mslices 448 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1705 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28673, tnet num: 7185, tinst num: 6101, tnode num: 35518, tedge num: 47287.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.131957s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (99.4%)

RUN-1004 : used memory is 266 MB, reserved memory is 246 MB, peak memory is 266 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.271978s wall, 1.265625s user + 0.000000s system = 1.265625s CPU (99.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72109e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6101.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.15351e+06, overlap = 39.5
PHY-3002 : Step(2): len = 1.01007e+06, overlap = 51
PHY-3002 : Step(3): len = 589115, overlap = 58.0938
PHY-3002 : Step(4): len = 541229, overlap = 60.5625
PHY-3002 : Step(5): len = 432382, overlap = 60.6875
PHY-3002 : Step(6): len = 388808, overlap = 86.5312
PHY-3002 : Step(7): len = 339517, overlap = 127.625
PHY-3002 : Step(8): len = 308182, overlap = 162.594
PHY-3002 : Step(9): len = 262156, overlap = 200.344
PHY-3002 : Step(10): len = 235055, overlap = 229.969
PHY-3002 : Step(11): len = 218655, overlap = 236.062
PHY-3002 : Step(12): len = 205380, overlap = 252.125
PHY-3002 : Step(13): len = 188936, overlap = 272.031
PHY-3002 : Step(14): len = 178268, overlap = 284.562
PHY-3002 : Step(15): len = 173697, overlap = 298.062
PHY-3002 : Step(16): len = 162756, overlap = 301.156
PHY-3002 : Step(17): len = 156386, overlap = 314.688
PHY-3002 : Step(18): len = 147449, overlap = 323.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.06047e-05
PHY-3002 : Step(19): len = 159603, overlap = 271.125
PHY-3002 : Step(20): len = 167225, overlap = 253.719
PHY-3002 : Step(21): len = 169330, overlap = 201.25
PHY-3002 : Step(22): len = 181558, overlap = 193.312
PHY-3002 : Step(23): len = 192312, overlap = 162.312
PHY-3002 : Step(24): len = 196452, overlap = 124.219
PHY-3002 : Step(25): len = 193533, overlap = 90
PHY-3002 : Step(26): len = 192450, overlap = 88.9375
PHY-3002 : Step(27): len = 186506, overlap = 75.5312
PHY-3002 : Step(28): len = 183640, overlap = 71.9062
PHY-3002 : Step(29): len = 182052, overlap = 60.4688
PHY-3002 : Step(30): len = 173927, overlap = 66.7188
PHY-3002 : Step(31): len = 170399, overlap = 64.6562
PHY-3002 : Step(32): len = 167709, overlap = 67.5625
PHY-3002 : Step(33): len = 164742, overlap = 58.25
PHY-3002 : Step(34): len = 161823, overlap = 55.2812
PHY-3002 : Step(35): len = 159451, overlap = 56.4375
PHY-3002 : Step(36): len = 157729, overlap = 50.0938
PHY-3002 : Step(37): len = 155084, overlap = 49.4062
PHY-3002 : Step(38): len = 154569, overlap = 44.9375
PHY-3002 : Step(39): len = 154130, overlap = 46.4375
PHY-3002 : Step(40): len = 153062, overlap = 48.9688
PHY-3002 : Step(41): len = 152380, overlap = 51.2188
PHY-3002 : Step(42): len = 150046, overlap = 52.0625
PHY-3002 : Step(43): len = 150063, overlap = 52.0312
PHY-3002 : Step(44): len = 150126, overlap = 52.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.12095e-05
PHY-3002 : Step(45): len = 149179, overlap = 49.6875
PHY-3002 : Step(46): len = 149437, overlap = 49.7812
PHY-3002 : Step(47): len = 149931, overlap = 49.8125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.2419e-05
PHY-3002 : Step(48): len = 152802, overlap = 50.2188
PHY-3002 : Step(49): len = 152887, overlap = 50.2188
PHY-3002 : Step(50): len = 152756, overlap = 49.7188
PHY-3002 : Step(51): len = 152841, overlap = 49.7188
PHY-3002 : Step(52): len = 162512, overlap = 44
PHY-3002 : Step(53): len = 168743, overlap = 43.1875
PHY-3002 : Step(54): len = 167065, overlap = 45.2188
PHY-3002 : Step(55): len = 168056, overlap = 44.9062
PHY-3002 : Step(56): len = 168411, overlap = 45.375
PHY-3002 : Step(57): len = 168222, overlap = 45
PHY-3002 : Step(58): len = 167045, overlap = 45
PHY-3002 : Step(59): len = 166883, overlap = 44.9375
PHY-3002 : Step(60): len = 166468, overlap = 44.9375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.94297e-05
PHY-3002 : Step(61): len = 167559, overlap = 44.8125
PHY-3002 : Step(62): len = 168134, overlap = 44.8125
PHY-3002 : Step(63): len = 169696, overlap = 44.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018507s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (168.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7187.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 216608, over cnt = 859(2%), over = 4104, worst = 65
PHY-1001 : End global iterations;  0.337546s wall, 0.625000s user + 0.031250s system = 0.656250s CPU (194.4%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 41.33, top10 = 33.90, top15 = 29.11.
PHY-3001 : End congestion estimation;  0.452055s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (169.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161717s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.85852e-06
PHY-3002 : Step(64): len = 180386, overlap = 60.2188
PHY-3002 : Step(65): len = 180700, overlap = 59.4062
PHY-3002 : Step(66): len = 169502, overlap = 58.375
PHY-3002 : Step(67): len = 170351, overlap = 63.3438
PHY-3002 : Step(68): len = 162414, overlap = 71.5938
PHY-3002 : Step(69): len = 161892, overlap = 74.25
PHY-3002 : Step(70): len = 158555, overlap = 76.0312
PHY-3002 : Step(71): len = 158242, overlap = 76.6875
PHY-3002 : Step(72): len = 157660, overlap = 82.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.71704e-06
PHY-3002 : Step(73): len = 156531, overlap = 77.0625
PHY-3002 : Step(74): len = 156542, overlap = 77.2188
PHY-3002 : Step(75): len = 156555, overlap = 77.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.54341e-05
PHY-3002 : Step(76): len = 159815, overlap = 61.2188
PHY-3002 : Step(77): len = 160468, overlap = 60.3438
PHY-3002 : Step(78): len = 170999, overlap = 59.6875
PHY-3002 : Step(79): len = 165113, overlap = 56.2812
PHY-3002 : Step(80): len = 164102, overlap = 57.125
PHY-3002 : Step(81): len = 163471, overlap = 56.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 677/7187.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 188216, over cnt = 737(2%), over = 3443, worst = 45
PHY-1001 : End global iterations;  0.287317s wall, 0.453125s user + 0.031250s system = 0.484375s CPU (168.6%)

PHY-1001 : Congestion index: top1 = 53.38, top5 = 38.50, top10 = 31.00, top15 = 26.36.
PHY-3001 : End congestion estimation;  0.397326s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (149.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177474s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.31913e-05
PHY-3002 : Step(82): len = 164231, overlap = 272.562
PHY-3002 : Step(83): len = 164797, overlap = 269.031
PHY-3002 : Step(84): len = 170267, overlap = 218.531
PHY-3002 : Step(85): len = 170560, overlap = 215.656
PHY-3002 : Step(86): len = 170794, overlap = 215.125
PHY-3002 : Step(87): len = 168883, overlap = 206.469
PHY-3002 : Step(88): len = 168713, overlap = 210.812
PHY-3002 : Step(89): len = 168793, overlap = 207.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.63825e-05
PHY-3002 : Step(90): len = 169154, overlap = 191.094
PHY-3002 : Step(91): len = 169543, overlap = 187.875
PHY-3002 : Step(92): len = 170351, overlap = 183.906
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.11922e-05
PHY-3002 : Step(93): len = 181205, overlap = 142.438
PHY-3002 : Step(94): len = 182864, overlap = 139.969
PHY-3002 : Step(95): len = 187835, overlap = 119.812
PHY-3002 : Step(96): len = 188607, overlap = 114.812
PHY-3002 : Step(97): len = 193730, overlap = 96.5938
PHY-3002 : Step(98): len = 196439, overlap = 93.5938
PHY-3002 : Step(99): len = 192988, overlap = 91.2188
PHY-3002 : Step(100): len = 192988, overlap = 91.2188
PHY-3002 : Step(101): len = 191637, overlap = 91.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000102384
PHY-3002 : Step(102): len = 199262, overlap = 82.6875
PHY-3002 : Step(103): len = 200934, overlap = 79.25
PHY-3002 : Step(104): len = 210830, overlap = 60.2812
PHY-3002 : Step(105): len = 211430, overlap = 57.2188
PHY-3002 : Step(106): len = 211644, overlap = 57.25
PHY-3002 : Step(107): len = 209076, overlap = 58.8125
PHY-3002 : Step(108): len = 208681, overlap = 54.625
PHY-3002 : Step(109): len = 207283, overlap = 52.5312
PHY-3002 : Step(110): len = 205751, overlap = 51.4375
PHY-3002 : Step(111): len = 205637, overlap = 50.4375
PHY-3002 : Step(112): len = 205613, overlap = 44.5938
PHY-3002 : Step(113): len = 205399, overlap = 46.2812
PHY-3002 : Step(114): len = 205433, overlap = 46.5
PHY-3002 : Step(115): len = 204787, overlap = 47.7188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000204769
PHY-3002 : Step(116): len = 208072, overlap = 45.25
PHY-3002 : Step(117): len = 210247, overlap = 42.8438
PHY-3002 : Step(118): len = 214051, overlap = 40.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000380089
PHY-3002 : Step(119): len = 216345, overlap = 40.9062
PHY-3002 : Step(120): len = 220561, overlap = 41.8438
PHY-3002 : Step(121): len = 227842, overlap = 32.6875
PHY-3002 : Step(122): len = 232770, overlap = 28.1562
PHY-3002 : Step(123): len = 234583, overlap = 23.8125
PHY-3002 : Step(124): len = 234416, overlap = 23.875
PHY-3002 : Step(125): len = 233765, overlap = 23.4688
PHY-3002 : Step(126): len = 233397, overlap = 22.4062
PHY-3002 : Step(127): len = 233776, overlap = 23.4062
PHY-3002 : Step(128): len = 233967, overlap = 23.0625
PHY-3002 : Step(129): len = 232940, overlap = 21.75
PHY-3002 : Step(130): len = 231131, overlap = 20.3125
PHY-3002 : Step(131): len = 230088, overlap = 18.25
PHY-3002 : Step(132): len = 229514, overlap = 18.7812
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000760178
PHY-3002 : Step(133): len = 232270, overlap = 17.25
PHY-3002 : Step(134): len = 234467, overlap = 16.8125
PHY-3002 : Step(135): len = 235881, overlap = 15.0312
PHY-3002 : Step(136): len = 236581, overlap = 14.5
PHY-3002 : Step(137): len = 237560, overlap = 14.4688
PHY-3002 : Step(138): len = 238672, overlap = 14.5
PHY-3002 : Step(139): len = 240283, overlap = 15.5625
PHY-3002 : Step(140): len = 241127, overlap = 15.3125
PHY-3002 : Step(141): len = 241876, overlap = 15.6562
PHY-3002 : Step(142): len = 242741, overlap = 16.0312
PHY-3002 : Step(143): len = 243244, overlap = 15.2812
PHY-3002 : Step(144): len = 243117, overlap = 17.1562
PHY-3002 : Step(145): len = 242521, overlap = 16.2188
PHY-3002 : Step(146): len = 241952, overlap = 16.375
PHY-3002 : Step(147): len = 241409, overlap = 16.6875
PHY-3002 : Step(148): len = 241014, overlap = 16.4688
PHY-3002 : Step(149): len = 240537, overlap = 14.9375
PHY-3002 : Step(150): len = 240112, overlap = 15.0938
PHY-3002 : Step(151): len = 239836, overlap = 14.6562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00152036
PHY-3002 : Step(152): len = 240976, overlap = 14.7812
PHY-3002 : Step(153): len = 242613, overlap = 14.5
PHY-3002 : Step(154): len = 244441, overlap = 13.8438
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 28673, tnet num: 7185, tinst num: 6101, tnode num: 35518, tedge num: 47287.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.227683s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.3%)

RUN-1004 : used memory is 302 MB, reserved memory is 284 MB, peak memory is 316 MB
OPT-1001 : Total overflow 172.62 peak overflow 1.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 47/7187.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305144, over cnt = 977(2%), over = 2752, worst = 17
PHY-1001 : End global iterations;  0.523341s wall, 0.859375s user + 0.046875s system = 0.906250s CPU (173.2%)

PHY-1001 : Congestion index: top1 = 39.78, top5 = 31.79, top10 = 28.02, top15 = 25.51.
PHY-1001 : End incremental global routing;  0.639669s wall, 0.953125s user + 0.046875s system = 1.000000s CPU (156.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.179458s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.943036s wall, 1.265625s user + 0.046875s system = 1.312500s CPU (139.2%)

OPT-1001 : Current memory(MB): used = 311, reserve = 293, peak = 316.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5818/7187.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305144, over cnt = 977(2%), over = 2752, worst = 17
PHY-1002 : len = 313904, over cnt = 577(1%), over = 1382, worst = 13
PHY-1002 : len = 320888, over cnt = 204(0%), over = 465, worst = 9
PHY-1002 : len = 323384, over cnt = 62(0%), over = 127, worst = 7
PHY-1002 : len = 324488, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.440284s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (124.2%)

PHY-1001 : Congestion index: top1 = 34.70, top5 = 28.70, top10 = 25.80, top15 = 23.81.
OPT-1001 : End congestion update;  0.553476s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (115.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7185 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.131128s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.2%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.684752s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (114.1%)

OPT-1001 : Current memory(MB): used = 314, reserve = 296, peak = 316.
OPT-1001 : End physical optimization;  2.912426s wall, 3.484375s user + 0.046875s system = 3.531250s CPU (121.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2520 LUT to BLE ...
SYN-4008 : Packed 2520 LUT and 1078 SEQ to BLE.
SYN-4003 : Packing 1013 remaining SEQ's ...
SYN-4005 : Packed 575 SEQ with LUT/SLICE
SYN-4006 : 1039 single LUT's are left
SYN-4006 : 438 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2958/5468 primitive instances ...
PHY-3001 : End packing;  0.283017s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.4%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3182 instances
RUN-1001 : 1506 mslices, 1506 lslices, 144 pads, 14 brams, 3 dsps
RUN-1001 : There are total 6173 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3765 nets have 2 pins
RUN-1001 : 1522 nets have [3 - 5] pins
RUN-1001 : 699 nets have [6 - 10] pins
RUN-1001 : 115 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 3180 instances, 3012 slices, 259 macros(1321 instances: 873 mslices 448 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1015 pins
PHY-3001 : Cell area utilization is 37%
PHY-3001 : After packing: Len = 246405, Over = 44.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3099/6173.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319352, over cnt = 327(0%), over = 465, worst = 6
PHY-1002 : len = 320696, over cnt = 185(0%), over = 236, worst = 4
PHY-1002 : len = 322496, over cnt = 63(0%), over = 76, worst = 4
PHY-1002 : len = 322880, over cnt = 29(0%), over = 35, worst = 3
PHY-1002 : len = 323248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.535625s wall, 0.906250s user + 0.078125s system = 0.984375s CPU (183.8%)

PHY-1001 : Congestion index: top1 = 33.17, top5 = 27.90, top10 = 24.98, top15 = 23.09.
PHY-3001 : End congestion estimation;  0.675821s wall, 1.046875s user + 0.078125s system = 1.125000s CPU (166.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25167, tnet num: 6171, tinst num: 3180, tnode num: 30194, tedge num: 43242.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.282996s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (99.9%)

RUN-1004 : used memory is 321 MB, reserved memory is 303 MB, peak memory is 321 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.450564s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.29335e-05
PHY-3002 : Step(155): len = 235957, overlap = 44.75
PHY-3002 : Step(156): len = 229764, overlap = 43.75
PHY-3002 : Step(157): len = 219710, overlap = 48.75
PHY-3002 : Step(158): len = 216288, overlap = 50.75
PHY-3002 : Step(159): len = 215364, overlap = 49.5
PHY-3002 : Step(160): len = 213207, overlap = 57.25
PHY-3002 : Step(161): len = 212888, overlap = 61.25
PHY-3002 : Step(162): len = 212138, overlap = 63
PHY-3002 : Step(163): len = 211203, overlap = 63.25
PHY-3002 : Step(164): len = 210666, overlap = 59.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.58669e-05
PHY-3002 : Step(165): len = 217168, overlap = 57.75
PHY-3002 : Step(166): len = 219123, overlap = 56.25
PHY-3002 : Step(167): len = 221468, overlap = 52
PHY-3002 : Step(168): len = 222457, overlap = 51.75
PHY-3002 : Step(169): len = 224031, overlap = 49
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171734
PHY-3002 : Step(170): len = 230241, overlap = 42.25
PHY-3002 : Step(171): len = 233077, overlap = 40.5
PHY-3002 : Step(172): len = 239713, overlap = 33.5
PHY-3002 : Step(173): len = 242097, overlap = 29
PHY-3002 : Step(174): len = 241720, overlap = 28.5
PHY-3002 : Step(175): len = 241138, overlap = 30.5
PHY-3002 : Step(176): len = 240470, overlap = 32
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000321852
PHY-3002 : Step(177): len = 246041, overlap = 28.5
PHY-3002 : Step(178): len = 250352, overlap = 25.5
PHY-3002 : Step(179): len = 252842, overlap = 24
PHY-3002 : Step(180): len = 255301, overlap = 23.75
PHY-3002 : Step(181): len = 255965, overlap = 22.5
PHY-3002 : Step(182): len = 256004, overlap = 20.75
PHY-3002 : Step(183): len = 255376, overlap = 20
PHY-3002 : Step(184): len = 254849, overlap = 19
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000643705
PHY-3002 : Step(185): len = 259074, overlap = 18.25
PHY-3002 : Step(186): len = 262900, overlap = 18.25
PHY-3002 : Step(187): len = 264512, overlap = 17.25
PHY-3002 : Step(188): len = 265750, overlap = 17
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0012125
PHY-3002 : Step(189): len = 267951, overlap = 15.75
PHY-3002 : Step(190): len = 271153, overlap = 14.75
PHY-3002 : Step(191): len = 276031, overlap = 14.5
PHY-3002 : Step(192): len = 276539, overlap = 14
PHY-3002 : Step(193): len = 276439, overlap = 14
PHY-3002 : Step(194): len = 276564, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.938562s wall, 0.812500s user + 1.671875s system = 2.484375s CPU (264.7%)

PHY-3001 : Trial Legalized: Len = 287420
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 67/6173.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 353944, over cnt = 463(1%), over = 726, worst = 9
PHY-1002 : len = 356016, over cnt = 276(0%), over = 382, worst = 5
PHY-1002 : len = 358640, over cnt = 61(0%), over = 85, worst = 5
PHY-1002 : len = 359456, over cnt = 7(0%), over = 8, worst = 2
PHY-1002 : len = 359536, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.874405s wall, 1.515625s user + 0.140625s system = 1.656250s CPU (189.4%)

PHY-1001 : Congestion index: top1 = 33.71, top5 = 28.39, top10 = 25.56, top15 = 23.76.
PHY-3001 : End congestion estimation;  1.026263s wall, 1.671875s user + 0.140625s system = 1.812500s CPU (176.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.161017s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000122931
PHY-3002 : Step(195): len = 268163, overlap = 2.75
PHY-3002 : Step(196): len = 259071, overlap = 10.5
PHY-3002 : Step(197): len = 257398, overlap = 9.5
PHY-3002 : Step(198): len = 257338, overlap = 10
PHY-3002 : Step(199): len = 256537, overlap = 10.75
PHY-3002 : Step(200): len = 255938, overlap = 10.25
PHY-3002 : Step(201): len = 254787, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009436s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 261222, Over = 0
PHY-3001 : Spreading special nets. 30 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022047s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.9%)

PHY-3001 : 31 instances has been re-located, deltaX = 9, deltaY = 18, maxDist = 1.
PHY-3001 : Final: Len = 261840, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25167, tnet num: 6171, tinst num: 3180, tnode num: 30194, tedge num: 43242.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.323518s wall, 1.328125s user + 0.000000s system = 1.328125s CPU (100.3%)

RUN-1004 : used memory is 321 MB, reserved memory is 303 MB, peak memory is 331 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1634/6173.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 330184, over cnt = 440(1%), over = 694, worst = 5
PHY-1002 : len = 332520, over cnt = 232(0%), over = 333, worst = 5
PHY-1002 : len = 335240, over cnt = 58(0%), over = 85, worst = 4
PHY-1002 : len = 335536, over cnt = 35(0%), over = 56, worst = 4
PHY-1002 : len = 336160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.768284s wall, 1.156250s user + 0.109375s system = 1.265625s CPU (164.7%)

PHY-1001 : Congestion index: top1 = 31.53, top5 = 27.55, top10 = 24.96, top15 = 23.19.
PHY-1001 : End incremental global routing;  0.914126s wall, 1.296875s user + 0.109375s system = 1.406250s CPU (153.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.173948s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (107.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.213902s wall, 1.609375s user + 0.109375s system = 1.718750s CPU (141.6%)

OPT-1001 : Current memory(MB): used = 326, reserve = 309, peak = 331.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5274/6173.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041999s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.6%)

PHY-1001 : Congestion index: top1 = 31.53, top5 = 27.55, top10 = 24.96, top15 = 23.19.
OPT-1001 : End congestion update;  0.171708s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.122695s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (101.9%)

OPT-0007 : Start: WNS 4245 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.294539s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (100.8%)

OPT-1001 : Current memory(MB): used = 327, reserve = 310, peak = 331.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.119605s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (91.4%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5274/6173.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041899s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.6%)

PHY-1001 : Congestion index: top1 = 31.53, top5 = 27.55, top10 = 24.96, top15 = 23.19.
PHY-1001 : End incremental global routing;  0.167124s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.157890s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (99.0%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5274/6173.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 336160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041154s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (113.9%)

PHY-1001 : Congestion index: top1 = 31.53, top5 = 27.55, top10 = 24.96, top15 = 23.19.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.121327s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (90.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4245 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.310345
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.611836s wall, 3.984375s user + 0.125000s system = 4.109375s CPU (113.8%)

RUN-1003 : finish command "place" in  21.464721s wall, 37.937500s user + 10.375000s system = 48.312500s CPU (225.1%)

RUN-1004 : used memory is 299 MB, reserved memory is 280 MB, peak memory is 331 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3182 instances
RUN-1001 : 1506 mslices, 1506 lslices, 144 pads, 14 brams, 3 dsps
RUN-1001 : There are total 6173 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3765 nets have 2 pins
RUN-1001 : 1522 nets have [3 - 5] pins
RUN-1001 : 699 nets have [6 - 10] pins
RUN-1001 : 115 nets have [11 - 20] pins
RUN-1001 : 62 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25167, tnet num: 6171, tinst num: 3180, tnode num: 30194, tedge num: 43242.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.275024s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (100.5%)

RUN-1004 : used memory is 315 MB, reserved memory is 299 MB, peak memory is 351 MB
PHY-1001 : 1506 mslices, 1506 lslices, 144 pads, 14 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6171 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 321792, over cnt = 521(1%), over = 875, worst = 8
PHY-1002 : len = 324792, over cnt = 315(0%), over = 475, worst = 6
PHY-1002 : len = 327904, over cnt = 146(0%), over = 196, worst = 4
PHY-1002 : len = 329680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.774825s wall, 1.203125s user + 0.078125s system = 1.281250s CPU (165.4%)

PHY-1001 : Congestion index: top1 = 32.50, top5 = 27.78, top10 = 25.09, top15 = 23.22.
PHY-1001 : End global routing;  0.910471s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (157.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 351, reserve = 334, peak = 353.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_28 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 605, reserve = 591, peak = 605.
PHY-1001 : End build detailed router design. 3.986321s wall, 3.906250s user + 0.078125s system = 3.984375s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 89472, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 4.251368s wall, 4.203125s user + 0.046875s system = 4.250000s CPU (100.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 89472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.406173s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 638, reserve = 625, peak = 638.
PHY-1001 : End phase 1; 4.667940s wall, 4.625000s user + 0.046875s system = 4.671875s CPU (100.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 42% nets.
PHY-1001 : Patch 2409 net; 3.833973s wall, 3.796875s user + 0.015625s system = 3.812500s CPU (99.4%)

PHY-1022 : len = 835696, over cnt = 129(0%), over = 129, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 642, reserve = 628, peak = 642.
PHY-1001 : End initial routed; 11.289770s wall, 20.296875s user + 0.234375s system = 20.531250s CPU (181.9%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5028(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.837     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.604163s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (100.3%)

PHY-1001 : Current memory(MB): used = 648, reserve = 635, peak = 648.
PHY-1001 : End phase 2; 12.894003s wall, 21.906250s user + 0.234375s system = 22.140625s CPU (171.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 835696, over cnt = 129(0%), over = 129, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.024527s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 834288, over cnt = 19(0%), over = 19, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.150653s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (124.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 834344, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.060850s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 834480, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.094924s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (98.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 834472, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.053083s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (117.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5028(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.837     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.705544s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 26 feed throughs used by 22 nets
PHY-1001 : End commit to database; 0.755461s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 683, reserve = 670, peak = 683.
PHY-1001 : End phase 3; 3.012931s wall, 3.062500s user + 0.000000s system = 3.062500s CPU (101.6%)

PHY-1003 : Routed, final wirelength = 834472
PHY-1001 : Current memory(MB): used = 684, reserve = 672, peak = 684.
PHY-1001 : End export database. 0.022239s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.5%)

PHY-1001 : End detail routing;  24.867037s wall, 33.781250s user + 0.375000s system = 34.156250s CPU (137.4%)

RUN-1003 : finish command "route" in  27.313995s wall, 36.656250s user + 0.468750s system = 37.125000s CPU (135.9%)

RUN-1004 : used memory is 684 MB, reserved memory is 672 MB, peak memory is 684 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5265   out of  19600   26.86%
#reg                     2094   out of  19600   10.68%
#le                      5703
  #lut only              3609   out of   5703   63.28%
  #reg only               438   out of   5703    7.68%
  #lut&reg               1656   out of   5703   29.04%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                              Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                   941
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                189
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                35
#5        u_camera_init/divider2[8]                                  GCLK               lslice             u_camera_init/reg3_syn_35.q0                        24
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/reg3_syn_35.q1                        17
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/u_RGBYCbCr/reg7_syn_17.f1           10
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/u_RGBYCbCr/img_cb1_b_n_syn_15.f0    10
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                    8
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5703   |3943    |1322    |2094    |14      |3       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |768    |503     |161     |389     |2       |0       |
|    command1                          |command                                    |54     |53      |0       |44      |0       |0       |
|    control1                          |control_interface                          |94     |63      |24      |47      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |2       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |135    |68      |18      |100     |1       |0       |
|      dcfifo_component                |softfifo                                   |135    |68      |18      |100     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |19      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |32     |21      |0       |32      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |68      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |68      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |21      |0       |36      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |24      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |12     |12      |0       |6       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |113    |65      |44      |31      |0       |0       |
|  u_camera_init                       |camera_init                                |615    |598     |9       |84      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |192    |192     |0       |43      |0       |0       |
|  u_camera_reader                     |camera_reader                              |96     |52      |17      |59      |0       |0       |
|  u_image_process                     |image_process                              |3878   |2516    |1081    |1459    |12      |3       |
|    u_Dilation_Detector               |Dilation_Detector                          |177    |126     |45      |75      |2       |0       |
|      u_three_martix_4                |three_martix                               |167    |116     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |110     |45      |76      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |103     |45      |67      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |928    |642     |249     |259     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |515    |307     |155     |189     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |308    |192     |110     |76      |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |21      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |16      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |49     |29      |20      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |28     |18      |10      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|      u_three_martix                  |three_martix                               |207    |115     |45      |113     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |749    |457     |235     |282     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |522    |332     |190     |147     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |35      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |91     |61      |30      |37      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |97     |67      |30      |28      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |55     |35      |20      |17      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |67     |37      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |14      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |227    |125     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |751    |476     |235     |259     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |530    |340     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |95     |65      |30      |29      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |94     |64      |30      |28      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |95     |65      |30      |37      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |14      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |56     |36      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |221    |136     |45      |126     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |48     |28      |5       |36      |0       |2       |
|    u_Sobel_Process                   |Sobel_Process                              |347    |214     |92      |156     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |150    |101     |47      |53      |0       |0       |
|      u_three_martix_2                |three_martix                               |197    |113     |45      |103     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |2       |1       |0       |
|  u_image_select                      |image_select                               |42     |42      |0       |28      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |163    |139     |10      |33      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3684  
    #2          2       658   
    #3          3       570   
    #4          4       246   
    #5        5-10      722   
    #6        11-50     137   
    #7       51-100      11   
    #8       101-500     2    
    #9        >500       1    
  Average     2.91            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3180
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6173, pip num: 59286
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 26
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3067 valid insts, and 180984 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.550943s wall, 70.125000s user + 0.625000s system = 70.750000s CPU (1274.6%)

RUN-1004 : used memory is 654 MB, reserved memory is 641 MB, peak memory is 864 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221029_142940.log"
