<stg><name>i2_proc</name>


<trans_list>

<trans id="156" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="7" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="7" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="1"/>
</and_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="10" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="13" op_0_bw="64">
<![CDATA[
entry:1  %result_V = alloca [156 x i13], align 2

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="64">
<![CDATA[
entry:2  %sum1_V = alloca [156 x i1], align 1

]]></Node>
<StgValue><ssdm name="sum1_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:4  %p_0510_0_read = call i5 @_ssdm_op_Read.ap_fifo.i5P(i5* %p_0510_0)

]]></Node>
<StgValue><ssdm name="p_0510_0_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
entry:5  %zext_ln544 = zext i5 %p_0510_0_read to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10  %compute2_V1_addr = getelementptr [26 x i1]* %compute2_V1, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="compute2_V1_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="5">
<![CDATA[
entry:11  %compute2_V1_load = load i1* %compute2_V1_addr, align 1

]]></Node>
<StgValue><ssdm name="compute2_V1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13  %compute1_V_addr = getelementptr [26 x i32]* %compute1_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="compute1_V_addr"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i64* %match2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str151, i32 0, i32 0, [1 x i8]* @p_str152, [1 x i8]* @p_str153, [1 x i8]* @p_str154, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str155, [1 x i8]* @p_str156)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  %empty_91 = call i32 (...)* @_ssdm_op_SpecInterface(i5* %p_0510_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str131, i32 0, i32 0, [1 x i8]* @p_str132, [1 x i8]* @p_str133, [1 x i8]* @p_str134, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str135, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="13" op_0_bw="5">
<![CDATA[
entry:6  %zext_ln791 = zext i5 %p_0510_0_read to i13

]]></Node>
<StgValue><ssdm name="zext_ln791"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="20" op_0_bw="5">
<![CDATA[
entry:7  %zext_ln791_3 = zext i5 %p_0510_0_read to i20

]]></Node>
<StgValue><ssdm name="zext_ln791_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
entry:8  %mul_ln791 = mul i20 %zext_ln791_3, 9984

]]></Node>
<StgValue><ssdm name="mul_ln791"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:9  %mul_ln821 = mul i13 %zext_ln791, 156

]]></Node>
<StgValue><ssdm name="mul_ln821"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="5">
<![CDATA[
entry:11  %compute2_V1_load = load i1* %compute2_V1_addr, align 1

]]></Node>
<StgValue><ssdm name="compute2_V1_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="1">
<![CDATA[
entry:12  %compute1_temp_V = zext i1 %compute2_V1_load to i32

]]></Node>
<StgValue><ssdm name="compute1_temp_V"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="18" op_0_bw="5">
<![CDATA[
entry:14  %zext_ln1371 = zext i5 %p_0510_0_read to i18

]]></Node>
<StgValue><ssdm name="zext_ln1371"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:15  %mul_ln1371 = mul i18 %zext_ln1371, 9984

]]></Node>
<StgValue><ssdm name="mul_ln1371"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
entry:16  br label %.preheader10348.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader10348.i.i:0  %bvh_d_index = phi i7 [ %i2_V, %i2_end ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="bvh_d_index"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="7">
<![CDATA[
.preheader10348.i.i:1  %zext_ln887 = zext i7 %bvh_d_index to i32

]]></Node>
<StgValue><ssdm name="zext_ln887"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10348.i.i:2  %icmp_ln887 = icmp eq i7 %bvh_d_index, -64

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10348.i.i:3  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10348.i.i:4  %i2_V = add i7 %bvh_d_index, 1

]]></Node>
<StgValue><ssdm name="i2_V"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10348.i.i:5  br i1 %icmp_ln887, label %.exit, label %i2_begin

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
i2_begin:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
i2_begin:1  %tmp_5_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
i2_begin:2  br label %.preheader10347.i.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10347.i.i:0  %p_0688_0_i_i = phi i8 [ %y3_V, %result_y3_end ], [ 0, %i2_begin ]

]]></Node>
<StgValue><ssdm name="p_0688_0_i_i"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10347.i.i:1  %icmp_ln887_29 = icmp eq i8 %p_0688_0_i_i, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_29"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10347.i.i:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10347.i.i:3  %y3_V = add i8 %p_0688_0_i_i, 1

]]></Node>
<StgValue><ssdm name="y3_V"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10347.i.i:4  br i1 %icmp_ln887_29, label %.preheader10345.i.i.preheader, label %result_y3_begin

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
result_y3_begin:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln54"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
result_y3_begin:1  %tmp_8_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str10)

]]></Node>
<StgValue><ssdm name="tmp_8_i_i"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="8">
<![CDATA[
result_y3_begin:2  %zext_ln544_22 = zext i8 %p_0688_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_22"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
result_y3_begin:3  br label %.preheader10346.i.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader10345.i.i.preheader:0  br label %.preheader10345.i.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader10346.i.i:0  %p_0757_4_i_i = phi i13 [ %sum_V, %4 ], [ 0, %result_y3_begin ]

]]></Node>
<StgValue><ssdm name="p_0757_4_i_i"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader10346.i.i:1  %p_0652_0_i_i = phi i13 [ %r_V, %4 ], [ 0, %result_y3_begin ]

]]></Node>
<StgValue><ssdm name="p_0652_0_i_i"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10346.i.i:2  %icmp_ln887_31 = icmp eq i13 %p_0652_0_i_i, -1954

]]></Node>
<StgValue><ssdm name="icmp_ln887_31"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10346.i.i:3  %empty_99 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader10346.i.i:4  %r_V = add i13 %p_0652_0_i_i, 1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10346.i.i:5  br i1 %icmp_ln887_31, label %result_y3_end, label %4

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str12) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln59"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %p_Val2_s = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %match2)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:2  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 %zext_ln887)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="1">
<![CDATA[
:3  %zext_ln68 = zext i1 %p_Result_s to i13

]]></Node>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %sum_V = add i13 %zext_ln68, %p_0757_4_i_i

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader10346.i.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
result_y3_end:0  %result_V_addr = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_22

]]></Node>
<StgValue><ssdm name="result_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="13" op_1_bw="8">
<![CDATA[
result_y3_end:1  store i13 %p_0757_4_i_i, i13* %result_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
result_y3_end:2  %empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str10, i32 %tmp_8_i_i)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_31" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
result_y3_end:3  br label %.preheader10347.i.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10345.i.i:0  %p_0734_0_i_i = phi i8 [ %x6_V, %3 ], [ 0, %.preheader10345.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_0734_0_i_i"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10345.i.i:1  %icmp_ln887_30 = icmp eq i8 %p_0734_0_i_i, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_30"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10345.i.i:2  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10345.i.i:3  %x6_V = add i8 %p_0734_0_i_i, 1

]]></Node>
<StgValue><ssdm name="x6_V"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10345.i.i:4  br i1 %icmp_ln887_30, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln65"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_23 = zext i8 %p_0734_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_23"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %sum1_V_addr = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_23

]]></Node>
<StgValue><ssdm name="sum1_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="8">
<![CDATA[
:3  store i1 false, i1* %sum1_V_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader10345.i.i

]]></Node>
<StgValue><ssdm name="br_ln65"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:0  store i32 %compute1_temp_V, i32* %compute1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln69"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %compute2_V1_load, label %.preheader10341.i.i.preheader, label %.preheader10343.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="1"/>
<literal name="compute2_V1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader10343.i.i.preheader:0  br label %.preheader10343.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_30" val="1"/>
<literal name="compute2_V1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader10341.i.i.preheader:0  br label %.preheader10341.i.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10343.i.i:0  %p_0856_0_i_i = phi i8 [ %x7_V, %5 ], [ 0, %.preheader10343.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_0856_0_i_i"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10343.i.i:1  %icmp_ln887_33 = icmp eq i8 %p_0856_0_i_i, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_33"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10343.i.i:2  %empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10343.i.i:3  %x7_V = add i8 %p_0856_0_i_i, 1

]]></Node>
<StgValue><ssdm name="x7_V"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10343.i.i:4  br i1 %icmp_ln887_33, label %.loopexit10342.i.i.loopexit153, label %5

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_25 = zext i8 %p_0856_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_25"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="12" op_0_bw="12" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp = call i12 @_ssdm_op_PartSelect.i12.i20.i32.i32(i20 %mul_ln791, i32 8, i32 19)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="20" op_0_bw="20" op_1_bw="12" op_2_bw="8">
<![CDATA[
:3  %tmp_35 = call i20 @_ssdm_op_BitConcatenate.i20.i12.i8(i12 %tmp, i8 %p_0856_0_i_i)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="20">
<![CDATA[
:4  %zext_ln791_4 = zext i20 %tmp_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln791_4"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="18" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %hcl_rdv3_V_addr = getelementptr [259584 x i64]* %hcl_rdv3_V, i64 0, i64 %zext_ln791_4

]]></Node>
<StgValue><ssdm name="hcl_rdv3_V_addr"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %result_V_addr_2 = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_25

]]></Node>
<StgValue><ssdm name="result_V_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="8">
<![CDATA[
:7  %result_V_load_1 = load i13* %result_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="result_V_load_1"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="18">
<![CDATA[
:9  %p_Val2_3 = load i64* %hcl_rdv3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10342.i.i.loopexit153:0  br label %.loopexit10342.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader10341.i.i:0  %p_0895_0_i_i = phi i8 [ %x8_V, %1 ], [ 0, %.preheader10341.i.i.preheader ]

]]></Node>
<StgValue><ssdm name="p_0895_0_i_i"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10341.i.i:1  %icmp_ln887_32 = icmp eq i8 %p_0895_0_i_i, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_32"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10341.i.i:2  %empty_95 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader10341.i.i:3  %x8_V = add i8 %p_0895_0_i_i, 1

]]></Node>
<StgValue><ssdm name="x8_V"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10341.i.i:4  br i1 %icmp_ln887_32, label %.loopexit10342.i.i.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_24 = zext i8 %p_0895_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_24"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %result_V_addr_1 = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_24

]]></Node>
<StgValue><ssdm name="result_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="8">
<![CDATA[
:3  %result_V_load = load i13* %result_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="result_V_load"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10342.i.i.loopexit:0  br label %.loopexit10342.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="1"/>
</and_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="7">
<![CDATA[
.loopexit10342.i.i:0  %zext_ln81 = zext i7 %bvh_d_index to i14

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="compute2_V1_load" val="1"/>
<literal name="icmp_ln887_32" val="1"/>
</and_exp><and_exp><literal name="compute2_V1_load" val="0"/>
<literal name="icmp_ln887_33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
.loopexit10342.i.i:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="8">
<![CDATA[
:7  %result_V_load_1 = load i13* %result_V_addr_2, align 2

]]></Node>
<StgValue><ssdm name="result_V_load_1"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="13">
<![CDATA[
:8  %zext_ln786 = zext i13 %result_V_load_1 to i14

]]></Node>
<StgValue><ssdm name="zext_ln786"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="18">
<![CDATA[
:9  %p_Val2_3 = load i64* %hcl_rdv3_V_addr, align 8

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:10  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_3, i32 %zext_ln887)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:11  %select_ln887 = select i1 %p_Result_5, i14 -1, i14 0

]]></Node>
<StgValue><ssdm name="select_ln887"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:12  %icmp_ln887_35 = icmp ne i14 %zext_ln786, %select_ln887

]]></Node>
<StgValue><ssdm name="icmp_ln887_35"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %sum1_V_addr_2 = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_25

]]></Node>
<StgValue><ssdm name="sum1_V_addr_2"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="8">
<![CDATA[
:14  store i1 %icmp_ln887_35, i1* %sum1_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln73"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader10343.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="115" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln77"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="13" op_0_bw="8">
<![CDATA[
:3  %result_V_load = load i13* %result_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="result_V_load"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %icmp_ln887_34 = icmp ne i13 %result_V_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln887_34"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %sum1_V_addr_1 = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_24

]]></Node>
<StgValue><ssdm name="sum1_V_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="8">
<![CDATA[
:6  store i1 %icmp_ln887_34, i1* %sum1_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader10341.i.i

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:0  %p_0982_0_i_i = phi i8 [ 0, %.loopexit10342.i.i ], [ %i3_V, %6 ]

]]></Node>
<StgValue><ssdm name="p_0982_0_i_i"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %icmp_ln887_36 = icmp eq i8 %p_0982_0_i_i, -100

]]></Node>
<StgValue><ssdm name="icmp_ln887_36"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="124" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %i3_V = add i8 %p_0982_0_i_i, 1

]]></Node>
<StgValue><ssdm name="i3_V"/></StgValue>
</operation>

<operation id="125" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln887_36, label %i2_end, label %6

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
:1  %zext_ln544_26 = zext i8 %p_0982_0_i_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_26"/></StgValue>
</operation>

<operation id="127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="8">
<![CDATA[
:2  %zext_ln821 = zext i8 %p_0982_0_i_i to i13

]]></Node>
<StgValue><ssdm name="zext_ln821"/></StgValue>
</operation>

<operation id="128" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %add_ln821 = add i13 %zext_ln821, %mul_ln821

]]></Node>
<StgValue><ssdm name="add_ln821"/></StgValue>
</operation>

<operation id="129" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %sum1_V_addr_3 = getelementptr [156 x i1]* %sum1_V, i64 0, i64 %zext_ln544_26

]]></Node>
<StgValue><ssdm name="sum1_V_addr_3"/></StgValue>
</operation>

<operation id="130" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8">
<![CDATA[
:7  %sum1_V_load = load i1* %sum1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sum1_V_load"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="4" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %tmp_37 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
:15  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_0982_0_i_i, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:16  %ret_V = add i14 %shl_ln, %zext_ln81

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="18" op_0_bw="14">
<![CDATA[
:17  %zext_ln215 = zext i14 %ret_V to i18

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:18  %ret_V_8 = add i18 %mul_ln1371, %zext_ln215

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %result_V_addr_3 = getelementptr [156 x i13]* %result_V, i64 0, i64 %zext_ln544_26

]]></Node>
<StgValue><ssdm name="result_V_addr_3"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="8">
<![CDATA[
:22  %result_V_load_2 = load i13* %result_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="result_V_load_2"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
i2_end:0  %empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str9, i32 %tmp_5_i_i)

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln887_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
i2_end:1  br label %.preheader10348.i.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln81"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="13">
<![CDATA[
:4  %sext_ln821 = sext i13 %add_ln821 to i64

]]></Node>
<StgValue><ssdm name="sext_ln821"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %prototype_V_addr = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %sext_ln821

]]></Node>
<StgValue><ssdm name="prototype_V_addr"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="8">
<![CDATA[
:7  %sum1_V_load = load i1* %sum1_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="sum1_V_load"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="1">
<![CDATA[
:8  %p_Repl2_s = zext i1 %sum1_V_load to i64

]]></Node>
<StgValue><ssdm name="p_Repl2_s"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="32" op_3_bw="64">
<![CDATA[
:9  %tmp_36 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_s)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln82"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="4">
<![CDATA[
:12  %zext_ln821_8 = zext i4 %tmp_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln821_8"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %shl_ln821 = shl i8 -1, %zext_ln821_8

]]></Node>
<StgValue><ssdm name="shl_ln821"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8">
<![CDATA[
:14  call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr, i64 %tmp_36, i8 %shl_ln821)

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="18">
<![CDATA[
:19  %zext_ln180_1 = zext i18 %ret_V_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln180_1"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %prototypeCounter_V_a = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %zext_ln180_1

]]></Node>
<StgValue><ssdm name="prototypeCounter_V_a"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="8">
<![CDATA[
:22  %result_V_load_2 = load i13* %result_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="result_V_load_2"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="13">
<![CDATA[
:23  %zext_ln180 = zext i13 %result_V_load_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:24  store i32 %zext_ln180, i32* %prototypeCounter_V_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %0

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
