<profile>

<section name = "Vivado HLS Report for 'dct_1d'" level="0">
<item name = "Date">Wed Apr 20 16:08:27 2022
</item>
<item name = "Version">2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution4</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 9.40, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">14, 14, 14, 14, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DCT_Outer_Loop">12, 12, 6, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 8, -, -</column>
<column name="Expression">-, -, 138, 120</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">0, -, 119, 16</column>
<column name="Multiplexer">-, -, -, 48</column>
<column name="Register">-, -, 619, 64</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 10, 2, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dct_mac_muladd_16kbM_U12">dct_mac_muladd_16kbM, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U13">dct_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U14">dct_mac_muladd_16lbW, i0 + i1 * i2</column>
<column name="dct_mac_muladd_16lbW_U15">dct_mac_muladd_16lbW, i0 * i1 + i2</column>
<column name="dct_mac_muladd_16mb6_U16">dct_mac_muladd_16mb6, i0 * i1 + i2</column>
<column name="dct_mul_mul_16s_1jbC_U9">dct_mul_mul_16s_1jbC, i0 * i1</column>
<column name="dct_mul_mul_16s_1jbC_U10">dct_mul_mul_16s_1jbC, i0 * i1</column>
<column name="dct_mul_mul_16s_1jbC_U11">dct_mul_mul_16s_1jbC, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dct_coeff_table_0_U">dct_1d_dct_coeff_bkb, 0, 14, 2, 8, 14, 1, 112</column>
<column name="dct_coeff_table_1_U">dct_1d_dct_coeff_cud, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_2_U">dct_1d_dct_coeff_dEe, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_3_U">dct_1d_dct_coeff_eOg, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_4_U">dct_1d_dct_coeff_fYi, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_5_U">dct_1d_dct_coeff_g8j, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_6_U">dct_1d_dct_coeff_hbi, 0, 15, 2, 8, 15, 1, 120</column>
<column name="dct_coeff_table_7_U">dct_1d_dct_coeff_ibs, 0, 15, 2, 8, 15, 1, 120</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k_1_fu_329_p2">+, 0, 17, 9, 4, 1</column>
<column name="tmp1_fu_399_p2">+, 0, 92, 34, 29, 29</column>
<column name="tmp4_fu_403_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_13_fu_346_p2">+, 0, 29, 13, 8, 8</column>
<column name="tmp_3_fu_407_p2">+, 0, 0, 29, 29, 29</column>
<column name="tmp_fu_323_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter5">9, 2, 1, 2</column>
<column name="k_reg_288">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="dct_coeff_table_0_lo_reg_621">14, 0, 14, 0</column>
<column name="dct_coeff_table_1_lo_reg_571">15, 0, 15, 0</column>
<column name="dct_coeff_table_2_lo_reg_636">15, 0, 15, 0</column>
<column name="dct_coeff_table_3_lo_reg_586">15, 0, 15, 0</column>
<column name="dct_coeff_table_4_lo_reg_651">15, 0, 15, 0</column>
<column name="dct_coeff_table_5_lo_reg_601">15, 0, 15, 0</column>
<column name="dct_coeff_table_6_lo_reg_666">15, 0, 15, 0</column>
<column name="dct_coeff_table_7_lo_reg_676">15, 0, 15, 0</column>
<column name="k_cast8_reg_537">4, 0, 32, 28</column>
<column name="k_reg_288">4, 0, 4, 0</column>
<column name="src1_addr_reg_493">3, 0, 3, 0</column>
<column name="src1_load_reg_576">16, 0, 16, 0</column>
<column name="src2_addr_reg_498">3, 0, 3, 0</column>
<column name="src2_load_reg_641">16, 0, 16, 0</column>
<column name="src3_addr_reg_503">3, 0, 3, 0</column>
<column name="src3_load_reg_591">16, 0, 16, 0</column>
<column name="src4_addr_reg_508">3, 0, 3, 0</column>
<column name="src4_load_reg_656">16, 0, 16, 0</column>
<column name="src5_addr_reg_513">3, 0, 3, 0</column>
<column name="src5_load_reg_606">16, 0, 16, 0</column>
<column name="src6_addr_reg_518">3, 0, 3, 0</column>
<column name="src6_load_reg_671">16, 0, 16, 0</column>
<column name="src7_addr_reg_523">3, 0, 3, 0</column>
<column name="src7_load_reg_681">16, 0, 16, 0</column>
<column name="src_addr_reg_488">3, 0, 3, 0</column>
<column name="src_load_reg_626">16, 0, 16, 0</column>
<column name="tmp1_reg_686">29, 0, 29, 0</column>
<column name="tmp5_reg_691">29, 0, 29, 0</column>
<column name="tmp6_reg_696">29, 0, 29, 0</column>
<column name="tmp_13_reg_546">8, 0, 8, 0</column>
<column name="tmp_15_cast_reg_483">4, 0, 8, 4</column>
<column name="tmp_5_reg_701">16, 0, 16, 0</column>
<column name="tmp_7_1_reg_631">29, 0, 29, 0</column>
<column name="tmp_7_3_reg_646">29, 0, 29, 0</column>
<column name="tmp_7_5_reg_661">29, 0, 29, 0</column>
<column name="tmp_reg_528">1, 0, 1, 0</column>
<column name="tmp_13_reg_546">64, 32, 8, 0</column>
<column name="tmp_reg_528">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_1d, return value</column>
<column name="src_address0">out, 3, ap_memory, src, array</column>
<column name="src_ce0">out, 1, ap_memory, src, array</column>
<column name="src_q0">in, 16, ap_memory, src, array</column>
<column name="src1_address0">out, 3, ap_memory, src1, array</column>
<column name="src1_ce0">out, 1, ap_memory, src1, array</column>
<column name="src1_q0">in, 16, ap_memory, src1, array</column>
<column name="src2_address0">out, 3, ap_memory, src2, array</column>
<column name="src2_ce0">out, 1, ap_memory, src2, array</column>
<column name="src2_q0">in, 16, ap_memory, src2, array</column>
<column name="src3_address0">out, 3, ap_memory, src3, array</column>
<column name="src3_ce0">out, 1, ap_memory, src3, array</column>
<column name="src3_q0">in, 16, ap_memory, src3, array</column>
<column name="src4_address0">out, 3, ap_memory, src4, array</column>
<column name="src4_ce0">out, 1, ap_memory, src4, array</column>
<column name="src4_q0">in, 16, ap_memory, src4, array</column>
<column name="src5_address0">out, 3, ap_memory, src5, array</column>
<column name="src5_ce0">out, 1, ap_memory, src5, array</column>
<column name="src5_q0">in, 16, ap_memory, src5, array</column>
<column name="src6_address0">out, 3, ap_memory, src6, array</column>
<column name="src6_ce0">out, 1, ap_memory, src6, array</column>
<column name="src6_q0">in, 16, ap_memory, src6, array</column>
<column name="src7_address0">out, 3, ap_memory, src7, array</column>
<column name="src7_ce0">out, 1, ap_memory, src7, array</column>
<column name="src7_q0">in, 16, ap_memory, src7, array</column>
<column name="i_2">in, 4, ap_none, i_2, scalar</column>
<column name="dst_address0">out, 6, ap_memory, dst, array</column>
<column name="dst_ce0">out, 1, ap_memory, dst, array</column>
<column name="dst_we0">out, 1, ap_memory, dst, array</column>
<column name="dst_d0">out, 16, ap_memory, dst, array</column>
<column name="i_21">in, 4, ap_none, i_21, scalar</column>
</table>
</item>
</section>
</profile>
