* "simulator" "HSPICE" 
* "version" "M-2017.03-SP2 linux64"
* "format" "HSP"
* "rundate" "23:19:09 11/19/2020 "
* "netlist" "ArrayTest_basic_raw.sp "
* "runtitle" "* array test"
* time =    0.            
* temperature =   25.0000        
*** BEGIN: Saved Operating Point ***                     
.option 
+ gmindc=   1.0000p       
.nodeset
+ addr0_0 =   0.            
+ addr0_1 =   0.            
+ addr0_2 =   0.            
+ addr0_3 =   0.            
+ addr0_4 =   0.            
+ addr0_5 =   0.            
+ addr0_6 =   0.            
+ addr0_7 =   0.            
+ clk0 =   0.            
+ csb0 =   0.            
+ din0_0 =   0.            
+ dout0_0 =   1.5000        
+ reb0 =   1.8000        
+ vdd =   1.8000        
+ vhold = 750.0000m       
+ vread = 200.0000m       
+ vref = 100.0000m       
+ vwrite =   1.5000        
+ web0 =   0.            
+ xdefault_2r_16_16_1bit.a0_0 =   1.7936        
+ xdefault_2r_16_16_1bit.a0_1 =   1.7939        
+ xdefault_2r_16_16_1bit.a0_2 =   1.7940        
+ xdefault_2r_16_16_1bit.a0_3 =   1.7941        
+ xdefault_2r_16_16_1bit.a0_4 =   1.7940        
+ xdefault_2r_16_16_1bit.a0_5 =   1.7941        
+ xdefault_2r_16_16_1bit.a0_6 =   1.7940        
+ xdefault_2r_16_16_1bit.a0_7 =   1.7941        
+ xdefault_2r_16_16_1bit.bank_din0_0 =   1.7941        
+ xdefault_2r_16_16_1bit.clk_buf0 =  13.6230m       
+ xdefault_2r_16_16_1bit.nop =   1.7959        
+ xdefault_2r_16_16_1bit.r_en0 =  12.6315m       
+ xdefault_2r_16_16_1bit.w_en0 =  12.6859m       
+ xdefault_2r_16_16_1bit.wl_en0 =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.bl_0_0 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_1 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_10 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_11 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_12 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_13 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_14 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_15 = 181.3051u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_2 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_3 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_4 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_5 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_6 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_7 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_8 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.bl_0_9 = 181.2288u       
+ xdefault_2r_16_16_1bit.xbank0.din0_0_bar =  12.7855m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_0 =  13.9523m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_1 =  13.8899m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_10 =  14.1381m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_11 =  14.1305m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_12 =  14.1386m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_13 =  14.1316m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_14 =  14.1319m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_15 =   1.7969        
+ xdefault_2r_16_16_1bit.xbank0.sel0_2 =  13.8899m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_3 =  13.7677m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_4 =  13.8899m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_5 =  13.7677m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_6 =  13.7677m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_7 =  13.4193m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_8 =  14.1405m       
+ xdefault_2r_16_16_1bit.xbank0.sel0_9 =  14.1381m       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_0 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_1 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_10 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_11 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_12 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_13 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_14 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_15 = 180.5789u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_2 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_3 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_4 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_5 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_6 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_7 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_8 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlb_0_9 = 180.5020u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_0 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_1 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_10 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_11 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_12 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_13 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_14 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_15 = 182.7747u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_2 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_3 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_4 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_5 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_6 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_7 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_8 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.wlt_0_9 = 182.6258u       
+ xdefault_2r_16_16_1bit.xbank0.write_0_int =  12.9439m       
+ xdefault_2r_16_16_1bit.xbank0.write_0_int_a =  11.7507m       
+ xdefault_2r_16_16_1bit.xbank0.write_1_int =  13.2928m       
+ xdefault_2r_16_16_1bit.xbank0.write_1_int_a =  11.3392m       
+ xdefault_2r_16_16_1bit.xcontrol0.cs =  13.7658m       
+ xdefault_2r_16_16_1bit.xcontrol0.cs_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xcontrol0.gated_clk_buf =  11.6888m       
+ xdefault_2r_16_16_1bit.xcontrol0.nop_int =   1.7924        
+ xdefault_2r_16_16_1bit.xcontrol0.re =  16.9134m       
+ xdefault_2r_16_16_1bit.xcontrol0.re_bar =   1.7961        
+ xdefault_2r_16_16_1bit.xcontrol0.we =  16.8470m       
+ xdefault_2r_16_16_1bit.xcontrol0.we_bar =   1.7961        
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write.zb_int =   1.7906        
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write_buf.zb1_int =   1.7955        
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write_buf.zb2_int =  14.2289m       
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write_buf.zb3_int =   1.7956        
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write.zb_int =   1.7952        
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write_buf.zb1_int =   1.7955        
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write_buf.zb2_int =  14.2301m       
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write_buf.zb3_int =   1.7956        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.bl_out_0 = 566.4671m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_0 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_1 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_10 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_11 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_12 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_13 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_14 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_15 =  15.0597m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_2 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_3 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_4 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_5 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_6 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_7 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_8 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.sel_read_9 =  15.4147m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_0 =  12.9628m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_1 =  12.9628m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_10 =  12.9639m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_11 =  12.6056m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_12 =  13.3379m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_13 =  13.3379m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_14 =  13.3379m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_15 =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_2 =  12.9628m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_3 =  12.6035m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_4 =  12.9617m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_5 =  12.9617m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_6 =  12.9617m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_7 =  12.6016m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_8 =  12.9639m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.dec_out_9 =  12.9639m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active0 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active1 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active10 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active11 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active12 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active13 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active14 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active15 =   1.7962        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active2 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active3 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active4 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active5 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active6 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active7 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active8 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.wl_active9 =  14.4225m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_0 =  18.1729m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_1 =  18.1953m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_2 =  18.2086m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.inbar_3 =  18.2516m       
+ xdefault_2r_16_16_1bit.xcontrol0.xclkbuf.zb1_int =   1.7951        
+ xdefault_2r_16_16_1bit.xcontrol0.xclkbuf.zb2_int =  14.1942m       
+ xdefault_2r_16_16_1bit.xcontrol0.xclkbuf.zb3_int =   1.7956        
+ xdefault_2r_16_16_1bit.xcontrol0.xand2_gated_clk_buf.zb_int =   1.7952        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_wl_en.zb1_int =  13.3564m       
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_wl_en.zb2_int =   1.7957        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_wl_en.zb3_int =  13.9250m       
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_r_en.zb1_int =   1.7957        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_r_en.zb2_int =  14.2451m       
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_r_en.zb3_int =   1.7956        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_w_en.zb1_int =   1.7957        
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_w_en.zb2_int =  14.2450m       
+ xdefault_2r_16_16_1bit.xcontrol0.xbuf_w_en.zb3_int =   1.7956        
+ xdefault_2r_16_16_1bit.xcontrol0.xnop.net1 =   1.7962        
+ xdefault_2r_16_16_1bit.xcontrol0.xnop_driver.zb1_int =  14.2846m       
+ xdefault_2r_16_16_1bit.xcontrol0.xnop_driver.zb2_int =   1.7956        
+ xdefault_2r_16_16_1bit.xcontrol0.xnop_driver.zb3_int =  14.1356m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_61_6# =   7.8864m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_66_6# =  17.1662m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_76_6# =   8.5828m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r0_c0.a_76_84# = 394.0069m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_61_6# =   7.8863m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_66_6# =  17.1662m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_76_6# =   8.5827m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r1_c0.a_76_84# = 394.0100m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_61_6# =   7.8864m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_66_6# =  17.1662m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_76_6# =   8.5828m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r2_c0.a_76_84# = 394.0069m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_61_6# =   7.8863m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_66_6# =  17.1662m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_76_6# =   8.5827m       
+ xdefault_2r_16_16_1bit.xrow_address0.xdff_r3_c0.a_76_84# = 394.0100m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_61_6# =   7.8865m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_66_6# =  17.1666m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_76_6# =   8.5830m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c0.a_76_84# = 393.9901m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_61_6# =   7.8864m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_66_6# =  17.1664m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_76_6# =   8.5829m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c1.a_76_84# = 394.0012m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_61_6# =   7.8864m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_66_6# =  17.1662m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_76_6# =   8.5828m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c2.a_76_84# = 394.0073m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_61_6# =   7.8863m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_66_6# =  17.1662m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_76_6# =   8.5827m       
+ xdefault_2r_16_16_1bit.xcol_address0.xdff_r0_c3.a_76_84# = 394.0105m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_61_6# =   7.8863m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_66_6# =  17.1662m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_76_6# =   8.5827m       
+ xdefault_2r_16_16_1bit.xdata_dff0.xdff_r0_c0.a_76_84# = 394.0099m       
+ xdefault_2r_16_16_1bit.xbank0.xdin_and_write.xpand2_nand.net1 =  26.6573u       
+ xdefault_2r_16_16_1bit.xbank0.xdin_bar_and_write.xpand2_nand.net1 = 107.2727m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c0.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c0.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c1.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c1.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c2.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c2.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c3.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c3.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c4.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c4.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c5.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c5.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c6.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c6.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c7.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c7.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c8.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c8.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c9.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c9.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c10.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c10.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c11.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c11.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c12.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c12.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c13.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c13.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c14.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.blc =   6.9703u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c14.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r0_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r1_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r2_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r3_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r4_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r5_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r6_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r7_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r8_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r9_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r10_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r11_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r12_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r13_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.wl_bc =   6.9424u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r14_c15.wl_tc =   7.0241u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.blc =   6.9733u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.gap_b =   1.5000        
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.gap_t = 700.0000m       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.wl_bc =   6.9453u       
+ xdefault_2r_16_16_1bit.xbank0.xbitcell_array.xbit_r15_c15.wl_tc =   7.0298u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_0 =  15.3186m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_1 =  14.9655m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_2 =  15.6881m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_3 =   1.7953        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_4 =  15.3382m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_5 =  14.9852m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_6 =  15.7077m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.out_7 =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.zb_int =   1.7980        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.zb_int =   1.7973        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.zb_int =   1.7973        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.zb_int =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.zb_int =   1.7973        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.zb_int =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.zb_int =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.zb_int =   1.7923        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.zb_int =   1.7999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.zb_int =   1.7999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.zb_int =   1.7999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.zb_int =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.zb_int =   1.7999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.zb_int =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.zb_int =   1.7999        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.zb_int =  60.4413m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.qint =   1.7941        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.qint =   1.7941        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.qint =   1.7941        
+ xdefault_2r_16_16_1bit.xcontrol0.xand2_gated_clk_buf.xpand2_nand.net1 = 107.4544m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.col_active_buf =  14.3042m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.col_active_buf =  14.3040m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.col_active_buf =  14.3040m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.col_active_buf =  14.3036m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.col_active_buf =  14.3040m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.col_active_buf =  14.3036m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.col_active_buf =  14.3036m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.col_active_buf =  14.3026m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.col_active_buf =  14.3048m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.col_active_buf =  14.3048m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.col_active_buf =  14.3048m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.col_active_buf =  14.3047m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.col_active_buf =  14.3048m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.col_active_buf =  14.3047m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.col_active_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.col_active_buf =  14.3047m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.drive_0 =  12.1592m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.drive_0_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.drive_vhold_bar =  11.6982m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.drive_vwrite_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.nop_bar =  12.9605m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.col_active_bar =  13.8519m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.col_active_buf =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.drive_0 =  12.5412m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.drive_0_bar =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.drive_vhold =   1.7909        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.drive_vhold_bar =  11.6983m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.drive_vwrite_bar =   1.7999        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.nop_bar =  12.9604m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.vhold_gate_in =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and0.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and1.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and2.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and3.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and4.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and5.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and6.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and7.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and8.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and9.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and10.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and11.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and12.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and13.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and14.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and15.zb_int =   1.7920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux0.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux1.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux2.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux3.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux4.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux5.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux6.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux7.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux8.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux9.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux10.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux11.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux12.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux13.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux14.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux0.xxmux15.sel_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.inbar_0 =  13.5748m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.inbar_1 =  13.5915m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.inbar_0 =  13.5748m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.inbar_1 =  13.5915m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_0.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_4.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_8.zb_int =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_12.zb_int =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_1.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_5.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_9.zb_int =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_13.zb_int =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_2.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_6.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_10.zb_int =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_14.zb_int =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_3.zb_int =   1.7921        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_7.zb_int =   1.7921        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_11.zb_int =   1.7921        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_15.zb_int =  22.4275m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and0.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and1.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and2.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and3.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and4.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and5.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and6.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and7.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and8.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and9.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and10.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and11.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and12.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and13.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and14.zb_int =   1.7997        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and15.zb_int =  23.1860m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_top_vread_bar =   1.7957        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_bot_0 =  21.7666m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_top_0 =  12.1488m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_top_0_bar =   1.7958        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_top_vread =  12.1415m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_vhold_bar =  11.2468m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.drive_vwrite_bar =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.vhold_gate_in =   1.8000        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.wl_active_bar =   1.7960        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_top_vread_bar =   1.7994        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_bot_0 =  22.3800m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_top_0 =  12.5180m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_top_0_bar =   1.7996        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_top_vread =  12.5024m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_vhold =   1.7891        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_vhold_bar =  11.2469m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.drive_vwrite_bar =   1.7999        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.nop_bar =  13.5136m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.vhold_gate_in =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.wl_active_bar =  12.9931m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.xpand4_nand.net1 = 137.5105m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.xpand4_nand.net2 =  32.1650m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_0.xpand4_nand.net3 =  11.8725m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.xpand4_nand.net1 = 126.5104m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.xpand4_nand.net2 =  20.3536m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_1.xpand4_nand.net3 =   5.8688u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.xpand4_nand.net1 = 240.3965m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.xpand4_nand.net2 = 587.1669m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_2.xpand4_nand.net3 = 587.1661m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.xpand4_nand.net1 = 107.5204m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.xpand4_nand.net2 =  23.5111u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_3.xpand4_nand.net3 =  17.4038u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.xpand4_nand.net1 = 840.5236m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.xpand4_nand.net2 = 840.5234m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_4.xpand4_nand.net3 =  51.6650m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.xpand4_nand.net1 = 587.2077m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.xpand4_nand.net2 = 587.2068m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_5.xpand4_nand.net3 =   7.0560u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.xpand4_nand.net1 = 695.0436m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.xpand4_nand.net2 = 695.0431m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_6.xpand4_nand.net3 = 695.0413m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.xpand4_nand.net1 = 124.1204u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.xpand4_nand.net2 =  94.0462u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_7.xpand4_nand.net3 =  52.6712u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.xpand4_nand.net1 =   1.3950        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.xpand4_nand.net2 = 100.6223m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_8.xpand4_nand.net3 =  19.2791m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.xpand4_nand.net1 =   1.3949        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.xpand4_nand.net2 =  82.5552m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_9.xpand4_nand.net3 =   6.0699u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.xpand4_nand.net1 =   1.3952        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.xpand4_nand.net2 = 587.1833m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_10.xpand4_nand.net3 = 587.1825m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.xpand4_nand.net1 =   1.3905        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.xpand4_nand.net2 =  40.5302u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_11.xpand4_nand.net3 =  25.9134u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.xpand4_nand.net1 =   1.4085        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.xpand4_nand.net2 =   1.3744        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_12.xpand4_nand.net3 =  81.3411m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.xpand4_nand.net1 =   1.4021        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.xpand4_nand.net2 =   1.3677        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_13.xpand4_nand.net3 =  14.1409u       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.xpand4_nand.net1 =   1.4072        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.xpand4_nand.net2 =   1.3731        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_14.xpand4_nand.net3 =   1.3571        
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.xpand4_nand.net1 =  45.2870m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.xpand4_nand.net2 =  30.1631m       
+ xdefault_2r_16_16_1bit.xbank0.xcol_address_decoder0.xxpre4x16_and_15.xpand4_nand.net3 =  15.0679m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_61_6# =   7.8863m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_66_6# =  17.1661m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_76_6# =   8.5827m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r0_c0.xdff_buf_dff.a_76_84# = 394.0113m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_17_6# =   1.3854        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_17_74# =   1.7941        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_22_6# =   1.7883        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_2_6# =   1.7940        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_31_6# = 110.2059m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_31_74# =   1.8000        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_34_4# =   8.7968m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_61_6# =   7.8863m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_61_74# =   1.7999        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_66_6# =  17.1661m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_76_6# =   8.5827m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r1_c0.xdff_buf_dff.a_76_84# = 394.0113m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_17_6# =   8.0000m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_17_74# = 394.1612m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_22_6# =  16.0013m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_2_6# =   1.7939        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_31_6# =   5.8761u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_31_74# =   1.6617        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_34_4# =   1.7938        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_61_6# =   5.8839u       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_61_74# =   1.6618        
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_66_6# =  16.9808m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_76_6# =   8.4902m       
+ xdefault_2r_16_16_1bit.xcontrol0.xctrl_dffs.xdff_r2_c0.xdff_buf_dff.a_76_84# = 394.0003m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.xnand2_a.net1 = 108.3517m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver0.xnand2_d.net1 = 108.1005m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.xnand2_a.net1 = 108.3516m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver1.xnand2_d.net1 = 108.1004m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.xnand2_a.net1 = 108.3516m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver2.xnand2_d.net1 = 108.1004m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.xnand2_a.net1 = 108.3514m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver3.xnand2_d.net1 = 108.1001m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.xnand2_a.net1 = 108.3516m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver4.xnand2_d.net1 = 108.1004m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.xnand2_a.net1 = 108.3514m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver5.xnand2_d.net1 = 108.1001m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.xnand2_a.net1 = 108.3514m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver6.xnand2_d.net1 = 108.1001m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.xnand2_a.net1 = 108.3506m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver7.xnand2_d.net1 = 108.0994m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.xnand2_a.net1 = 108.3521m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver8.xnand2_d.net1 = 108.1009m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.xnand2_a.net1 = 108.3521m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver9.xnand2_d.net1 = 108.1009m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.xnand2_a.net1 = 108.3521m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver10.xnand2_d.net1 = 108.1009m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.xnand2_a.net1 = 108.3521m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver11.xnand2_d.net1 = 108.1009m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.xnand2_a.net1 = 108.3521m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver12.xnand2_d.net1 = 108.1009m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.xnand2_a.net1 = 108.3521m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver13.xnand2_d.net1 = 108.1009m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.xnand2_a.net1 = 108.3521m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.xnand2_b.net1 =   1.3901        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.xnand2_c.net1 =   1.3920        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver14.xnand2_d.net1 = 108.1009m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.xnand2_a.net1 =   1.3906        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.xnand2_b.net1 = 108.2029m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.xnand2_c.net1 =   1.3899        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xbitline_driver_array0.xbitline_driver15.xnand2_d.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and0.xpand2_dec_nand.net1 = 106.4839m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and1.xpand2_dec_nand.net1 = 106.5265m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and2.xpand2_dec_nand.net1 = 106.5265m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and3.xpand2_dec_nand.net1 = 106.6098m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and4.xpand2_dec_nand.net1 = 106.5265m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and5.xpand2_dec_nand.net1 = 106.6098m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and6.xpand2_dec_nand.net1 = 106.6098m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and7.xpand2_dec_nand.net1 = 106.8475m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and8.xpand2_dec_nand.net1 = 106.3555m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and9.xpand2_dec_nand.net1 = 106.3571m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and10.xpand2_dec_nand.net1 = 106.3571m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and11.xpand2_dec_nand.net1 = 106.3623m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and12.xpand2_dec_nand.net1 = 106.3568m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and13.xpand2_dec_nand.net1 = 106.3616m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and14.xpand2_dec_nand.net1 = 106.3614m       
+ xdefault_2r_16_16_1bit.xbank0.xcolumn_interface0.xcolumn_mux_enable_array0.xcol_read_activedriver_and15.xpand2_dec_nand.net1 =  26.7458u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_0.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_1.zb_int =   1.7920        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_2.zb_int =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_3.zb_int =  22.1744m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_0.zb_int =   1.7959        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_1.zb_int =   1.7920        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_2.zb_int =   1.7998        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_3.zb_int =  22.1742m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_0.xpand2_dec_nand.net1 = 107.4391m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_4.xpand2_dec_nand.net1 = 107.1929m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_8.xpand2_dec_nand.net1 = 107.6969m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_12.xpand2_dec_nand.net1 =   1.3908        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_1.xpand2_dec_nand.net1 = 107.6802m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_5.xpand2_dec_nand.net1 = 107.4339m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_9.xpand2_dec_nand.net1 = 107.9379m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_13.xpand2_dec_nand.net1 =   1.3908        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_2.xpand2_dec_nand.net1 = 107.1869m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_6.xpand2_dec_nand.net1 = 106.9407m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_10.xpand2_dec_nand.net1 = 107.4446m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_14.xpand2_dec_nand.net1 =   1.3909        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_3.xpand2_dec_nand.net1 =  28.3210u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_7.xpand2_dec_nand.net1 =  28.1054u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_11.xpand2_dec_nand.net1 =  28.5487u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xdec_and_15.xpand2_dec_nand.net1 =  11.2091m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and0.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and1.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and2.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and3.xwld_nand.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and4.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and5.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and6.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and7.xwld_nand.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and8.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and9.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and10.xwld_nand.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and11.xwld_nand.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and12.xwld_nand.net1 =   1.3904        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and13.xwld_nand.net1 =   1.3904        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and14.xwld_nand.net1 =   1.3904        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_active_indicator_array.xwl_activedriver_and15.xwld_nand.net1 =  11.5874m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver0.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver1.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver2.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver3.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver4.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver5.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver6.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver7.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver8.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver9.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver10.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xnand2_a.net1 = 108.1990m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver11.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xnand2_a.net1 = 108.1991m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver12.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xnand2_a.net1 = 108.1991m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver13.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xnand2_a.net1 = 108.1991m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xnand2_b.net1 =   1.3902        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xnand2_c.net1 =   1.3924        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xnand2_d.net1 = 108.6222m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xnand2_e.net1 = 108.4139m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver14.xnand2_f.net1 =  10.8791m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xnand2_a.net1 =   1.3910        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xnand2_b.net1 = 107.6038m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xnand2_c.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xnand2_d.net1 =   1.3903        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xnand2_e.net1 =   1.3904        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xwordline_driver_array.xwordline_driver15.xnand2_f.net1 =  11.1854m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_0.xpand2_dec_nand.net1 = 107.4108m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_1.xpand2_dec_nand.net1 =  27.2525u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_2.xpand2_dec_nand.net1 =   1.3894        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_0.xxpre2x4_and_3.xpand2_dec_nand.net1 =  11.0826m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_0.xpand2_dec_nand.net1 = 107.4108m       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_1.xpand2_dec_nand.net1 =  27.2525u       
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_2.xpand2_dec_nand.net1 =   1.3894        
+ xdefault_2r_16_16_1bit.xbank0.xport_address0.xrow_decoder.xpre_1.xxpre2x4_and_3.xpand2_dec_nand.net1 =  11.0825m       
***   END: Saved Operating Point ***                     
