INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado Projects/Projet 4A/VGA/VGA.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
