# Udai Jain  
**B.Tech VLSI Design & Technology | First Year**  
**VIT Vellore**  
**Minor: AI/ML**  
**GitHub: github.com/udaijain-vlsi** 

> "Passionate about RTL design and verification. Building projects from basics to advanced FSMs. Seeking trainee internship for Summer 2026."

---

## ðŸ“‚ Projects  

### 1. 4-bit Synchronous Counter  
**Folder: `./counter-verification/`**  

- Clock-driven RTL with reset and increment  
- Full testbench + ModelSim simulation  
- Waveform: Verified increment & reset logic  
- Learned: Non-blocking assignments, clock generation, basic verification  

---

### 2. Synchronous FIFO Verification  
**Folder: `./fifo-verification/`**  

- 8-deep FIFO with full/empty flags  
- Custom LED glow on full condition  
- Simulated in ModelSim â€“ waveform shows write/read flow  
- Learned: Pointer arithmetic, flag generation, verification techniques  

---

### 3. Overlapping 101 Sequence Detector  
**Folder: `./sequence-detector/`**  

- Moore FSM detecting 101 pattern with error signaling  
- 7-segment output ('D' / 'E')  
- Simulated in ModelSim â€“ waveform verified  
- Learned: FSM design, state transitions, combinational logic  

---
### 4. 4-bit ALU  
**Folder: `./alu-verification/`**  

- Arithmetic & logic operations with zero flag  
- Simulated in ModelSim â€“ waveform verified  
- Learned: Combinational logic, flag generation

---
## ðŸ”§ Tools  
- Verilog HDL  
- ModelSim (simulation & waveform analysis)  
- VS Code (IDE)  

---

## ðŸŽ¯ Goal  
Trainee Internship â€“ Summer 2026  
Targeting
