xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.ngc decoder_3_to_8_en_decoder_3_to_8_en_sch_tb_synthesis.v 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.ngc decoder_3_to_8_en_decoder_3_to_8_en_sch_tb_synthesis.v 
xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.ngc decoder_3_to_8_en_decoder_3_to_8_en_sch_tb_synthesis.v 
xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
xst -intstyle ise -ifn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.xst" -ofn "C:/Users/ib701/Desktop/Single-Cycle-RISC-Verilog/Single-Cycle-RISC-Verilog/decoder_3_to_8_en_decoder_3_to_8_en_sch_tb.syr" 
