###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Wed Apr 14 14:32:35 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.094
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T0[15] v |                            | 0.040 |        |   0.032 |   -0.062 | 
     | sb_wide                           | in_0_0[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.057 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.041 |  0.005 |   0.037 |   -0.057 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd8_4i_8b      | 0.023 |  0.018 |   0.055 |   -0.039 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.023 |  0.000 |   0.055 |   -0.039 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.061 |   -0.033 | 
     | sb_wide                           | out_3_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.043 | 
     | FE_OFC1368_out_BUS16_S3_T0_15     |                      | BUFFD6BWP40                | 0.009 | -0.010 |   0.051 |   -0.043 | 
     | FE_OFC1368_out_BUS16_S3_T0_15     | I v -> Z v           | BUFFD6BWP40                | 0.038 |  0.040 |   0.091 |   -0.003 | 
     |                                   |                      | pe_tile_new_unq1           | 0.038 |  0.003 |   0.094 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.097
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] v |                            | 0.036 |        |   0.032 |   -0.065 | 
     | sb_wide                           | in_3_1[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.060 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.037 |  0.005 |   0.037 |   -0.060 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.018 |   0.054 |   -0.042 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.000 |   0.055 |   -0.042 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.063 |   -0.034 | 
     | sb_wide                           | out_2_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.044 | 
     | FE_OFC1245_out_BUS16_S2_T1_15     |                      | BUFFD6BWP40                | 0.011 | -0.010 |   0.053 |   -0.044 | 
     | FE_OFC1245_out_BUS16_S2_T1_15     | I v -> Z v           | BUFFD6BWP40                | 0.038 |  0.040 |   0.093 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.039 |  0.004 |   0.097 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.097
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.032
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] v |                            | 0.038 |        |   0.032 |   -0.064 | 
     | sb_wide                          | in_3_0[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.062 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.038 |  0.003 |   0.035 |   -0.062 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd8_4i_8b      | 0.020 |  0.017 |   0.052 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.020 |  0.000 |   0.052 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.061 |   -0.036 | 
     | sb_wide                          | out_2_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.046 | 
     | FE_OFC1192_out_BUS16_S2_T0_1     |                     | BUFFD6BWP40                | 0.011 | -0.010 |   0.051 |   -0.046 | 
     | FE_OFC1192_out_BUS16_S2_T0_1     | I v -> Z v          | BUFFD6BWP40                | 0.041 |  0.040 |   0.090 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.043 |  0.006 |   0.097 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.098
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.034 |        |   0.032 |   -0.066 | 
     | sb_wide                          | in_3_0[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.063 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.035 |  0.003 |   0.035 |   -0.063 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd8_4i_8b      | 0.020 |  0.018 |   0.053 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.054 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd8_2i_8b      | 0.010 |  0.009 |   0.062 |   -0.035 | 
     | sb_wide                          | out_2_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.045 | 
     | FE_OFC1259_out_BUS16_S2_T0_6     |                     | BUFFD6BWP40                | 0.012 | -0.010 |   0.052 |   -0.045 | 
     | FE_OFC1259_out_BUS16_S2_T0_6     | I v -> Z v          | BUFFD6BWP40                | 0.040 |  0.040 |   0.093 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.041 |  0.005 |   0.098 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.099
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                      |                     |                            |       |        |  Time   |   Time   | 
     |--------------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                      | in_BUS16_S3_T0[6] v |                            | 0.034 |        |   0.031 |   -0.068 | 
     | sb_wide                              | in_3_0[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.064 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7     |                     | nem_ohmux_invd8_4i_8b      | 0.035 |  0.004 |   0.035 |   -0.064 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7     | I2_6 v -> ZN_6 ^    | nem_ohmux_invd8_4i_8b      | 0.019 |  0.017 |   0.052 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7     |                     | nem_ohmux_invd8_2i_8b      | 0.019 |  0.000 |   0.052 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_1_0_0_7     | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd8_2i_8b      | 0.011 |  0.009 |   0.061 |   -0.038 | 
     | sb_wide                              | out_1_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.047 | 
     | FE_OFC0_FE_OFN1248_out_BUS16_S1_T0_6 |                     | BUFFD10BWP40               | 0.012 | -0.009 |   0.052 |   -0.047 | 
     | FE_OFC0_FE_OFN1248_out_BUS16_S1_T0_6 | I v -> Z v          | BUFFD10BWP40               | 0.032 |  0.028 |   0.080 |   -0.019 | 
     |                                      |                     | pe_tile_new_unq1           | 0.053 |  0.019 |   0.099 |    0.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.099
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.030
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] v |                            | 0.033 |        |   0.030 |   -0.069 | 
     | sb_wide                          | in_3_1[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.034 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.034 |  0.003 |   0.034 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd8_4i_8b      | 0.019 |  0.017 |   0.050 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.019 |  0.001 |   0.051 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_1_1_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.059 |   -0.040 | 
     | sb_wide                          | out_1_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.049 | 
     | FE_OFC1502_out_BUS16_S1_T1_6     |                     | BUFFD6BWP40                | 0.012 | -0.010 |   0.050 |   -0.049 | 
     | FE_OFC1502_out_BUS16_S1_T1_6     | I v -> Z v          | BUFFD6BWP40                | 0.046 |  0.043 |   0.093 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.047 |  0.006 |   0.099 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.099
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] v |                            | 0.035 |        |   0.032 |   -0.068 | 
     | sb_wide                           | in_3_1[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.064 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.003 |   0.035 |   -0.064 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.019 |  0.015 |   0.050 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.019 |  0.000 |   0.050 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.009 |   0.059 |   -0.041 | 
     | sb_wide                           | out_0_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.049 |   -0.050 | 
     | FE_OFC204_out_BUS16_S0_T1_12      |                      | BUFFD5BWP40                | 0.012 | -0.010 |   0.049 |   -0.050 | 
     | FE_OFC204_out_BUS16_S0_T1_12      | I v -> Z v           | BUFFD5BWP40                | 0.051 |  0.042 |   0.091 |   -0.008 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.008 |   0.099 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.099
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.032
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] v |                            | 0.038 |        |   0.032 |   -0.067 | 
     | sb_wide                          | in_3_0[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.034 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.038 |  0.002 |   0.034 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd8_4i_8b      | 0.020 |  0.017 |   0.051 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.020 |  0.000 |   0.051 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd8_2i_8b      | 0.011 |  0.008 |   0.060 |   -0.039 | 
     | sb_wide                          | out_0_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.049 | 
     | FE_OFC233_out_BUS16_S0_T0_1      |                     | BUFFD5BWP40                | 0.012 | -0.010 |   0.050 |   -0.049 | 
     | FE_OFC233_out_BUS16_S0_T0_1      | I v -> Z v          | BUFFD5BWP40                | 0.049 |  0.043 |   0.093 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.051 |  0.006 |   0.099 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.100
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] v |                            | 0.034 |        |   0.031 |   -0.069 | 
     | sb_wide                          | in_3_1[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.035 |  0.004 |   0.035 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd8_4i_8b      | 0.019 |  0.016 |   0.051 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.019 |  0.001 |   0.052 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd8_2i_8b      | 0.009 |  0.008 |   0.060 |   -0.040 | 
     | sb_wide                          | out_0_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.050 | 
     | FE_OFC212_out_BUS16_S0_T1_1      |                     | CKBD5BWP40                 | 0.010 | -0.010 |   0.050 |   -0.050 | 
     | FE_OFC212_out_BUS16_S0_T1_1      | I v -> Z v          | CKBD5BWP40                 | 0.055 |  0.038 |   0.088 |   -0.012 | 
     |                                  |                     | pe_tile_new_unq1           | 0.060 |  0.012 |   0.100 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.100
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[14] v |                            | 0.041 |        |   0.034 |   -0.067 | 
     | sb_wide                           | in_3_4[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.038 |   -0.063 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.042 |  0.004 |   0.038 |   -0.063 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd8_4i_8b      | 0.022 |  0.018 |   0.055 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.022 |  0.001 |   0.056 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.062 |   -0.038 | 
     | sb_wide                           | out_0_4[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.048 | 
     | FE_OFC289_out_BUS16_S0_T4_14      |                      | CKBD4BWP40                 | 0.009 | -0.010 |   0.053 |   -0.048 | 
     | FE_OFC289_out_BUS16_S0_T4_14      | I v -> Z v           | CKBD4BWP40                 | 0.053 |  0.044 |   0.096 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.004 |   0.100 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.101
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[8] v |                            | 0.038 |        |   0.032 |   -0.068 | 
     | sb_wide                           | in_3_4[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.038 |   -0.062 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                     | nem_ohmux_invd8_4i_8b      | 0.039 |  0.006 |   0.038 |   -0.062 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd8_4i_8b      | 0.021 |  0.018 |   0.056 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                     | nem_ohmux_invd8_2i_8b      | 0.021 |  0.001 |   0.057 |   -0.043 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.064 |   -0.037 | 
     | sb_wide                           | out_0_4[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.047 | 
     | FE_OFC284_out_BUS16_S0_T4_8       |                     | CKBD4BWP40                 | 0.009 | -0.010 |   0.054 |   -0.047 | 
     | FE_OFC284_out_BUS16_S0_T4_8       | I v -> Z v          | CKBD4BWP40                 | 0.051 |  0.044 |   0.098 |   -0.002 | 
     |                                   |                     | pe_tile_new_unq1           | 0.052 |  0.002 |   0.101 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.101
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T3[0] v |                            | 0.035 |        |   0.031 |   -0.070 | 
     | sb_wide                          | in_0_3[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.036 |  0.004 |   0.035 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd8_4i_8b      | 0.019 |  0.016 |   0.052 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.019 |  0.000 |   0.052 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.060 |   -0.041 | 
     | sb_wide                          | out_1_3[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.050 | 
     | FE_OFC1484_out_BUS16_S1_T3_0     |                     | BUFFD6BWP40                | 0.012 | -0.010 |   0.051 |   -0.050 | 
     | FE_OFC1484_out_BUS16_S1_T3_0     | I v -> Z v          | BUFFD6BWP40                | 0.048 |  0.044 |   0.095 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.049 |  0.006 |   0.101 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T4[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T4[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.102
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T4[13] v |                            | 0.040 |        |   0.033 |   -0.068 | 
     | sb_wide                           | in_3_4[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.039 |   -0.062 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.042 |  0.006 |   0.039 |   -0.062 | 
     | sb_wide/sb_unq1_side_sel_0_4_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd8_4i_8b      | 0.022 |  0.017 |   0.056 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.022 |  0.001 |   0.057 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_0_4_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.064 |   -0.038 | 
     | sb_wide                           | out_0_4[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.048 | 
     | FE_OFC288_out_BUS16_S0_T4_13      |                      | CKBD4BWP40                 | 0.009 | -0.010 |   0.054 |   -0.048 | 
     | FE_OFC288_out_BUS16_S0_T4_13      | I v -> Z v           | CKBD4BWP40                 | 0.053 |  0.044 |   0.098 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.004 |   0.102 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.102
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] v |                            | 0.037 |        |   0.032 |   -0.070 | 
     | sb_wide                           | in_3_1[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.038 |  0.005 |   0.036 |   -0.065 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.018 |   0.054 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.056 |   -0.046 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd8_2i_8b      | 0.008 |  0.007 |   0.062 |   -0.039 | 
     | sb_wide                           | out_2_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.049 | 
     | FE_OFC1287_out_BUS16_S2_T1_10     |                      | CKBD4BWP40                 | 0.009 | -0.010 |   0.052 |   -0.049 | 
     | FE_OFC1287_out_BUS16_S2_T1_10     | I v -> Z v           | CKBD4BWP40                 | 0.056 |  0.044 |   0.097 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.057 |  0.005 |   0.102 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.102
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] v |                            | 0.035 |        |   0.032 |   -0.070 | 
     | sb_wide                           | in_3_1[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.004 |   0.036 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd8_4i_8b      | 0.021 |  0.017 |   0.053 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.021 |  0.001 |   0.055 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.063 |   -0.039 | 
     | sb_wide                           | out_2_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.049 | 
     | FE_OFC1194_out_BUS16_S2_T1_13     |                      | CKBD4BWP40                 | 0.012 | -0.010 |   0.053 |   -0.049 | 
     | FE_OFC1194_out_BUS16_S2_T1_13     | I v -> Z v           | CKBD4BWP40                 | 0.054 |  0.045 |   0.098 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.055 |  0.004 |   0.102 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.102
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[14] v |                            | 0.036 |        |   0.032 |   -0.071 | 
     | sb_wide                           | in_3_1[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.003 |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd8_4i_8b      | 0.019 |  0.017 |   0.052 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.019 |  0.000 |   0.052 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd8_2i_8b      | 0.011 |  0.009 |   0.061 |   -0.041 | 
     | sb_wide                           | out_0_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.050 | 
     | FE_OFC211_out_BUS16_S0_T1_14      |                      | BUFFD5BWP40                | 0.012 | -0.009 |   0.052 |   -0.050 | 
     | FE_OFC211_out_BUS16_S0_T1_14      | I v -> Z v           | BUFFD5BWP40                | 0.050 |  0.042 |   0.094 |   -0.008 | 
     |                                   |                      | pe_tile_new_unq1           | 0.053 |  0.008 |   0.102 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.102
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] v |                            | 0.035 |        |   0.032 |   -0.071 | 
     | sb_wide                           | in_3_1[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.004 |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd8_4i_8b      | 0.019 |  0.017 |   0.052 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.019 |  0.000 |   0.052 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd8_2i_8b      | 0.009 |  0.008 |   0.061 |   -0.042 | 
     | sb_wide                           | out_0_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.051 | 
     | FE_OFC206_out_BUS16_S0_T1_13      |                      | BUFFD5BWP40                | 0.011 | -0.010 |   0.051 |   -0.051 | 
     | FE_OFC206_out_BUS16_S0_T1_13      | I v -> Z v           | BUFFD5BWP40                | 0.052 |  0.041 |   0.092 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.056 |  0.010 |   0.102 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.102
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] v |                            | 0.038 |        |   0.033 |   -0.069 | 
     | sb_wide                          | in_3_0[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.039 |  0.002 |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd8_4i_8b      | 0.020 |  0.018 |   0.053 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.054 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.062 |   -0.040 | 
     | sb_wide                          | out_2_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.050 | 
     | FE_OFC1300_out_BUS16_S2_T0_0     |                     | BUFFD6BWP40                | 0.012 | -0.010 |   0.052 |   -0.050 | 
     | FE_OFC1300_out_BUS16_S2_T0_0     | I v -> Z v          | BUFFD6BWP40                | 0.049 |  0.046 |   0.098 |   -0.004 | 
     |                                  |                     | pe_tile_new_unq1           | 0.050 |  0.004 |   0.102 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.103
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] v |                            | 0.036 |        |   0.032 |   -0.071 | 
     | sb_wide                           | in_3_1[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.037 |  0.005 |   0.037 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd8_4i_8b      | 0.019 |  0.018 |   0.055 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.019 |  0.001 |   0.056 |   -0.046 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd8_2i_8b      | 0.012 |  0.009 |   0.065 |   -0.038 | 
     | sb_wide                           | out_1_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.047 | 
     | FE_OFC1603_out_BUS16_S1_T1_15     |                      | BUFFD8BWP40                | 0.013 | -0.009 |   0.056 |   -0.047 | 
     | FE_OFC1603_out_BUS16_S1_T1_15     | I v -> Z v           | BUFFD8BWP40                | 0.041 |  0.037 |   0.093 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.045 |  0.009 |   0.103 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.103
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] v |                            | 0.036 |        |   0.032 |   -0.071 | 
     | sb_wide                           | in_3_1[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.004 |   0.035 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd8_4i_8b      | 0.019 |  0.017 |   0.053 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.019 |  0.000 |   0.053 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd8_2i_8b      | 0.011 |  0.008 |   0.061 |   -0.041 | 
     | sb_wide                           | out_0_1[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.050 | 
     | FE_OFC205_out_BUS16_S0_T1_11      |                      | CKBD5BWP40                 | 0.012 | -0.009 |   0.052 |   -0.050 | 
     | FE_OFC205_out_BUS16_S0_T1_11      | I v -> Z v           | CKBD5BWP40                 | 0.051 |  0.042 |   0.094 |   -0.008 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.008 |   0.103 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.103
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                     |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] v |                            | 0.037 |        |   0.032 |   -0.072 | 
     | sb_wide                           | in_3_1[8] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                     | nem_ohmux_invd8_4i_8b      | 0.038 |  0.005 |   0.037 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd8_4i_8b      | 0.020 |  0.017 |   0.054 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                     | nem_ohmux_invd8_2i_8b      | 0.020 |  0.000 |   0.054 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd8_2i_8b      | 0.011 |  0.008 |   0.062 |   -0.042 | 
     | sb_wide                           | out_0_1[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.051 | 
     | FE_OFC202_out_BUS16_S0_T1_8       |                     | BUFFD5BWP40                | 0.013 | -0.009 |   0.053 |   -0.051 | 
     | FE_OFC202_out_BUS16_S0_T1_8       | I v -> Z v          | BUFFD5BWP40                | 0.051 |  0.043 |   0.095 |   -0.008 | 
     |                                   |                     | pe_tile_new_unq1           | 0.054 |  0.008 |   0.103 |    0.000 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.103
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T3[6] v |                            | 0.038 |        |   0.032 |   -0.071 | 
     | sb_wide                          | in_0_3[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.039 |  0.005 |   0.037 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd8_4i_8b      | 0.021 |  0.018 |   0.055 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.021 |  0.000 |   0.055 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd8_2i_8b      | 0.012 |  0.008 |   0.062 |   -0.041 | 
     | sb_wide                          | out_1_3[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.050 | 
     | FE_OFC1482_out_BUS16_S1_T3_6     |                     | BUFFD6BWP40                | 0.013 | -0.009 |   0.053 |   -0.050 | 
     | FE_OFC1482_out_BUS16_S1_T3_6     | I v -> Z v          | BUFFD6BWP40                | 0.048 |  0.046 |   0.099 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.049 |  0.005 |   0.103 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.104
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T4[11] v |                            | 0.038 |        |   0.032 |   -0.071 | 
     | sb_wide                           | in_0_4[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.039 |  0.005 |   0.037 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd8_4i_8b      | 0.024 |  0.020 |   0.056 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.024 |  0.002 |   0.058 |   -0.046 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd8_2i_8b      | 0.009 |  0.006 |   0.064 |   -0.040 | 
     | sb_wide                           | out_3_4[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.049 | 
     | FE_OFC266_out_BUS16_S3_T4_11      |                      | CKBD4BWP40                 | 0.010 | -0.010 |   0.054 |   -0.049 | 
     | FE_OFC266_out_BUS16_S3_T4_11      | I v -> Z v           | CKBD4BWP40                 | 0.055 |  0.045 |   0.099 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.056 |  0.005 |   0.104 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.106
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T4[12] v |                            | 0.039 |        |   0.033 |   -0.073 | 
     | sb_wide                           | in_0_4[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.038 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.041 |  0.006 |   0.038 |   -0.067 | 
     | sb_wide/sb_unq1_side_sel_3_4_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.023 |  0.020 |   0.058 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.023 |  0.001 |   0.060 |   -0.046 | 
     | sb_wide/sb_unq1_mux_gate_3_4_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.066 |   -0.040 | 
     | sb_wide                           | out_3_4[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.050 | 
     | FE_OFC265_out_BUS16_S3_T4_12      |                      | CKBD4BWP40                 | 0.009 | -0.010 |   0.056 |   -0.050 | 
     | FE_OFC265_out_BUS16_S3_T4_12      | I v -> Z v           | CKBD4BWP40                 | 0.056 |  0.044 |   0.100 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.057 |  0.005 |   0.106 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.106
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[6] v |                            | 0.041 |        |   0.032 |   -0.074 | 
     | sb_wide                          | in_3_2[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.038 |   -0.068 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.043 |  0.006 |   0.038 |   -0.068 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd8_4i_8b      | 0.022 |  0.019 |   0.057 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.022 |  0.001 |   0.058 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.064 |   -0.042 | 
     | sb_wide                          | out_0_2[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.054 |   -0.052 | 
     | FE_OFC252_out_BUS16_S0_T2_6      |                     | CKBD4BWP40                 | 0.009 | -0.010 |   0.054 |   -0.052 | 
     | FE_OFC252_out_BUS16_S0_T2_6      | I v -> Z v          | CKBD4BWP40                 | 0.060 |  0.044 |   0.098 |   -0.008 | 
     |                                  |                     | pe_tile_new_unq1           | 0.062 |  0.008 |   0.106 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.106
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T1[0] v |                            | 0.038 |        |   0.031 |   -0.075 | 
     | sb_wide                          | in_3_1[0] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.038 |   -0.068 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.039 |  0.006 |   0.038 |   -0.068 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd8_4i_8b      | 0.021 |  0.018 |   0.056 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.021 |  0.001 |   0.057 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd8_2i_8b      | 0.011 |  0.008 |   0.065 |   -0.042 | 
     | sb_wide                          | out_0_1[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.055 |   -0.051 | 
     | FE_OFC209_out_BUS16_S0_T1_0      |                     | CKBD5BWP40                 | 0.012 | -0.010 |   0.055 |   -0.051 | 
     | FE_OFC209_out_BUS16_S0_T1_0      | I v -> Z v          | CKBD5BWP40                 | 0.052 |  0.040 |   0.095 |   -0.011 | 
     |                                  |                     | pe_tile_new_unq1           | 0.057 |  0.011 |   0.106 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.106
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[14] v |                            | 0.036 |        |   0.031 |   -0.075 | 
     | sb_wide                           | in_3_1[14] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.004 |   0.035 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_2_1_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.016 |   0.052 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.053 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_2_1_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd8_2i_8b      | 0.009 |  0.007 |   0.060 |   -0.047 | 
     | sb_wide                           | out_2_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.056 | 
     | FE_OFC1296_out_BUS16_S2_T1_14     |                      | CKBD4BWP40                 | 0.010 | -0.010 |   0.050 |   -0.056 | 
     | FE_OFC1296_out_BUS16_S2_T1_14     | I v -> Z v           | CKBD4BWP40                 | 0.067 |  0.053 |   0.103 |   -0.003 | 
     |                                   |                      | pe_tile_new_unq1           | 0.068 |  0.003 |   0.106 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.106
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.031
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T3[1] v |                            | 0.036 |        |   0.031 |   -0.076 | 
     | sb_wide                          | in_0_3[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.038 |  0.006 |   0.037 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd8_4i_8b      | 0.020 |  0.017 |   0.054 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.020 |  0.000 |   0.054 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd8_2i_8b      | 0.011 |  0.008 |   0.062 |   -0.044 | 
     | sb_wide                          | out_1_3[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.054 | 
     | FE_OFC1486_out_BUS16_S1_T3_1     |                     | BUFFD5BWP40                | 0.013 | -0.009 |   0.053 |   -0.054 | 
     | FE_OFC1486_out_BUS16_S1_T3_1     | I v -> Z v          | BUFFD5BWP40                | 0.056 |  0.049 |   0.102 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.057 |  0.005 |   0.106 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.106
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T3[2] v |                            | 0.037 |        |   0.032 |   -0.075 | 
     | sb_wide                          | in_0_3[2] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.038 |  0.004 |   0.036 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 | I0_2 v -> ZN_2 ^    | nem_ohmux_invd8_4i_8b      | 0.020 |  0.017 |   0.053 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.020 |  0.000 |   0.053 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.060 |   -0.046 | 
     | sb_wide                          | out_1_3[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.056 | 
     | FE_OFC1496_out_BUS16_S1_T3_2     |                     | BUFFD5BWP40                | 0.012 | -0.010 |   0.050 |   -0.056 | 
     | FE_OFC1496_out_BUS16_S1_T3_2     | I v -> Z v          | BUFFD5BWP40                | 0.060 |  0.044 |   0.095 |   -0.012 | 
     |                                  |                     | pe_tile_new_unq1           | 0.064 |  0.012 |   0.106 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] v |                            | 0.036 |        |   0.032 |   -0.076 | 
     | sb_wide                           | in_3_1[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.037 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.037 |  0.005 |   0.037 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.018 |   0.055 |   -0.053 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.056 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd8_2i_8b      | 0.015 |  0.011 |   0.067 |   -0.041 | 
     | sb_wide                           | out_0_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.059 |   -0.049 | 
     | FE_OFC335_out_BUS16_S0_T1_15      |                      | CKBD4BWP40                 | 0.017 | -0.008 |   0.059 |   -0.049 | 
     | FE_OFC335_out_BUS16_S0_T1_15      | I v -> Z v           | CKBD4BWP40                 | 0.051 |  0.047 |   0.105 |   -0.002 | 
     |                                   |                      | pe_tile_new_unq1           | 0.051 |  0.002 |   0.108 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[1] v |                            | 0.042 |        |   0.033 |   -0.075 | 
     | sb_wide                          | in_3_2[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.039 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.044 |  0.006 |   0.039 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd8_4i_8b      | 0.023 |  0.020 |   0.059 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.023 |  0.001 |   0.060 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_0_2_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.066 |   -0.042 | 
     | sb_wide                          | out_0_2[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.052 | 
     | FE_OFC256_out_BUS16_S0_T2_1      |                     | CKBD4BWP40                 | 0.009 | -0.010 |   0.056 |   -0.052 | 
     | FE_OFC256_out_BUS16_S0_T2_1      | I v -> Z v          | CKBD4BWP40                 | 0.060 |  0.045 |   0.101 |   -0.008 | 
     |                                  |                     | pe_tile_new_unq1           | 0.062 |  0.008 |   0.108 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.108
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] v |                            | 0.035 |        |   0.032 |   -0.077 | 
     | sb_wide                           | in_3_1[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.073 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.004 |   0.035 |   -0.073 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.017 |   0.053 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.054 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.061 |   -0.047 | 
     | sb_wide                           | out_1_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.057 | 
     | FE_OFC188_out_BUS16_S1_T1_12      |                      | BUFFD5BWP40                | 0.011 | -0.010 |   0.052 |   -0.057 | 
     | FE_OFC188_out_BUS16_S1_T1_12      | I v -> Z v           | BUFFD5BWP40                | 0.063 |  0.047 |   0.099 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.066 |  0.010 |   0.108 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] v |                            | 0.037 |        |   0.032 |   -0.077 | 
     | sb_wide                           | in_3_1[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.072 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.038 |  0.005 |   0.036 |   -0.072 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.018 |   0.054 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.000 |   0.054 |   -0.054 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd8_2i_8b      | 0.012 |  0.009 |   0.063 |   -0.045 | 
     | sb_wide                           | out_0_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.055 |   -0.054 | 
     | FE_OFC203_out_BUS16_S0_T1_10      |                      | CKBD4BWP40                 | 0.013 | -0.009 |   0.055 |   -0.054 | 
     | FE_OFC203_out_BUS16_S0_T1_10      | I v -> Z v           | CKBD4BWP40                 | 0.061 |  0.045 |   0.100 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.063 |  0.009 |   0.109 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[11] v |                            | 0.038 |        |   0.033 |   -0.076 | 
     | sb_wide                           | in_3_0[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.034 |   -0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.039 |  0.001 |   0.034 |   -0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd8_4i_8b      | 0.022 |  0.017 |   0.052 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.022 |  0.000 |   0.052 |   -0.057 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd8_2i_8b      | 0.012 |  0.009 |   0.061 |   -0.048 | 
     | sb_wide                           | out_1_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.051 |   -0.058 | 
     | FE_OFC138_out_BUS16_S1_T0_11      |                      | BUFFD6BWP40                | 0.014 | -0.010 |   0.051 |   -0.058 | 
     | FE_OFC138_out_BUS16_S1_T0_11      | I v -> Z v           | BUFFD6BWP40                | 0.058 |  0.041 |   0.092 |   -0.017 | 
     |                                   |                      | pe_tile_new_unq1           | 0.069 |  0.017 |   0.109 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[12] v |                            | 0.046 |        |   0.035 |   -0.074 | 
     | sb_wide                           | in_0_3[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.043 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.048 |  0.007 |   0.043 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.026 |  0.019 |   0.062 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.026 |  0.002 |   0.064 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.007 |   0.070 |   -0.039 | 
     | sb_wide                           | out_3_3[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.060 |   -0.049 | 
     | FE_OFC275_out_BUS16_S3_T3_12      |                      | CKBD4BWP40                 | 0.011 | -0.010 |   0.060 |   -0.049 | 
     | FE_OFC275_out_BUS16_S3_T3_12      | I v -> Z v           | CKBD4BWP40                 | 0.053 |  0.045 |   0.105 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.004 |   0.109 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.033
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[1] v |                            | 0.042 |        |   0.033 |   -0.077 | 
     | sb_wide                          | in_3_2[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.042 |   -0.068 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.044 |  0.009 |   0.042 |   -0.068 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd8_4i_8b      | 0.023 |  0.018 |   0.060 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.023 |  0.000 |   0.060 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd8_2i_8b      | 0.008 |  0.006 |   0.066 |   -0.043 | 
     | sb_wide                          | out_2_2[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.056 |   -0.053 | 
     | FE_OFC1358_out_BUS16_S2_T2_1     |                     | CKBD4BWP40                 | 0.009 | -0.010 |   0.056 |   -0.053 | 
     | FE_OFC1358_out_BUS16_S2_T2_1     | I v -> Z v          | CKBD4BWP40                 | 0.062 |  0.048 |   0.104 |   -0.006 | 
     |                                  |                     | pe_tile_new_unq1           | 0.063 |  0.006 |   0.109 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.109
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[15] v |                            | 0.047 |        |   0.035 |   -0.075 | 
     | sb_wide                           | in_3_2[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.044 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.049 |  0.009 |   0.044 |   -0.066 | 
     | sb_wide/sb_unq1_side_sel_2_2_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd8_4i_8b      | 0.023 |  0.021 |   0.064 |   -0.045 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.023 |  0.001 |   0.065 |   -0.044 | 
     | sb_wide/sb_unq1_mux_gate_2_2_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.007 |   0.072 |   -0.037 | 
     | sb_wide                           | out_2_2[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.047 | 
     | FE_OFC1247_out_BUS16_S2_T2_15     |                      | BUFFD5BWP40                | 0.011 | -0.010 |   0.062 |   -0.047 | 
     | FE_OFC1247_out_BUS16_S2_T2_15     | I v -> Z v           | BUFFD5BWP40                | 0.047 |  0.040 |   0.103 |   -0.007 | 
     |                                   |                      | pe_tile_new_unq1           | 0.048 |  0.007 |   0.109 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] v |                            | 0.036 |        |   0.032 |   -0.078 | 
     | sb_wide                           | in_3_1[11] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.074 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.004 |   0.036 |   -0.074 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.017 |   0.053 |   -0.056 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.054 |   -0.055 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd8_2i_8b      | 0.011 |  0.008 |   0.063 |   -0.047 | 
     | sb_wide                           | out_1_1[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.053 |   -0.056 | 
     | FE_OFC186_out_BUS16_S1_T1_11      |                      | BUFFD5BWP40                | 0.012 | -0.009 |   0.053 |   -0.056 | 
     | FE_OFC186_out_BUS16_S1_T1_11      | I v -> Z v           | BUFFD5BWP40                | 0.060 |  0.045 |   0.099 |   -0.011 | 
     |                                   |                      | pe_tile_new_unq1           | 0.063 |  0.011 |   0.110 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.110
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T0[12] v |                            | 0.037 |        |   0.032 |   -0.078 | 
     | sb_wide                           | in_3_0[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.035 |   -0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.038 |  0.003 |   0.035 |   -0.075 | 
     | sb_wide/sb_unq1_side_sel_1_0_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.021 |  0.016 |   0.051 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.021 |  0.000 |   0.051 |   -0.059 | 
     | sb_wide/sb_unq1_mux_gate_1_0_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.012 |  0.009 |   0.060 |   -0.050 | 
     | sb_wide                           | out_1_0[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.050 |   -0.059 | 
     | FE_OFC140_out_BUS16_S1_T0_12      |                      | BUFFD5BWP40                | 0.013 | -0.010 |   0.050 |   -0.059 | 
     | FE_OFC140_out_BUS16_S1_T0_12      | I v -> Z v           | BUFFD5BWP40                | 0.072 |  0.043 |   0.093 |   -0.016 | 
     |                                   |                      | pe_tile_new_unq1           | 0.079 |  0.016 |   0.110 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T2[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.111
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S3_T2[6] v |                            | 0.041 |        |   0.032 |   -0.079 | 
     | sb_wide                          | in_3_2[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.040 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.043 |  0.008 |   0.040 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd8_4i_8b      | 0.023 |  0.019 |   0.059 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.023 |  0.000 |   0.059 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_2_2_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd8_2i_8b      | 0.010 |  0.007 |   0.067 |   -0.044 | 
     | sb_wide                          | out_2_2[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.057 |   -0.054 | 
     | FE_OFC1352_out_BUS16_S2_T2_6     |                     | CKBD4BWP40                 | 0.011 | -0.010 |   0.057 |   -0.054 | 
     | FE_OFC1352_out_BUS16_S2_T2_6     | I v -> Z v          | CKBD4BWP40                 | 0.063 |  0.049 |   0.106 |   -0.005 | 
     |                                  |                     | pe_tile_new_unq1           | 0.064 |  0.005 |   0.111 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.111
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[15] v |                            | 0.047 |        |   0.035 |   -0.077 | 
     | sb_wide                           | in_3_2[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.042 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.049 |  0.007 |   0.042 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd8_4i_8b      | 0.019 |  0.021 |   0.062 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.019 |  0.000 |   0.063 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd8_2i_8b      | 0.012 |  0.009 |   0.071 |   -0.040 | 
     | sb_wide                           | out_0_2[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.049 | 
     | FE_OFC1239_out_BUS16_S0_T2_15     |                      | CKBD4BWP40                 | 0.014 | -0.009 |   0.062 |   -0.049 | 
     | FE_OFC1239_out_BUS16_S0_T2_15     | I v -> Z v           | CKBD4BWP40                 | 0.053 |  0.045 |   0.107 |   -0.004 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.004 |   0.111 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T3[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.112
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S0_T3[10] v |                            | 0.046 |        |   0.035 |   -0.077 | 
     | sb_wide                           | in_0_3[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.043 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.048 |  0.008 |   0.043 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_3_3_8_15 | I0_2 v -> ZN_2 ^     | nem_ohmux_invd8_4i_8b      | 0.025 |  0.021 |   0.065 |   -0.048 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.025 |  0.002 |   0.066 |   -0.046 | 
     | sb_wide/sb_unq1_mux_gate_3_3_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.006 |   0.072 |   -0.040 | 
     | sb_wide                           | out_3_3[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.050 | 
     | FE_OFC279_out_BUS16_S3_T3_10      |                      | CKBD4BWP40                 | 0.011 | -0.010 |   0.062 |   -0.050 | 
     | FE_OFC279_out_BUS16_S3_T3_10      | I v -> Z v           | CKBD4BWP40                 | 0.056 |  0.045 |   0.107 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.057 |  0.005 |   0.112 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.112
  Slack Time                    0.112
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.036
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[10] v |                            | 0.048 |        |   0.036 |   -0.076 | 
     | sb_wide                           | in_3_2[10] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.042 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.051 |  0.006 |   0.042 |   -0.071 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd8_4i_8b      | 0.026 |  0.019 |   0.061 |   -0.051 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.026 |  0.001 |   0.062 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.006 |   0.068 |   -0.044 | 
     | sb_wide                           | out_0_2[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.058 |   -0.054 | 
     | FE_OFC239_out_BUS16_S0_T2_10      |                      | CKBD4BWP40                 | 0.011 | -0.010 |   0.058 |   -0.054 | 
     | FE_OFC239_out_BUS16_S0_T2_10      | I v -> Z v           | CKBD4BWP40                 | 0.062 |  0.045 |   0.104 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.064 |  0.009 |   0.112 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T2[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.034
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                  |                     |                            |       |        |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+--------+---------+----------| 
     |                                  | in_BUS16_S0_T2[1] v |                            | 0.049 |        |   0.034 |   -0.078 | 
     | sb_wide                          | in_0_2[1] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 |                     | nem_ohmux_invd8_4i_8b      | 0.053 |  0.008 |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd8_4i_8b      | 0.028 |  0.020 |   0.062 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7 |                     | nem_ohmux_invd8_2i_8b      | 0.028 |  0.002 |   0.064 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_3_2_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd8_2i_8b      | 0.014 |  0.008 |   0.072 |   -0.040 | 
     | sb_wide                          | out_3_2[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.050 | 
     | FE_OFC136_out_BUS16_S3_T2_1      |                     | CKBD4BWP40                 | 0.016 | -0.009 |   0.063 |   -0.050 | 
     | FE_OFC136_out_BUS16_S3_T2_1      | I v -> Z v          | CKBD4BWP40                 | 0.053 |  0.046 |   0.109 |   -0.003 | 
     |                                  |                     | pe_tile_new_unq1           | 0.053 |  0.003 |   0.113 |    0.000 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.032
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] v |                            | 0.035 |        |   0.032 |   -0.081 | 
     | sb_wide                           | in_3_1[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.036 |   -0.076 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.036 |  0.005 |   0.036 |   -0.076 | 
     | sb_wide/sb_unq1_side_sel_1_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd8_4i_8b      | 0.020 |  0.016 |   0.053 |   -0.060 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.020 |  0.001 |   0.054 |   -0.058 | 
     | sb_wide/sb_unq1_mux_gate_1_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.008 |   0.062 |   -0.051 | 
     | sb_wide                           | out_1_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.052 |   -0.060 | 
     | FE_OFC187_out_BUS16_S1_T1_13      |                      | CKBD4BWP40                 | 0.012 | -0.010 |   0.052 |   -0.060 | 
     | FE_OFC187_out_BUS16_S1_T1_13      | I v -> Z v           | CKBD4BWP40                 | 0.073 |  0.051 |   0.104 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.075 |  0.009 |   0.113 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T2[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T2[12] v |                            | 0.046 |        |   0.035 |   -0.078 | 
     | sb_wide                           | in_2_2[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.048 |  0.009 |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_3_2_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.026 |  0.021 |   0.064 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.026 |  0.002 |   0.066 |   -0.047 | 
     | sb_wide/sb_unq1_mux_gate_3_2_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.010 |  0.007 |   0.073 |   -0.040 | 
     | sb_wide                           | out_3_2[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.063 |   -0.050 | 
     | FE_OFC286_out_BUS16_S3_T2_12      |                      | CKBD4BWP40                 | 0.012 | -0.010 |   0.063 |   -0.050 | 
     | FE_OFC286_out_BUS16_S3_T2_12      | I v -> Z v           | CKBD4BWP40                 | 0.055 |  0.045 |   0.108 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.056 |  0.005 |   0.113 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[15] v |                            | 0.047 |        |   0.035 |   -0.078 | 
     | sb_wide                           | in_3_2[15] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.049 |  0.009 |   0.043 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd8_4i_8b      | 0.024 |  0.019 |   0.062 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.024 |  0.001 |   0.063 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd8_2i_8b      | 0.011 |  0.008 |   0.072 |   -0.041 | 
     | sb_wide                           | out_1_2[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.062 |   -0.051 | 
     | FE_OFC1253_out_BUS16_S1_T2_15     |                      | BUFFD5BWP40                | 0.013 | -0.010 |   0.062 |   -0.051 | 
     | FE_OFC1253_out_BUS16_S1_T2_15     | I v -> Z v           | BUFFD5BWP40                | 0.052 |  0.046 |   0.108 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.053 |  0.005 |   0.113 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T2[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S3_T2[13] v |                            | 0.048 |        |   0.035 |   -0.078 | 
     | sb_wide                           | in_3_2[13] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.044 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.052 |  0.009 |   0.044 |   -0.069 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd8_4i_8b      | 0.027 |  0.019 |   0.063 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.027 |  0.000 |   0.063 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd8_2i_8b      | 0.014 |  0.008 |   0.071 |   -0.042 | 
     | sb_wide                           | out_1_2[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.052 | 
     | FE_OFC220_out_BUS16_S1_T2_13      |                      | BUFFD5BWP40                | 0.015 | -0.010 |   0.061 |   -0.052 | 
     | FE_OFC220_out_BUS16_S1_T2_13      | I v -> Z v           | BUFFD5BWP40                | 0.052 |  0.047 |   0.108 |   -0.005 | 
     |                                   |                      | pe_tile_new_unq1           | 0.053 |  0.005 |   0.113 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T2[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T2[12] v |                            | 0.046 |        |   0.035 |   -0.079 | 
     | sb_wide                           | in_2_2[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.044 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.048 |  0.009 |   0.044 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_1_2_8_15 | I1_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.026 |  0.018 |   0.062 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.026 |  0.000 |   0.062 |   -0.052 | 
     | sb_wide/sb_unq1_mux_gate_1_2_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.013 |  0.009 |   0.071 |   -0.043 | 
     | sb_wide                           | out_1_2[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.052 | 
     | FE_OFC216_out_BUS16_S1_T2_12      |                      | BUFFD5BWP40                | 0.015 | -0.010 |   0.061 |   -0.052 | 
     | FE_OFC216_out_BUS16_S1_T2_12      | I v -> Z v           | BUFFD5BWP40                | 0.053 |  0.047 |   0.108 |   -0.006 | 
     |                                   |                      | pe_tile_new_unq1           | 0.054 |  0.006 |   0.113 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T2[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T2[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {FEEDTHROUGH}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.000
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.000
  Arrival Time                  0.113
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.035
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew |  Delay | Arrival | Required | 
     |                                   |                      |                            |       |        |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+--------+---------+----------| 
     |                                   | in_BUS16_S2_T2[12] v |                            | 0.046 |        |   0.035 |   -0.079 | 
     | sb_wide                           | in_2_2[12] v         | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.044 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 |                      | nem_ohmux_invd8_4i_8b      | 0.048 |  0.009 |   0.044 |   -0.070 | 
     | sb_wide/sb_unq1_side_sel_0_2_8_15 | I1_4 v -> ZN_4 ^     | nem_ohmux_invd8_4i_8b      | 0.024 |  0.020 |   0.064 |   -0.050 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 |                      | nem_ohmux_invd8_2i_8b      | 0.024 |  0.001 |   0.065 |   -0.049 | 
     | sb_wide/sb_unq1_mux_gate_0_2_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd8_2i_8b      | 0.009 |  0.006 |   0.071 |   -0.042 | 
     | sb_wide                           | out_0_2[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |        |   0.061 |   -0.052 | 
     | FE_OFC237_out_BUS16_S0_T2_12      |                      | CKBD4BWP40                 | 0.010 | -0.010 |   0.061 |   -0.052 | 
     | FE_OFC237_out_BUS16_S0_T2_12      | I v -> Z v           | CKBD4BWP40                 | 0.062 |  0.044 |   0.105 |   -0.009 | 
     |                                   |                      | pe_tile_new_unq1           | 0.065 |  0.009 |   0.113 |    0.000 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 

