<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3')">rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"><a href="mod244.html#Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod244.html#FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43990"  onclick="showContent('inst_tag_43990')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43990_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43990_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43990_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43991"  onclick="showContent('inst_tag_43991')">config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43991_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43991_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43991_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43993"  onclick="showContent('inst_tag_43993')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43993_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43993_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43993_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43994"  onclick="showContent('inst_tag_43994')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43994_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43994_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43994_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43995"  onclick="showContent('inst_tag_43995')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43995_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43995_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43995_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43996"  onclick="showContent('inst_tag_43996')">config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43996_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43996_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43996_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43997"  onclick="showContent('inst_tag_43997')">config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43997_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43997_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43997_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43998"  onclick="showContent('inst_tag_43998')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43998_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43998_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43998_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43983"  onclick="showContent('inst_tag_43983')">config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43983_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43983_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43983_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43986"  onclick="showContent('inst_tag_43986')">config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43986_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43986_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43986_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43987"  onclick="showContent('inst_tag_43987')">config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43987_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43987_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43987_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43988"  onclick="showContent('inst_tag_43988')">config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43988_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43988_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43988_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43989"  onclick="showContent('inst_tag_43989')">config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43989_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43989_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43989_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43992"  onclick="showContent('inst_tag_43992')">config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43992_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43992_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43992_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_44000"  onclick="showContent('inst_tag_44000')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_44000_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_44000_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_44000_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_44001"  onclick="showContent('inst_tag_44001')">config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_44001_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_44001_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_44001_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43984"  onclick="showContent('inst_tag_43984')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43984_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_43984_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43984_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43985"  onclick="showContent('inst_tag_43985')">config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43985_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_43985_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43985_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod244.html#inst_tag_43999"  onclick="showContent('inst_tag_43999')">config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></td>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43999_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_43999_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43999_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_43990'>
<hr>
<a name="inst_tag_43990"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_43990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43990_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43990_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43990_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod47.html#inst_tag_790" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43991'>
<hr>
<a name="inst_tag_43991"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43991_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43991_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43991_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.14</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod463.html#inst_tag_145628" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43993'>
<hr>
<a name="inst_tag_43993"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43993" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43993_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43993_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43993_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.16</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.32</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod301.html#inst_tag_47755" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43994'>
<hr>
<a name="inst_tag_43994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_43994" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43994_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43994_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43994_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 30.35</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod527.html#inst_tag_159896" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43995'>
<hr>
<a name="inst_tag_43995"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_43995" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43995_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43995_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43995_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod630.html#inst_tag_190289" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43996'>
<hr>
<a name="inst_tag_43996"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43996" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43996_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43996_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43996_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.14</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod174.html#inst_tag_28775" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43997'>
<hr>
<a name="inst_tag_43997"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43997" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43997_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43997_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43997_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.14</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.28</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod379.html#inst_tag_132820" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43998'>
<hr>
<a name="inst_tag_43998"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy11.html#tag_urg_inst_43998" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43998_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod244.html#inst_tag_43998_Toggle" > 19.44</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43998_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 20.77</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.44</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.16</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod138.html#inst_tag_27638" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43983'>
<hr>
<a name="inst_tag_43983"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43983" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43983_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43983_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43983_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.41</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod139.html#inst_tag_27639" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43986'>
<hr>
<a name="inst_tag_43986"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43986" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43986_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43986_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43986_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod157.html#inst_tag_27907" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43987'>
<hr>
<a name="inst_tag_43987"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43987" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43987_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43987_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43987_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod644.html#inst_tag_191471" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43988'>
<hr>
<a name="inst_tag_43988"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43988" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43988_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43988_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43988_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod422.html#inst_tag_136912" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43989'>
<hr>
<a name="inst_tag_43989"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43989" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43989_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43989_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43989_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1042.html#inst_tag_301701" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43992'>
<hr>
<a name="inst_tag_43992"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43992_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_43992_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43992_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.79</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 43.58</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod614.html#inst_tag_187828" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44000'>
<hr>
<a name="inst_tag_44000"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_44000" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_44000_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_44000_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_44000_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod714.html#inst_tag_212650" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_44001'>
<hr>
<a name="inst_tag_44001"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_44001" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_44001_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod244.html#inst_tag_44001_Toggle" > 27.78</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_44001_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 23.54</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 25.20</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod496.html#inst_tag_159249" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43984'>
<hr>
<a name="inst_tag_43984"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43984" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43984_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_43984_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43984_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 39.88</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 29.77</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod548.html#inst_tag_165586" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43985'>
<hr>
<a name="inst_tag_43985"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43985" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43985_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_43985_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43985_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 36.09</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 22.19</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod449.html#inst_tag_143707" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_43999'>
<hr>
<a name="inst_tag_43999"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy13.html#tag_urg_inst_43999" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"><a href="mod244.html#inst_tag_43999_Line" > 42.86</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod244.html#inst_tag_43999_Toggle" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod244.html#inst_tag_43999_FSM" >  0.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 25.40</td>
<td class="s4 cl rt"> 42.86</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 41.01</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 32.02</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1116.html#inst_tag_336603" >If</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod244.html" >rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod244.html" >rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod244.html" >rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43990'>
<a name="inst_tag_43990_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43990_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43990_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43990" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43991'>
<a name="inst_tag_43991_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43991_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43991_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43991" >config_ss_tb.DUT.flexnoc.sram_axi_s3_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43993'>
<a name="inst_tag_43993_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43993" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43993_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43993" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43993_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43993" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43994'>
<a name="inst_tag_43994_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43994" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43994_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43994" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43994_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43994" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43995'>
<a name="inst_tag_43995_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43995" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43995_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43995" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43995_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43995" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43996'>
<a name="inst_tag_43996_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43996" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43996_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43996" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43996_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43996" >config_ss_tb.DUT.flexnoc.sram_axi_s2_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43997'>
<a name="inst_tag_43997_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43997" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43997_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43997" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43997_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43997" >config_ss_tb.DUT.flexnoc.sram_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43998'>
<a name="inst_tag_43998_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43998" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43998_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43998" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">7</td>
<td class="rt">19.44 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">3</td>
<td class="rt">16.67 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">2</td>
<td class="rt">16.67 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">7</td>
<td class="rt">25.00 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">3</td>
<td class="rt">21.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43998_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43998" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43983'>
<a name="inst_tag_43983_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43983" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43983_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43983" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43983_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43983" >config_ss_tb.DUT.flexnoc.PUFCC_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43986'>
<a name="inst_tag_43986_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43986" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43986_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43986" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43986_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43986" >config_ss_tb.DUT.flexnoc.SPI_mem_ahb_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43987'>
<a name="inst_tag_43987_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43987" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43987_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43987" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43987_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43987" >config_ss_tb.DUT.flexnoc.USB_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43988'>
<a name="inst_tag_43988_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43988" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43988_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43988" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43988_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43988" >config_ss_tb.DUT.flexnoc.ddr_axil_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43989'>
<a name="inst_tag_43989_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43989" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43989_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43989" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43989_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43989" >config_ss_tb.DUT.flexnoc.gbe_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43992'>
<a name="inst_tag_43992_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43992_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43992_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43992" >config_ss_tb.DUT.flexnoc.sram_axi_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_44000'>
<a name="inst_tag_44000_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_44000" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_44000_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_44000" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44000_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_44000" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_44001'>
<a name="inst_tag_44001_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_44001" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_44001_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_44001" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">10</td>
<td class="rt">27.78 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">6</td>
<td class="rt">33.33 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">4</td>
<td class="rt">22.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">4</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">10</td>
<td class="rt">35.71 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">4</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_44001_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_44001" >config_ss_tb.DUT.flexnoc.SCU_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43984'>
<a name="inst_tag_43984_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43984" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43984_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43984" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43984_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43984" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43985'>
<a name="inst_tag_43985_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43985" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43985_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43985" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43985_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43985" >config_ss_tb.DUT.flexnoc.SPI_ahb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
<div name='inst_tag_43999'>
<a name="inst_tag_43999_Line"></a>
<b>Line Coverage for Instance : <a href="mod244.html#inst_tag_43999" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>14</td><td>6</td><td>42.86</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2295</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>2300</td><td>11</td><td>3</td><td>27.27</td></tr>
</table>
<pre class="code"><br clear=all>
2294                    	always @( posedge Clk or negedge Clk_RstN )
2295       1/1          		if ( ! Clk_RstN )
2296       1/1          			IntCurState &lt;= #1.0 ( 2'b0 );
2297       1/1          		else	IntCurState &lt;= #1.0 ( IntNextState );
2298                    	always @( IntCurState or Conditions_IDLE_WAIT or Conditions_WAIT_RSP or Conditions_RSP_IDLE )
2299                    	begin
2300       1/1          		case  (IntCurState)
2301                    			IDLE :
2302       1/1          				case ( Conditions_IDLE_WAIT )
2303       <font color = "red">0/1     ==>  					1'b1 : IntNextState = WAIT ;</font>
2304       1/1          					default : IntNextState = IDLE ;
2305                    				endcase
2306                    			WAIT :
2307       <font color = "red">0/1     ==>  				case ( Conditions_WAIT_RSP )</font>
2308       <font color = "red">0/1     ==>  					1'b1 : IntNextState = RSP ;</font>
2309       <font color = "red">0/1     ==>  					default : IntNextState = WAIT ;</font>
2310                    				endcase
2311                    			RSP :
2312       <font color = "red">0/1     ==>  				case ( Conditions_RSP_IDLE )</font>
2313       <font color = "red">0/1     ==>  					1'b1 : IntNextState = IDLE ;</font>
2314       <font color = "red">0/1     ==>  					default : IntNextState = RSP ;</font>
2315                    				endcase
2316       <font color = "red">0/1     ==>  			default : IntNextState = 2'b0 ;</font>
</pre>
<hr>
<a name="inst_tag_43999_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod244.html#inst_tag_43999" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">36</td>
<td class="rt">12</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">18</td>
<td class="rt">7</td>
<td class="rt">38.89 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">18</td>
<td class="rt">5</td>
<td class="rt">27.78 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">12</td>
<td class="rt">5</td>
<td class="rt">41.67 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">12</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">7</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">5</td>
<td class="rt">35.71 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">2</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">8</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_IDLE_WAIT</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_RSP_IDLE</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Conditions_WAIT_RSP</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>NextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>IntCurState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>IntNextState[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_43999_FSM"></a>
<b>FSM Coverage for Instance : <a href="mod244.html#inst_tag_43999" >config_ss_tb.DUT.flexnoc.DMA_apb_s0_T_main.TransportToGeneric.If.FsmCurState</a></b><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: IntCurState</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
<td>(Not included in score)</td>
</tr><tr class="s0">
<td>Transitions</td>
<td class="rt">4</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: IntCurState</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uGreen">
<td nowrap>IDLE</td>
<td class="rt">2304</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>IDLE->WAIT</td>
<td class="rt">2303</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>RSP->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->IDLE</td>
<td class="rt">2296</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>WAIT->RSP</td>
<td class="rt">2308</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_43983">
    <li>
      <a href="#inst_tag_43983_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43983_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43983_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43984">
    <li>
      <a href="#inst_tag_43984_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43984_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43984_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43985">
    <li>
      <a href="#inst_tag_43985_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43985_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43985_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43986">
    <li>
      <a href="#inst_tag_43986_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43986_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43986_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43987">
    <li>
      <a href="#inst_tag_43987_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43987_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43987_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43988">
    <li>
      <a href="#inst_tag_43988_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43988_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43988_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43989">
    <li>
      <a href="#inst_tag_43989_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43989_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43989_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43990">
    <li>
      <a href="#inst_tag_43990_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43990_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43990_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43991">
    <li>
      <a href="#inst_tag_43991_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43991_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43991_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43992">
    <li>
      <a href="#inst_tag_43992_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43992_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43992_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43993">
    <li>
      <a href="#inst_tag_43993_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43993_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43993_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43994">
    <li>
      <a href="#inst_tag_43994_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43994_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43994_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43995">
    <li>
      <a href="#inst_tag_43995_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43995_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43995_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43996">
    <li>
      <a href="#inst_tag_43996_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43996_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43996_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43997">
    <li>
      <a href="#inst_tag_43997_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43997_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43997_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43998">
    <li>
      <a href="#inst_tag_43998_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43998_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43998_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_43999">
    <li>
      <a href="#inst_tag_43999_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_43999_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_43999_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_44000">
    <li>
      <a href="#inst_tag_44000_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44000_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44000_FSM">FSM</a>    </li>
  </ul>
  <ul name="inst_tag_44001">
    <li>
      <a href="#inst_tag_44001_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_44001_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_44001_FSM">FSM</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_T_C_S_C_L_R_Fsm_409a53b3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
