|musa
clk => clk~0.IN4
rst_n => rst_n~0.IN1
seletor => seletor~0.IN1
read_in => read_in~0.IN1
data_mem_rd_en_out <= lcd_mem_read:lcd_mem_read_u0.data_mem_rd_en_out
lcd_data_out[0] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_data_out[1] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_data_out[2] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_data_out[3] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_data_out[4] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_data_out[5] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_data_out[6] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_data_out[7] <= lcd_mem_read:lcd_mem_read_u0.lcd_data_out
lcd_on_out <= lcd_mem_read:lcd_mem_read_u0.lcd_on_out
lcd_blon_out <= lcd_mem_read:lcd_mem_read_u0.lcd_blon_out
lcd_rw_out <= lcd_mem_read:lcd_mem_read_u0.lcd_rw_out
lcd_en_out <= lcd_mem_read:lcd_mem_read_u0.lcd_en_out
lcd_rs_out <= lcd_mem_read:lcd_mem_read_u0.lcd_rs_out


|musa|control_unit_microprogramed:cum01
clk => write_pc~reg0.CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
opcode[0] => Decoder0.IN5
opcode[1] => Decoder0.IN4
opcode[2] => Decoder0.IN3
opcode[3] => Decoder0.IN2
opcode[4] => Decoder0.IN1
opcode[5] => Decoder0.IN0
read_reg <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
write_reg <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
read_data <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
write_data <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
immediat <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
fnction[0] <= fnction~1.DB_MAX_OUTPUT_PORT_TYPE
fnction[1] <= fnction~0.DB_MAX_OUTPUT_PORT_TYPE
fnction[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
fnction[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
fnction[4] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
fnction[5] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
control_function <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
control_alu_data <= control_alu_data~0.DB_MAX_OUTPUT_PORT_TYPE
branch[0] <= branch~1.DB_MAX_OUTPUT_PORT_TYPE
branch[1] <= branch~0.DB_MAX_OUTPUT_PORT_TYPE
branch[2] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
rtrn <= <GND>
pop <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
push <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
write_pc <= write_pc~reg0.DB_MAX_OUTPUT_PORT_TYPE
brfl_control <= brfl_control$latch.DB_MAX_OUTPUT_PORT_TYPE
add_pc <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
reg_control <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE


|musa|alu:alu01
op1[0] => always0~3.IN0
op1[0] => WideNor0.IN31
op1[0] => result~33.IN0
op1[0] => result~1.IN0
op1[0] => Div0.IN31
op1[0] => Mult0.IN31
op1[0] => Add1.IN64
op1[0] => Add0.IN32
op1[1] => always0~1.IN0
op1[1] => WideNor0.IN30
op1[1] => result~34.IN0
op1[1] => result~2.IN0
op1[1] => Div0.IN30
op1[1] => Mult0.IN30
op1[1] => Add1.IN63
op1[1] => Add0.IN31
op1[2] => always0~0.IN0
op1[2] => WideNor0.IN29
op1[2] => result~35.IN0
op1[2] => result~3.IN0
op1[2] => Div0.IN29
op1[2] => Mult0.IN29
op1[2] => Add1.IN62
op1[2] => Add0.IN30
op1[3] => WideNor0.IN28
op1[3] => result~36.IN0
op1[3] => result~4.IN0
op1[3] => Div0.IN28
op1[3] => Mult0.IN28
op1[3] => Add1.IN61
op1[3] => Add0.IN29
op1[4] => WideNor0.IN27
op1[4] => result~37.IN0
op1[4] => result~5.IN0
op1[4] => Div0.IN27
op1[4] => Mult0.IN27
op1[4] => Add1.IN60
op1[4] => Add0.IN28
op1[5] => WideNor0.IN26
op1[5] => result~38.IN0
op1[5] => result~6.IN0
op1[5] => Div0.IN26
op1[5] => Mult0.IN26
op1[5] => Add1.IN59
op1[5] => Add0.IN27
op1[6] => WideNor0.IN25
op1[6] => result~39.IN0
op1[6] => result~7.IN0
op1[6] => Div0.IN25
op1[6] => Mult0.IN25
op1[6] => Add1.IN58
op1[6] => Add0.IN26
op1[7] => WideNor0.IN24
op1[7] => result~40.IN0
op1[7] => result~8.IN0
op1[7] => Div0.IN24
op1[7] => Mult0.IN24
op1[7] => Add1.IN57
op1[7] => Add0.IN25
op1[8] => WideNor0.IN23
op1[8] => result~41.IN0
op1[8] => result~9.IN0
op1[8] => Div0.IN23
op1[8] => Mult0.IN23
op1[8] => Add1.IN56
op1[8] => Add0.IN24
op1[9] => WideNor0.IN22
op1[9] => result~42.IN0
op1[9] => result~10.IN0
op1[9] => Div0.IN22
op1[9] => Mult0.IN22
op1[9] => Add1.IN55
op1[9] => Add0.IN23
op1[10] => WideNor0.IN21
op1[10] => result~43.IN0
op1[10] => result~11.IN0
op1[10] => Div0.IN21
op1[10] => Mult0.IN21
op1[10] => Add1.IN54
op1[10] => Add0.IN22
op1[11] => WideNor0.IN20
op1[11] => result~44.IN0
op1[11] => result~12.IN0
op1[11] => Div0.IN20
op1[11] => Mult0.IN20
op1[11] => Add1.IN53
op1[11] => Add0.IN21
op1[12] => WideNor0.IN19
op1[12] => result~45.IN0
op1[12] => result~13.IN0
op1[12] => Div0.IN19
op1[12] => Mult0.IN19
op1[12] => Add1.IN52
op1[12] => Add0.IN20
op1[13] => WideNor0.IN18
op1[13] => result~46.IN0
op1[13] => result~14.IN0
op1[13] => Div0.IN18
op1[13] => Mult0.IN18
op1[13] => Add1.IN51
op1[13] => Add0.IN19
op1[14] => WideNor0.IN17
op1[14] => result~47.IN0
op1[14] => result~15.IN0
op1[14] => Div0.IN17
op1[14] => Mult0.IN17
op1[14] => Add1.IN50
op1[14] => Add0.IN18
op1[15] => WideNor0.IN16
op1[15] => result~48.IN0
op1[15] => result~16.IN0
op1[15] => Div0.IN16
op1[15] => Mult0.IN16
op1[15] => Add1.IN49
op1[15] => Add0.IN17
op1[16] => WideNor0.IN15
op1[16] => result~49.IN0
op1[16] => result~17.IN0
op1[16] => Div0.IN15
op1[16] => Mult0.IN15
op1[16] => Add1.IN48
op1[16] => Add0.IN16
op1[17] => WideNor0.IN14
op1[17] => result~50.IN0
op1[17] => result~18.IN0
op1[17] => Div0.IN14
op1[17] => Mult0.IN14
op1[17] => Add1.IN47
op1[17] => Add0.IN15
op1[18] => WideNor0.IN13
op1[18] => result~51.IN0
op1[18] => result~19.IN0
op1[18] => Div0.IN13
op1[18] => Mult0.IN13
op1[18] => Add1.IN46
op1[18] => Add0.IN14
op1[19] => WideNor0.IN12
op1[19] => result~52.IN0
op1[19] => result~20.IN0
op1[19] => Div0.IN12
op1[19] => Mult0.IN12
op1[19] => Add1.IN45
op1[19] => Add0.IN13
op1[20] => WideNor0.IN11
op1[20] => result~53.IN0
op1[20] => result~21.IN0
op1[20] => Div0.IN11
op1[20] => Mult0.IN11
op1[20] => Add1.IN44
op1[20] => Add0.IN12
op1[21] => WideNor0.IN10
op1[21] => result~54.IN0
op1[21] => result~22.IN0
op1[21] => Div0.IN10
op1[21] => Mult0.IN10
op1[21] => Add1.IN43
op1[21] => Add0.IN11
op1[22] => WideNor0.IN9
op1[22] => result~55.IN0
op1[22] => result~23.IN0
op1[22] => Div0.IN9
op1[22] => Mult0.IN9
op1[22] => Add1.IN42
op1[22] => Add0.IN10
op1[23] => WideNor0.IN8
op1[23] => result~56.IN0
op1[23] => result~24.IN0
op1[23] => Div0.IN8
op1[23] => Mult0.IN8
op1[23] => Add1.IN41
op1[23] => Add0.IN9
op1[24] => WideNor0.IN7
op1[24] => result~57.IN0
op1[24] => result~25.IN0
op1[24] => Div0.IN7
op1[24] => Mult0.IN7
op1[24] => Add1.IN40
op1[24] => Add0.IN8
op1[25] => WideNor0.IN6
op1[25] => result~58.IN0
op1[25] => result~26.IN0
op1[25] => Div0.IN6
op1[25] => Mult0.IN6
op1[25] => Add1.IN39
op1[25] => Add0.IN7
op1[26] => WideNor0.IN5
op1[26] => result~59.IN0
op1[26] => result~27.IN0
op1[26] => Div0.IN5
op1[26] => Mult0.IN5
op1[26] => Add1.IN38
op1[26] => Add0.IN6
op1[27] => WideNor0.IN4
op1[27] => result~60.IN0
op1[27] => result~28.IN0
op1[27] => Div0.IN4
op1[27] => Mult0.IN4
op1[27] => Add1.IN37
op1[27] => Add0.IN5
op1[28] => WideNor0.IN3
op1[28] => result~61.IN0
op1[28] => result~29.IN0
op1[28] => Div0.IN3
op1[28] => Mult0.IN3
op1[28] => Add1.IN36
op1[28] => Add0.IN4
op1[29] => WideNor0.IN2
op1[29] => result~62.IN0
op1[29] => result~30.IN0
op1[29] => Div0.IN2
op1[29] => Mult0.IN2
op1[29] => Add1.IN35
op1[29] => Add0.IN3
op1[30] => WideNor0.IN1
op1[30] => result~63.IN0
op1[30] => result~31.IN0
op1[30] => Div0.IN1
op1[30] => Mult0.IN1
op1[30] => Add1.IN34
op1[30] => Add0.IN2
op1[31] => WideNor0.IN0
op1[31] => result~64.IN0
op1[31] => result~32.IN0
op1[31] => Div0.IN0
op1[31] => Mult0.IN0
op1[31] => Add1.IN33
op1[31] => Add0.IN1
op2[0] => result~33.IN1
op2[0] => result~1.IN1
op2[0] => Div0.IN63
op2[0] => Mult0.IN63
op2[0] => Add0.IN64
op2[0] => Add1.IN32
op2[1] => result~34.IN1
op2[1] => result~2.IN1
op2[1] => Div0.IN62
op2[1] => Mult0.IN62
op2[1] => Add0.IN63
op2[1] => Add1.IN31
op2[2] => result~35.IN1
op2[2] => result~3.IN1
op2[2] => Div0.IN61
op2[2] => Mult0.IN61
op2[2] => Add0.IN62
op2[2] => Add1.IN30
op2[3] => result~36.IN1
op2[3] => result~4.IN1
op2[3] => Div0.IN60
op2[3] => Mult0.IN60
op2[3] => Add0.IN61
op2[3] => Add1.IN29
op2[4] => result~37.IN1
op2[4] => result~5.IN1
op2[4] => Div0.IN59
op2[4] => Mult0.IN59
op2[4] => Add0.IN60
op2[4] => Add1.IN28
op2[5] => result~38.IN1
op2[5] => result~6.IN1
op2[5] => Div0.IN58
op2[5] => Mult0.IN58
op2[5] => Add0.IN59
op2[5] => Add1.IN27
op2[6] => result~39.IN1
op2[6] => result~7.IN1
op2[6] => Div0.IN57
op2[6] => Mult0.IN57
op2[6] => Add0.IN58
op2[6] => Add1.IN26
op2[7] => result~40.IN1
op2[7] => result~8.IN1
op2[7] => Div0.IN56
op2[7] => Mult0.IN56
op2[7] => Add0.IN57
op2[7] => Add1.IN25
op2[8] => result~41.IN1
op2[8] => result~9.IN1
op2[8] => Div0.IN55
op2[8] => Mult0.IN55
op2[8] => Add0.IN56
op2[8] => Add1.IN24
op2[9] => result~42.IN1
op2[9] => result~10.IN1
op2[9] => Div0.IN54
op2[9] => Mult0.IN54
op2[9] => Add0.IN55
op2[9] => Add1.IN23
op2[10] => result~43.IN1
op2[10] => result~11.IN1
op2[10] => Div0.IN53
op2[10] => Mult0.IN53
op2[10] => Add0.IN54
op2[10] => Add1.IN22
op2[11] => result~44.IN1
op2[11] => result~12.IN1
op2[11] => Div0.IN52
op2[11] => Mult0.IN52
op2[11] => Add0.IN53
op2[11] => Add1.IN21
op2[12] => result~45.IN1
op2[12] => result~13.IN1
op2[12] => Div0.IN51
op2[12] => Mult0.IN51
op2[12] => Add0.IN52
op2[12] => Add1.IN20
op2[13] => result~46.IN1
op2[13] => result~14.IN1
op2[13] => Div0.IN50
op2[13] => Mult0.IN50
op2[13] => Add0.IN51
op2[13] => Add1.IN19
op2[14] => result~47.IN1
op2[14] => result~15.IN1
op2[14] => Div0.IN49
op2[14] => Mult0.IN49
op2[14] => Add0.IN50
op2[14] => Add1.IN18
op2[15] => result~48.IN1
op2[15] => result~16.IN1
op2[15] => Div0.IN48
op2[15] => Mult0.IN48
op2[15] => Add0.IN49
op2[15] => Add1.IN17
op2[16] => result~49.IN1
op2[16] => result~17.IN1
op2[16] => Div0.IN47
op2[16] => Mult0.IN47
op2[16] => Add0.IN48
op2[16] => Add1.IN16
op2[17] => result~50.IN1
op2[17] => result~18.IN1
op2[17] => Div0.IN46
op2[17] => Mult0.IN46
op2[17] => Add0.IN47
op2[17] => Add1.IN15
op2[18] => result~51.IN1
op2[18] => result~19.IN1
op2[18] => Div0.IN45
op2[18] => Mult0.IN45
op2[18] => Add0.IN46
op2[18] => Add1.IN14
op2[19] => result~52.IN1
op2[19] => result~20.IN1
op2[19] => Div0.IN44
op2[19] => Mult0.IN44
op2[19] => Add0.IN45
op2[19] => Add1.IN13
op2[20] => result~53.IN1
op2[20] => result~21.IN1
op2[20] => Div0.IN43
op2[20] => Mult0.IN43
op2[20] => Add0.IN44
op2[20] => Add1.IN12
op2[21] => result~54.IN1
op2[21] => result~22.IN1
op2[21] => Div0.IN42
op2[21] => Mult0.IN42
op2[21] => Add0.IN43
op2[21] => Add1.IN11
op2[22] => result~55.IN1
op2[22] => result~23.IN1
op2[22] => Div0.IN41
op2[22] => Mult0.IN41
op2[22] => Add0.IN42
op2[22] => Add1.IN10
op2[23] => result~56.IN1
op2[23] => result~24.IN1
op2[23] => Div0.IN40
op2[23] => Mult0.IN40
op2[23] => Add0.IN41
op2[23] => Add1.IN9
op2[24] => result~57.IN1
op2[24] => result~25.IN1
op2[24] => Div0.IN39
op2[24] => Mult0.IN39
op2[24] => Add0.IN40
op2[24] => Add1.IN8
op2[25] => result~58.IN1
op2[25] => result~26.IN1
op2[25] => Div0.IN38
op2[25] => Mult0.IN38
op2[25] => Add0.IN39
op2[25] => Add1.IN7
op2[26] => result~59.IN1
op2[26] => result~27.IN1
op2[26] => Div0.IN37
op2[26] => Mult0.IN37
op2[26] => Add0.IN38
op2[26] => Add1.IN6
op2[27] => result~60.IN1
op2[27] => result~28.IN1
op2[27] => Div0.IN36
op2[27] => Mult0.IN36
op2[27] => Add0.IN37
op2[27] => Add1.IN5
op2[28] => result~61.IN1
op2[28] => result~29.IN1
op2[28] => Div0.IN35
op2[28] => Mult0.IN35
op2[28] => Add0.IN36
op2[28] => Add1.IN4
op2[29] => result~62.IN1
op2[29] => result~30.IN1
op2[29] => Div0.IN34
op2[29] => Mult0.IN34
op2[29] => Add0.IN35
op2[29] => Add1.IN3
op2[30] => result~63.IN1
op2[30] => result~31.IN1
op2[30] => Div0.IN33
op2[30] => Mult0.IN33
op2[30] => Add0.IN34
op2[30] => Add1.IN2
op2[31] => result~64.IN1
op2[31] => result~32.IN1
op2[31] => Div0.IN32
op2[31] => Mult0.IN32
op2[31] => Add0.IN33
op2[31] => Add1.IN1
func[0] => Decoder0.IN5
func[1] => Decoder0.IN4
func[2] => Decoder0.IN3
func[3] => Decoder0.IN2
func[4] => Decoder0.IN1
func[5] => Decoder0.IN0
flags_in[0] => always0~3.IN1
flags_in[1] => always0~1.IN1
flags_in[2] => always0~0.IN1
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
flags_out[0] <= <VCC>
flags_out[1] <= <VCC>
flags_out[2] <= <VCC>


|musa|data_memory:data_memory01
address[0] => address[0]~7.IN1
address[1] => address[1]~6.IN1
address[2] => address[2]~5.IN1
address[3] => address[3]~4.IN1
address[4] => address[4]~3.IN1
address[5] => address[5]~2.IN1
address[6] => address[6]~1.IN1
address[7] => address[7]~0.IN1
clock => clock~0.IN1
data[0] => data[0]~31.IN1
data[1] => data[1]~30.IN1
data[2] => data[2]~29.IN1
data[3] => data[3]~28.IN1
data[4] => data[4]~27.IN1
data[5] => data[5]~26.IN1
data[6] => data[6]~25.IN1
data[7] => data[7]~24.IN1
data[8] => data[8]~23.IN1
data[9] => data[9]~22.IN1
data[10] => data[10]~21.IN1
data[11] => data[11]~20.IN1
data[12] => data[12]~19.IN1
data[13] => data[13]~18.IN1
data[14] => data[14]~17.IN1
data[15] => data[15]~16.IN1
data[16] => data[16]~15.IN1
data[17] => data[17]~14.IN1
data[18] => data[18]~13.IN1
data[19] => data[19]~12.IN1
data[20] => data[20]~11.IN1
data[21] => data[21]~10.IN1
data[22] => data[22]~9.IN1
data[23] => data[23]~8.IN1
data[24] => data[24]~7.IN1
data[25] => data[25]~6.IN1
data[26] => data[26]~5.IN1
data[27] => data[27]~4.IN1
data[28] => data[28]~3.IN1
data[29] => data[29]~2.IN1
data[30] => data[30]~1.IN1
data[31] => data[31]~0.IN1
wren => wren~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|musa|data_memory:data_memory01|altsyncram:altsyncram_component
wren_a => altsyncram_tth1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tth1:auto_generated.data_a[0]
data_a[1] => altsyncram_tth1:auto_generated.data_a[1]
data_a[2] => altsyncram_tth1:auto_generated.data_a[2]
data_a[3] => altsyncram_tth1:auto_generated.data_a[3]
data_a[4] => altsyncram_tth1:auto_generated.data_a[4]
data_a[5] => altsyncram_tth1:auto_generated.data_a[5]
data_a[6] => altsyncram_tth1:auto_generated.data_a[6]
data_a[7] => altsyncram_tth1:auto_generated.data_a[7]
data_a[8] => altsyncram_tth1:auto_generated.data_a[8]
data_a[9] => altsyncram_tth1:auto_generated.data_a[9]
data_a[10] => altsyncram_tth1:auto_generated.data_a[10]
data_a[11] => altsyncram_tth1:auto_generated.data_a[11]
data_a[12] => altsyncram_tth1:auto_generated.data_a[12]
data_a[13] => altsyncram_tth1:auto_generated.data_a[13]
data_a[14] => altsyncram_tth1:auto_generated.data_a[14]
data_a[15] => altsyncram_tth1:auto_generated.data_a[15]
data_a[16] => altsyncram_tth1:auto_generated.data_a[16]
data_a[17] => altsyncram_tth1:auto_generated.data_a[17]
data_a[18] => altsyncram_tth1:auto_generated.data_a[18]
data_a[19] => altsyncram_tth1:auto_generated.data_a[19]
data_a[20] => altsyncram_tth1:auto_generated.data_a[20]
data_a[21] => altsyncram_tth1:auto_generated.data_a[21]
data_a[22] => altsyncram_tth1:auto_generated.data_a[22]
data_a[23] => altsyncram_tth1:auto_generated.data_a[23]
data_a[24] => altsyncram_tth1:auto_generated.data_a[24]
data_a[25] => altsyncram_tth1:auto_generated.data_a[25]
data_a[26] => altsyncram_tth1:auto_generated.data_a[26]
data_a[27] => altsyncram_tth1:auto_generated.data_a[27]
data_a[28] => altsyncram_tth1:auto_generated.data_a[28]
data_a[29] => altsyncram_tth1:auto_generated.data_a[29]
data_a[30] => altsyncram_tth1:auto_generated.data_a[30]
data_a[31] => altsyncram_tth1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tth1:auto_generated.address_a[0]
address_a[1] => altsyncram_tth1:auto_generated.address_a[1]
address_a[2] => altsyncram_tth1:auto_generated.address_a[2]
address_a[3] => altsyncram_tth1:auto_generated.address_a[3]
address_a[4] => altsyncram_tth1:auto_generated.address_a[4]
address_a[5] => altsyncram_tth1:auto_generated.address_a[5]
address_a[6] => altsyncram_tth1:auto_generated.address_a[6]
address_a[7] => altsyncram_tth1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tth1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tth1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tth1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tth1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tth1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tth1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tth1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tth1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tth1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tth1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tth1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tth1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tth1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tth1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tth1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tth1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tth1:auto_generated.q_a[15]
q_a[16] <= altsyncram_tth1:auto_generated.q_a[16]
q_a[17] <= altsyncram_tth1:auto_generated.q_a[17]
q_a[18] <= altsyncram_tth1:auto_generated.q_a[18]
q_a[19] <= altsyncram_tth1:auto_generated.q_a[19]
q_a[20] <= altsyncram_tth1:auto_generated.q_a[20]
q_a[21] <= altsyncram_tth1:auto_generated.q_a[21]
q_a[22] <= altsyncram_tth1:auto_generated.q_a[22]
q_a[23] <= altsyncram_tth1:auto_generated.q_a[23]
q_a[24] <= altsyncram_tth1:auto_generated.q_a[24]
q_a[25] <= altsyncram_tth1:auto_generated.q_a[25]
q_a[26] <= altsyncram_tth1:auto_generated.q_a[26]
q_a[27] <= altsyncram_tth1:auto_generated.q_a[27]
q_a[28] <= altsyncram_tth1:auto_generated.q_a[28]
q_a[29] <= altsyncram_tth1:auto_generated.q_a[29]
q_a[30] <= altsyncram_tth1:auto_generated.q_a[30]
q_a[31] <= altsyncram_tth1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_tth1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|musa|instruction_memory:instruction_memory01
address[0] => address[0]~9.IN1
address[1] => address[1]~8.IN1
address[2] => address[2]~7.IN1
address[3] => address[3]~6.IN1
address[4] => address[4]~5.IN1
address[5] => address[5]~4.IN1
address[6] => address[6]~3.IN1
address[7] => address[7]~2.IN1
address[8] => address[8]~1.IN1
address[9] => address[9]~0.IN1
clock => clock~0.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8ha1:auto_generated.address_a[0]
address_a[1] => altsyncram_8ha1:auto_generated.address_a[1]
address_a[2] => altsyncram_8ha1:auto_generated.address_a[2]
address_a[3] => altsyncram_8ha1:auto_generated.address_a[3]
address_a[4] => altsyncram_8ha1:auto_generated.address_a[4]
address_a[5] => altsyncram_8ha1:auto_generated.address_a[5]
address_a[6] => altsyncram_8ha1:auto_generated.address_a[6]
address_a[7] => altsyncram_8ha1:auto_generated.address_a[7]
address_a[8] => altsyncram_8ha1:auto_generated.address_a[8]
address_a[9] => altsyncram_8ha1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8ha1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8ha1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8ha1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8ha1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8ha1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8ha1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8ha1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8ha1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8ha1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8ha1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8ha1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8ha1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8ha1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8ha1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8ha1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8ha1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8ha1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8ha1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8ha1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8ha1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8ha1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8ha1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8ha1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8ha1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8ha1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8ha1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8ha1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8ha1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8ha1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8ha1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8ha1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8ha1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8ha1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_8ha1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|musa|registers_bank:rb01
RS[0] => registers.RADDR
RS[1] => registers.RADDR1
RS[2] => registers.RADDR2
RS[3] => registers.RADDR3
RS[4] => registers.RADDR4
RT[0] => registers.PORTBRADDR
RT[1] => registers.PORTBRADDR1
RT[2] => registers.PORTBRADDR2
RT[3] => registers.PORTBRADDR3
RT[4] => registers.PORTBRADDR4
RD[0] => registers.WADDR
RD[1] => registers.WADDR1
RD[2] => registers.WADDR2
RD[3] => registers.WADDR3
RD[4] => registers.WADDR4
write_reg => registers.WE
write_reg => data_1[31]~0.IN0
read_reg => data_1[31]~0.IN1
write_data[0] => registers.DATAIN
write_data[1] => registers.DATAIN1
write_data[2] => registers.DATAIN2
write_data[3] => registers.DATAIN3
write_data[4] => registers.DATAIN4
write_data[5] => registers.DATAIN5
write_data[6] => registers.DATAIN6
write_data[7] => registers.DATAIN7
write_data[8] => registers.DATAIN8
write_data[9] => registers.DATAIN9
write_data[10] => registers.DATAIN10
write_data[11] => registers.DATAIN11
write_data[12] => registers.DATAIN12
write_data[13] => registers.DATAIN13
write_data[14] => registers.DATAIN14
write_data[15] => registers.DATAIN15
write_data[16] => registers.DATAIN16
write_data[17] => registers.DATAIN17
write_data[18] => registers.DATAIN18
write_data[19] => registers.DATAIN19
write_data[20] => registers.DATAIN20
write_data[21] => registers.DATAIN21
write_data[22] => registers.DATAIN22
write_data[23] => registers.DATAIN23
write_data[24] => registers.DATAIN24
write_data[25] => registers.DATAIN25
write_data[26] => registers.DATAIN26
write_data[27] => registers.DATAIN27
write_data[28] => registers.DATAIN28
write_data[29] => registers.DATAIN29
write_data[30] => registers.DATAIN30
write_data[31] => registers.DATAIN31
data_1[0] <= data_1[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[1] <= data_1[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[2] <= data_1[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[3] <= data_1[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[4] <= data_1[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[5] <= data_1[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[6] <= data_1[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[7] <= data_1[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[8] <= data_1[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[9] <= data_1[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[10] <= data_1[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[11] <= data_1[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[12] <= data_1[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[13] <= data_1[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[14] <= data_1[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[15] <= data_1[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[16] <= data_1[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[17] <= data_1[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[18] <= data_1[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[19] <= data_1[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[20] <= data_1[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[21] <= data_1[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[22] <= data_1[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[23] <= data_1[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[24] <= data_1[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[25] <= data_1[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[26] <= data_1[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[27] <= data_1[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[28] <= data_1[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[29] <= data_1[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[30] <= data_1[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_1[31] <= data_1[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[0] <= data_2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[1] <= data_2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[2] <= data_2[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[3] <= data_2[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[4] <= data_2[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[5] <= data_2[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[6] <= data_2[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[7] <= data_2[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[8] <= data_2[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[9] <= data_2[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[10] <= data_2[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[11] <= data_2[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[12] <= data_2[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[13] <= data_2[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[14] <= data_2[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[15] <= data_2[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[16] <= data_2[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[17] <= data_2[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[18] <= data_2[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[19] <= data_2[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[20] <= data_2[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[21] <= data_2[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[22] <= data_2[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[23] <= data_2[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[24] <= data_2[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[25] <= data_2[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[26] <= data_2[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[27] <= data_2[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[28] <= data_2[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[29] <= data_2[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[30] <= data_2[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
data_2[31] <= data_2[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|musa|sign_extend:sign_extend01
extend[0] => extended[0].DATAIN
extend[1] => extended[1].DATAIN
extend[2] => extended[2].DATAIN
extend[3] => extended[3].DATAIN
extend[4] => extended[4].DATAIN
extend[5] => extended[5].DATAIN
extend[6] => extended[6].DATAIN
extend[7] => extended[7].DATAIN
extend[8] => extended[8].DATAIN
extend[9] => extended[9].DATAIN
extend[10] => extended[10].DATAIN
extend[11] => extended[11].DATAIN
extend[12] => extended[12].DATAIN
extend[13] => extended[13].DATAIN
extend[14] => extended[14].DATAIN
extend[15] => extended[15].DATAIN
extend[15] => extended[31].DATAIN
extend[15] => extended[30].DATAIN
extend[15] => extended[29].DATAIN
extend[15] => extended[28].DATAIN
extend[15] => extended[27].DATAIN
extend[15] => extended[26].DATAIN
extend[15] => extended[25].DATAIN
extend[15] => extended[24].DATAIN
extend[15] => extended[23].DATAIN
extend[15] => extended[22].DATAIN
extend[15] => extended[21].DATAIN
extend[15] => extended[20].DATAIN
extend[15] => extended[19].DATAIN
extend[15] => extended[18].DATAIN
extend[15] => extended[17].DATAIN
extend[15] => extended[16].DATAIN
extended[0] <= extend[0].DB_MAX_OUTPUT_PORT_TYPE
extended[1] <= extend[1].DB_MAX_OUTPUT_PORT_TYPE
extended[2] <= extend[2].DB_MAX_OUTPUT_PORT_TYPE
extended[3] <= extend[3].DB_MAX_OUTPUT_PORT_TYPE
extended[4] <= extend[4].DB_MAX_OUTPUT_PORT_TYPE
extended[5] <= extend[5].DB_MAX_OUTPUT_PORT_TYPE
extended[6] <= extend[6].DB_MAX_OUTPUT_PORT_TYPE
extended[7] <= extend[7].DB_MAX_OUTPUT_PORT_TYPE
extended[8] <= extend[8].DB_MAX_OUTPUT_PORT_TYPE
extended[9] <= extend[9].DB_MAX_OUTPUT_PORT_TYPE
extended[10] <= extend[10].DB_MAX_OUTPUT_PORT_TYPE
extended[11] <= extend[11].DB_MAX_OUTPUT_PORT_TYPE
extended[12] <= extend[12].DB_MAX_OUTPUT_PORT_TYPE
extended[13] <= extend[13].DB_MAX_OUTPUT_PORT_TYPE
extended[14] <= extend[14].DB_MAX_OUTPUT_PORT_TYPE
extended[15] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[16] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[17] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[18] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[19] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[20] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[21] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[22] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[23] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[24] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[25] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[26] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[27] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[28] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[29] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[30] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE
extended[31] <= extend[15].DB_MAX_OUTPUT_PORT_TYPE


|musa|program_counter:pc01
write_pc => read_adress_out[17]$latch.LATCH_ENABLE
write_pc => read_adress_out[16]$latch.LATCH_ENABLE
write_pc => read_adress_out[15]$latch.LATCH_ENABLE
write_pc => read_adress_out[14]$latch.LATCH_ENABLE
write_pc => read_adress_out[13]$latch.LATCH_ENABLE
write_pc => read_adress_out[12]$latch.LATCH_ENABLE
write_pc => read_adress_out[11]$latch.LATCH_ENABLE
write_pc => read_adress_out[10]$latch.LATCH_ENABLE
write_pc => read_adress_out[9]$latch.LATCH_ENABLE
write_pc => read_adress_out[8]$latch.LATCH_ENABLE
write_pc => read_adress_out[7]$latch.LATCH_ENABLE
write_pc => read_adress_out[6]$latch.LATCH_ENABLE
write_pc => read_adress_out[5]$latch.LATCH_ENABLE
write_pc => read_adress_out[4]$latch.LATCH_ENABLE
write_pc => read_adress_out[3]$latch.LATCH_ENABLE
write_pc => read_adress_out[2]$latch.LATCH_ENABLE
write_pc => read_adress_out[1]$latch.LATCH_ENABLE
write_pc => read_adress_out[0]$latch.LATCH_ENABLE
read_adress_in[0] => read_adress_out[0]$latch.DATAIN
read_adress_in[1] => read_adress_out[1]$latch.DATAIN
read_adress_in[2] => read_adress_out[2]$latch.DATAIN
read_adress_in[3] => read_adress_out[3]$latch.DATAIN
read_adress_in[4] => read_adress_out[4]$latch.DATAIN
read_adress_in[5] => read_adress_out[5]$latch.DATAIN
read_adress_in[6] => read_adress_out[6]$latch.DATAIN
read_adress_in[7] => read_adress_out[7]$latch.DATAIN
read_adress_in[8] => read_adress_out[8]$latch.DATAIN
read_adress_in[9] => read_adress_out[9]$latch.DATAIN
read_adress_in[10] => read_adress_out[10]$latch.DATAIN
read_adress_in[11] => read_adress_out[11]$latch.DATAIN
read_adress_in[12] => read_adress_out[12]$latch.DATAIN
read_adress_in[13] => read_adress_out[13]$latch.DATAIN
read_adress_in[14] => read_adress_out[14]$latch.DATAIN
read_adress_in[15] => read_adress_out[15]$latch.DATAIN
read_adress_in[16] => read_adress_out[16]$latch.DATAIN
read_adress_in[17] => read_adress_out[17]$latch.DATAIN
read_adress_out[0] <= read_adress_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[1] <= read_adress_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[2] <= read_adress_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[3] <= read_adress_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[4] <= read_adress_out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[5] <= read_adress_out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[6] <= read_adress_out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[7] <= read_adress_out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[8] <= read_adress_out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[9] <= read_adress_out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[10] <= read_adress_out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[11] <= read_adress_out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[12] <= read_adress_out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[13] <= read_adress_out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[14] <= read_adress_out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[15] <= read_adress_out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[16] <= read_adress_out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
read_adress_out[17] <= read_adress_out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE


|musa|stack:stack01
read_PC[0] => stack.DATAIN
read_PC[1] => stack.DATAIN1
read_PC[2] => stack.DATAIN2
read_PC[3] => stack.DATAIN3
read_PC[4] => stack.DATAIN4
read_PC[5] => stack.DATAIN5
read_PC[6] => stack.DATAIN6
read_PC[7] => stack.DATAIN7
read_PC[8] => stack.DATAIN8
read_PC[9] => stack.DATAIN9
read_PC[10] => stack.DATAIN10
read_PC[11] => stack.DATAIN11
read_PC[12] => stack.DATAIN12
read_PC[13] => stack.DATAIN13
read_PC[14] => stack.DATAIN14
read_PC[15] => stack.DATAIN15
read_PC[16] => stack.DATAIN16
read_PC[17] => stack.DATAIN17
write_PC[0] <= write_PC[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[1] <= write_PC[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[2] <= write_PC[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[3] <= write_PC[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[4] <= write_PC[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[5] <= write_PC[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[6] <= write_PC[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[7] <= write_PC[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[8] <= write_PC[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[9] <= write_PC[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[10] <= write_PC[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[11] <= write_PC[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[12] <= write_PC[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[13] <= write_PC[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[14] <= write_PC[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[15] <= write_PC[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[16] <= write_PC[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
write_PC[17] <= write_PC[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
push => ptr[0]~1.IN1
push => stack.WE
pop => write_PC[17]$latch.LATCH_ENABLE
pop => write_PC[16]$latch.LATCH_ENABLE
pop => write_PC[15]$latch.LATCH_ENABLE
pop => write_PC[14]$latch.LATCH_ENABLE
pop => write_PC[13]$latch.LATCH_ENABLE
pop => write_PC[12]$latch.LATCH_ENABLE
pop => write_PC[11]$latch.LATCH_ENABLE
pop => write_PC[10]$latch.LATCH_ENABLE
pop => write_PC[9]$latch.LATCH_ENABLE
pop => write_PC[8]$latch.LATCH_ENABLE
pop => write_PC[7]$latch.LATCH_ENABLE
pop => write_PC[6]$latch.LATCH_ENABLE
pop => write_PC[5]$latch.LATCH_ENABLE
pop => write_PC[4]$latch.LATCH_ENABLE
pop => write_PC[3]$latch.LATCH_ENABLE
pop => write_PC[2]$latch.LATCH_ENABLE
pop => write_PC[1]$latch.LATCH_ENABLE
pop => write_PC[0]$latch.LATCH_ENABLE
pop => ptr[31]~32.OUTPUTSELECT
pop => ptr[30]~31.OUTPUTSELECT
pop => ptr[29]~30.OUTPUTSELECT
pop => ptr[28]~29.OUTPUTSELECT
pop => ptr[27]~28.OUTPUTSELECT
pop => ptr[26]~27.OUTPUTSELECT
pop => ptr[25]~26.OUTPUTSELECT
pop => ptr[24]~25.OUTPUTSELECT
pop => ptr[23]~24.OUTPUTSELECT
pop => ptr[22]~23.OUTPUTSELECT
pop => ptr[21]~22.OUTPUTSELECT
pop => ptr[20]~21.OUTPUTSELECT
pop => ptr[19]~20.OUTPUTSELECT
pop => ptr[18]~19.OUTPUTSELECT
pop => ptr[17]~18.OUTPUTSELECT
pop => ptr[16]~17.OUTPUTSELECT
pop => ptr[15]~16.OUTPUTSELECT
pop => ptr[14]~15.OUTPUTSELECT
pop => ptr[13]~14.OUTPUTSELECT
pop => ptr[12]~13.OUTPUTSELECT
pop => ptr[11]~12.OUTPUTSELECT
pop => ptr[10]~11.OUTPUTSELECT
pop => ptr[9]~10.OUTPUTSELECT
pop => ptr[8]~9.OUTPUTSELECT
pop => ptr[7]~8.OUTPUTSELECT
pop => ptr[6]~7.OUTPUTSELECT
pop => ptr[5]~6.OUTPUTSELECT
pop => ptr[4]~5.OUTPUTSELECT
pop => ptr[3]~4.OUTPUTSELECT
pop => ptr[2]~3.OUTPUTSELECT
pop => ptr[1]~2.OUTPUTSELECT
pop => ptr[0]~1.IN0
pop => ptr[0]~0.OUTPUTSELECT


|musa|somador:somador01
read_adress[0] => Add0.IN36
read_adress[1] => Add0.IN35
read_adress[2] => Add0.IN34
read_adress[3] => Add0.IN33
read_adress[4] => Add0.IN32
read_adress[5] => Add0.IN31
read_adress[6] => Add0.IN30
read_adress[7] => Add0.IN29
read_adress[8] => Add0.IN28
read_adress[9] => Add0.IN27
read_adress[10] => Add0.IN26
read_adress[11] => Add0.IN25
read_adress[12] => Add0.IN24
read_adress[13] => Add0.IN23
read_adress[14] => Add0.IN22
read_adress[15] => Add0.IN21
read_adress[16] => Add0.IN20
read_adress[17] => Add0.IN19
adress_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|musa|somador_jpc:s_jpc01
read_adress[0] => Add0.IN18
read_adress[1] => Add0.IN17
read_adress[2] => Add0.IN16
read_adress[3] => Add0.IN15
read_adress[4] => Add0.IN14
read_adress[5] => Add0.IN13
read_adress[6] => Add0.IN12
read_adress[7] => Add0.IN11
read_adress[8] => Add0.IN10
read_adress[9] => Add0.IN9
read_adress[10] => Add0.IN8
read_adress[11] => Add0.IN7
read_adress[12] => Add0.IN6
read_adress[13] => Add0.IN5
read_adress[14] => Add0.IN4
read_adress[15] => Add0.IN3
read_adress[16] => Add0.IN2
read_adress[17] => Add0.IN1
immediat[0] => Add0.IN36
immediat[1] => Add0.IN35
immediat[2] => Add0.IN34
immediat[3] => Add0.IN33
immediat[4] => Add0.IN32
immediat[5] => Add0.IN31
immediat[6] => Add0.IN30
immediat[7] => Add0.IN29
immediat[8] => Add0.IN28
immediat[9] => Add0.IN27
immediat[10] => Add0.IN26
immediat[11] => Add0.IN25
immediat[12] => Add0.IN24
immediat[13] => Add0.IN23
immediat[14] => Add0.IN22
immediat[15] => Add0.IN21
immediat[16] => Add0.IN20
immediat[17] => Add0.IN19
adress_out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
adress_out[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|musa|mux32:mux_alu
in0[0] => out~31.DATAA
in0[1] => out~30.DATAA
in0[2] => out~29.DATAA
in0[3] => out~28.DATAA
in0[4] => out~27.DATAA
in0[5] => out~26.DATAA
in0[6] => out~25.DATAA
in0[7] => out~24.DATAA
in0[8] => out~23.DATAA
in0[9] => out~22.DATAA
in0[10] => out~21.DATAA
in0[11] => out~20.DATAA
in0[12] => out~19.DATAA
in0[13] => out~18.DATAA
in0[14] => out~17.DATAA
in0[15] => out~16.DATAA
in0[16] => out~15.DATAA
in0[17] => out~14.DATAA
in0[18] => out~13.DATAA
in0[19] => out~12.DATAA
in0[20] => out~11.DATAA
in0[21] => out~10.DATAA
in0[22] => out~9.DATAA
in0[23] => out~8.DATAA
in0[24] => out~7.DATAA
in0[25] => out~6.DATAA
in0[26] => out~5.DATAA
in0[27] => out~4.DATAA
in0[28] => out~3.DATAA
in0[29] => out~2.DATAA
in0[30] => out~1.DATAA
in0[31] => out~0.DATAA
in1[0] => out~31.DATAB
in1[1] => out~30.DATAB
in1[2] => out~29.DATAB
in1[3] => out~28.DATAB
in1[4] => out~27.DATAB
in1[5] => out~26.DATAB
in1[6] => out~25.DATAB
in1[7] => out~24.DATAB
in1[8] => out~23.DATAB
in1[9] => out~22.DATAB
in1[10] => out~21.DATAB
in1[11] => out~20.DATAB
in1[12] => out~19.DATAB
in1[13] => out~18.DATAB
in1[14] => out~17.DATAB
in1[15] => out~16.DATAB
in1[16] => out~15.DATAB
in1[17] => out~14.DATAB
in1[18] => out~13.DATAB
in1[19] => out~12.DATAB
in1[20] => out~11.DATAB
in1[21] => out~10.DATAB
in1[22] => out~9.DATAB
in1[23] => out~8.DATAB
in1[24] => out~7.DATAB
in1[25] => out~6.DATAB
in1[26] => out~5.DATAB
in1[27] => out~4.DATAB
in1[28] => out~3.DATAB
in1[29] => out~2.DATAB
in1[30] => out~1.DATAB
in1[31] => out~0.DATAB
ctrl => out~31.OUTPUTSELECT
ctrl => out~30.OUTPUTSELECT
ctrl => out~29.OUTPUTSELECT
ctrl => out~28.OUTPUTSELECT
ctrl => out~27.OUTPUTSELECT
ctrl => out~26.OUTPUTSELECT
ctrl => out~25.OUTPUTSELECT
ctrl => out~24.OUTPUTSELECT
ctrl => out~23.OUTPUTSELECT
ctrl => out~22.OUTPUTSELECT
ctrl => out~21.OUTPUTSELECT
ctrl => out~20.OUTPUTSELECT
ctrl => out~19.OUTPUTSELECT
ctrl => out~18.OUTPUTSELECT
ctrl => out~17.OUTPUTSELECT
ctrl => out~16.OUTPUTSELECT
ctrl => out~15.OUTPUTSELECT
ctrl => out~14.OUTPUTSELECT
ctrl => out~13.OUTPUTSELECT
ctrl => out~12.OUTPUTSELECT
ctrl => out~11.OUTPUTSELECT
ctrl => out~10.OUTPUTSELECT
ctrl => out~9.OUTPUTSELECT
ctrl => out~8.OUTPUTSELECT
ctrl => out~7.OUTPUTSELECT
ctrl => out~6.OUTPUTSELECT
ctrl => out~5.OUTPUTSELECT
ctrl => out~4.OUTPUTSELECT
ctrl => out~3.OUTPUTSELECT
ctrl => out~2.OUTPUTSELECT
ctrl => out~1.OUTPUTSELECT
ctrl => out~0.OUTPUTSELECT
out[0] <= out~31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out~23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out~22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out~21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out~20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out~19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out~18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out~17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out~16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out~15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out~14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out~13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out~12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out~11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out~10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out~9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out~8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|musa|mux32:mux_data
in0[0] => out~31.DATAA
in0[1] => out~30.DATAA
in0[2] => out~29.DATAA
in0[3] => out~28.DATAA
in0[4] => out~27.DATAA
in0[5] => out~26.DATAA
in0[6] => out~25.DATAA
in0[7] => out~24.DATAA
in0[8] => out~23.DATAA
in0[9] => out~22.DATAA
in0[10] => out~21.DATAA
in0[11] => out~20.DATAA
in0[12] => out~19.DATAA
in0[13] => out~18.DATAA
in0[14] => out~17.DATAA
in0[15] => out~16.DATAA
in0[16] => out~15.DATAA
in0[17] => out~14.DATAA
in0[18] => out~13.DATAA
in0[19] => out~12.DATAA
in0[20] => out~11.DATAA
in0[21] => out~10.DATAA
in0[22] => out~9.DATAA
in0[23] => out~8.DATAA
in0[24] => out~7.DATAA
in0[25] => out~6.DATAA
in0[26] => out~5.DATAA
in0[27] => out~4.DATAA
in0[28] => out~3.DATAA
in0[29] => out~2.DATAA
in0[30] => out~1.DATAA
in0[31] => out~0.DATAA
in1[0] => out~31.DATAB
in1[1] => out~30.DATAB
in1[2] => out~29.DATAB
in1[3] => out~28.DATAB
in1[4] => out~27.DATAB
in1[5] => out~26.DATAB
in1[6] => out~25.DATAB
in1[7] => out~24.DATAB
in1[8] => out~23.DATAB
in1[9] => out~22.DATAB
in1[10] => out~21.DATAB
in1[11] => out~20.DATAB
in1[12] => out~19.DATAB
in1[13] => out~18.DATAB
in1[14] => out~17.DATAB
in1[15] => out~16.DATAB
in1[16] => out~15.DATAB
in1[17] => out~14.DATAB
in1[18] => out~13.DATAB
in1[19] => out~12.DATAB
in1[20] => out~11.DATAB
in1[21] => out~10.DATAB
in1[22] => out~9.DATAB
in1[23] => out~8.DATAB
in1[24] => out~7.DATAB
in1[25] => out~6.DATAB
in1[26] => out~5.DATAB
in1[27] => out~4.DATAB
in1[28] => out~3.DATAB
in1[29] => out~2.DATAB
in1[30] => out~1.DATAB
in1[31] => out~0.DATAB
ctrl => out~31.OUTPUTSELECT
ctrl => out~30.OUTPUTSELECT
ctrl => out~29.OUTPUTSELECT
ctrl => out~28.OUTPUTSELECT
ctrl => out~27.OUTPUTSELECT
ctrl => out~26.OUTPUTSELECT
ctrl => out~25.OUTPUTSELECT
ctrl => out~24.OUTPUTSELECT
ctrl => out~23.OUTPUTSELECT
ctrl => out~22.OUTPUTSELECT
ctrl => out~21.OUTPUTSELECT
ctrl => out~20.OUTPUTSELECT
ctrl => out~19.OUTPUTSELECT
ctrl => out~18.OUTPUTSELECT
ctrl => out~17.OUTPUTSELECT
ctrl => out~16.OUTPUTSELECT
ctrl => out~15.OUTPUTSELECT
ctrl => out~14.OUTPUTSELECT
ctrl => out~13.OUTPUTSELECT
ctrl => out~12.OUTPUTSELECT
ctrl => out~11.OUTPUTSELECT
ctrl => out~10.OUTPUTSELECT
ctrl => out~9.OUTPUTSELECT
ctrl => out~8.OUTPUTSELECT
ctrl => out~7.OUTPUTSELECT
ctrl => out~6.OUTPUTSELECT
ctrl => out~5.OUTPUTSELECT
ctrl => out~4.OUTPUTSELECT
ctrl => out~3.OUTPUTSELECT
ctrl => out~2.OUTPUTSELECT
ctrl => out~1.OUTPUTSELECT
ctrl => out~0.OUTPUTSELECT
out[0] <= out~31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out~23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out~22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out~21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out~20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out~19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out~18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out~17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out~16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out~15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out~14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out~13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out~12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out~11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out~10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out~9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out~8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|musa|mux6:alu_control
in0[0] => out~5.DATAA
in0[1] => out~4.DATAA
in0[2] => out~3.DATAA
in0[3] => out~2.DATAA
in0[4] => out~1.DATAA
in0[5] => out~0.DATAA
in1[0] => out~5.DATAB
in1[1] => out~4.DATAB
in1[2] => out~3.DATAB
in1[3] => out~2.DATAB
in1[4] => out~1.DATAB
in1[5] => out~0.DATAB
ctrl => out~5.OUTPUTSELECT
ctrl => out~4.OUTPUTSELECT
ctrl => out~3.OUTPUTSELECT
ctrl => out~2.OUTPUTSELECT
ctrl => out~1.OUTPUTSELECT
ctrl => out~0.OUTPUTSELECT
out[0] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|musa|mux3_18:branch_mux
in0000[0] => out[0]~22.DATAB
in0000[1] => out[1]~26.DATAB
in0000[2] => out[2]~30.DATAB
in0000[3] => out[3]~34.DATAB
in0000[4] => out[4]~38.DATAB
in0000[5] => out[5]~42.DATAB
in0000[6] => out[6]~46.DATAB
in0000[7] => out[7]~50.DATAB
in0000[8] => out[8]~54.DATAB
in0000[9] => out[9]~58.DATAB
in0000[10] => out[10]~62.DATAB
in0000[11] => out[11]~66.DATAB
in0000[12] => out[12]~70.DATAB
in0000[13] => out[13]~74.DATAB
in0000[14] => out[14]~78.DATAB
in0000[15] => out[15]~82.DATAB
in0000[16] => out[16]~86.DATAB
in0000[17] => out[17]~93.DATAB
in0001[0] => out[0]~21.DATAB
in0001[1] => out[1]~25.DATAB
in0001[2] => out[2]~29.DATAB
in0001[3] => out[3]~33.DATAB
in0001[4] => out[4]~37.DATAB
in0001[5] => out[5]~41.DATAB
in0001[6] => out[6]~45.DATAB
in0001[7] => out[7]~49.DATAB
in0001[8] => out[8]~53.DATAB
in0001[9] => out[9]~57.DATAB
in0001[10] => out[10]~61.DATAB
in0001[11] => out[11]~65.DATAB
in0001[12] => out[12]~69.DATAB
in0001[13] => out[13]~73.DATAB
in0001[14] => out[14]~77.DATAB
in0001[15] => out[15]~81.DATAB
in0001[16] => out[16]~85.DATAB
in0001[17] => out[17]~91.DATAB
in0010[0] => out[0]~20.DATAB
in0010[1] => out[1]~24.DATAB
in0010[2] => out[2]~28.DATAB
in0010[3] => out[3]~32.DATAB
in0010[4] => out[4]~36.DATAB
in0010[5] => out[5]~40.DATAB
in0010[6] => out[6]~44.DATAB
in0010[7] => out[7]~48.DATAB
in0010[8] => out[8]~52.DATAB
in0010[9] => out[9]~56.DATAB
in0010[10] => out[10]~60.DATAB
in0010[11] => out[11]~64.DATAB
in0010[12] => out[12]~68.DATAB
in0010[13] => out[13]~72.DATAB
in0010[14] => out[14]~76.DATAB
in0010[15] => out[15]~80.DATAB
in0010[16] => out[16]~84.DATAB
in0010[17] => out[17]~89.DATAB
in1000[0] => out[0]~1.DATAA
in1000[1] => out[1]~18.DATAA
in1000[2] => out[2]~17.DATAA
in1000[3] => out[3]~16.DATAA
in1000[4] => out[4]~15.DATAA
in1000[5] => out[5]~14.DATAA
in1000[6] => out[6]~13.DATAA
in1000[7] => out[7]~12.DATAA
in1000[8] => out[8]~11.DATAA
in1000[9] => out[9]~10.DATAA
in1000[10] => out[10]~9.DATAA
in1000[11] => out[11]~8.DATAA
in1000[12] => out[12]~7.DATAA
in1000[13] => out[13]~6.DATAA
in1000[14] => out[14]~5.DATAA
in1000[15] => out[15]~4.DATAA
in1000[16] => out[16]~3.DATAA
in1000[17] => out[17]~2.DATAA
in0011[0] => out[0]~1.DATAB
in0011[1] => out[1]~18.DATAB
in0011[2] => out[2]~17.DATAB
in0011[3] => out[3]~16.DATAB
in0011[4] => out[4]~15.DATAB
in0011[5] => out[5]~14.DATAB
in0011[6] => out[6]~13.DATAB
in0011[7] => out[7]~12.DATAB
in0011[8] => out[8]~11.DATAB
in0011[9] => out[9]~10.DATAB
in0011[10] => out[10]~9.DATAB
in0011[11] => out[11]~8.DATAB
in0011[12] => out[12]~7.DATAB
in0011[13] => out[13]~6.DATAB
in0011[14] => out[14]~5.DATAB
in0011[15] => out[15]~4.DATAB
in0011[16] => out[16]~3.DATAB
in0011[17] => out[17]~2.DATAB
in0100[0] => out[0]~0.DATAB
in0100[1] => out[1]~23.DATAB
in0100[2] => out[2]~27.DATAB
in0100[3] => out[3]~31.DATAB
in0100[4] => out[4]~35.DATAB
in0100[5] => out[5]~39.DATAB
in0100[6] => out[6]~43.DATAB
in0100[7] => out[7]~47.DATAB
in0100[8] => out[8]~51.DATAB
in0100[9] => out[9]~55.DATAB
in0100[10] => out[10]~59.DATAB
in0100[11] => out[11]~63.DATAB
in0100[12] => out[12]~67.DATAB
in0100[13] => out[13]~71.DATAB
in0100[14] => out[14]~75.DATAB
in0100[15] => out[15]~79.DATAB
in0100[16] => out[16]~83.DATAB
in0100[17] => out[17]~87.DATAB
ctrl[0] => Equal0.IN0
ctrl[0] => Equal1.IN0
ctrl[0] => Equal2.IN1
ctrl[0] => Equal3.IN1
ctrl[0] => Equal4.IN0
ctrl[0] => Equal5.IN1
ctrl[1] => Equal0.IN1
ctrl[1] => Equal1.IN1
ctrl[1] => Equal2.IN0
ctrl[1] => Equal3.IN2
ctrl[1] => Equal4.IN1
ctrl[1] => Equal5.IN2
ctrl[2] => Equal0.IN2
ctrl[2] => Equal1.IN2
ctrl[2] => Equal2.IN2
ctrl[2] => Equal3.IN0
ctrl[2] => Equal4.IN2
ctrl[2] => Equal5.IN3
ctrl[3] => Equal0.IN3
ctrl[3] => Equal1.IN3
ctrl[3] => Equal2.IN3
ctrl[3] => Equal3.IN3
ctrl[3] => Equal4.IN3
ctrl[3] => Equal5.IN0
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]$latch.DB_MAX_OUTPUT_PORT_TYPE


|musa|mux18:somador_mux
in0[0] => out~17.DATAA
in0[1] => out~16.DATAA
in0[2] => out~15.DATAA
in0[3] => out~14.DATAA
in0[4] => out~13.DATAA
in0[5] => out~12.DATAA
in0[6] => out~11.DATAA
in0[7] => out~10.DATAA
in0[8] => out~9.DATAA
in0[9] => out~8.DATAA
in0[10] => out~7.DATAA
in0[11] => out~6.DATAA
in0[12] => out~5.DATAA
in0[13] => out~4.DATAA
in0[14] => out~3.DATAA
in0[15] => out~2.DATAA
in0[16] => out~1.DATAA
in0[17] => out~0.DATAA
in1[0] => out~17.DATAB
in1[1] => out~16.DATAB
in1[2] => out~15.DATAB
in1[3] => out~14.DATAB
in1[4] => out~13.DATAB
in1[5] => out~12.DATAB
in1[6] => out~11.DATAB
in1[7] => out~10.DATAB
in1[8] => out~9.DATAB
in1[9] => out~8.DATAB
in1[10] => out~7.DATAB
in1[11] => out~6.DATAB
in1[12] => out~5.DATAB
in1[13] => out~4.DATAB
in1[14] => out~3.DATAB
in1[15] => out~2.DATAB
in1[16] => out~1.DATAB
in1[17] => out~0.DATAB
ctrl => out~17.OUTPUTSELECT
ctrl => out~16.OUTPUTSELECT
ctrl => out~15.OUTPUTSELECT
ctrl => out~14.OUTPUTSELECT
ctrl => out~13.OUTPUTSELECT
ctrl => out~12.OUTPUTSELECT
ctrl => out~11.OUTPUTSELECT
ctrl => out~10.OUTPUTSELECT
ctrl => out~9.OUTPUTSELECT
ctrl => out~8.OUTPUTSELECT
ctrl => out~7.OUTPUTSELECT
ctrl => out~6.OUTPUTSELECT
ctrl => out~5.OUTPUTSELECT
ctrl => out~4.OUTPUTSELECT
ctrl => out~3.OUTPUTSELECT
ctrl => out~2.OUTPUTSELECT
ctrl => out~1.OUTPUTSELECT
ctrl => out~0.OUTPUTSELECT
out[0] <= out~17.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~16.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~15.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~14.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~13.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~12.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~11.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~10.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out~9.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out~8.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|musa|mux_5:registers_bank_mux
in0[0] => out~4.DATAA
in0[1] => out~3.DATAA
in0[2] => out~2.DATAA
in0[3] => out~1.DATAA
in0[4] => out~0.DATAA
in1[0] => out~4.DATAB
in1[1] => out~3.DATAB
in1[2] => out~2.DATAB
in1[3] => out~1.DATAB
in1[4] => out~0.DATAB
ctrl => out~4.OUTPUTSELECT
ctrl => out~3.OUTPUTSELECT
ctrl => out~2.OUTPUTSELECT
ctrl => out~1.OUTPUTSELECT
ctrl => out~0.OUTPUTSELECT
out[0] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|musa|lcd_mem_read:lcd_mem_read_u0
clk_50 => clk_50~0.IN1
rst_n => addr_counter[7].PRESET
rst_n => addr_counter[6].PRESET
rst_n => addr_counter[5].PRESET
rst_n => addr_counter[4].PRESET
rst_n => addr_counter[3].PRESET
rst_n => addr_counter[2].PRESET
rst_n => addr_counter[1].PRESET
rst_n => addr_counter[0].PRESET
read_in => read_in~0.IN1
mem_data_in[0] => mem_data_in[0]~31.IN1
mem_data_in[1] => mem_data_in[1]~30.IN1
mem_data_in[2] => mem_data_in[2]~29.IN1
mem_data_in[3] => mem_data_in[3]~28.IN1
mem_data_in[4] => mem_data_in[4]~27.IN1
mem_data_in[5] => mem_data_in[5]~26.IN1
mem_data_in[6] => mem_data_in[6]~25.IN1
mem_data_in[7] => mem_data_in[7]~24.IN1
mem_data_in[8] => mem_data_in[8]~23.IN1
mem_data_in[9] => mem_data_in[9]~22.IN1
mem_data_in[10] => mem_data_in[10]~21.IN1
mem_data_in[11] => mem_data_in[11]~20.IN1
mem_data_in[12] => mem_data_in[12]~19.IN1
mem_data_in[13] => mem_data_in[13]~18.IN1
mem_data_in[14] => mem_data_in[14]~17.IN1
mem_data_in[15] => mem_data_in[15]~16.IN1
mem_data_in[16] => mem_data_in[16]~15.IN1
mem_data_in[17] => mem_data_in[17]~14.IN1
mem_data_in[18] => mem_data_in[18]~13.IN1
mem_data_in[19] => mem_data_in[19]~12.IN1
mem_data_in[20] => mem_data_in[20]~11.IN1
mem_data_in[21] => mem_data_in[21]~10.IN1
mem_data_in[22] => mem_data_in[22]~9.IN1
mem_data_in[23] => mem_data_in[23]~8.IN1
mem_data_in[24] => mem_data_in[24]~7.IN1
mem_data_in[25] => mem_data_in[25]~6.IN1
mem_data_in[26] => mem_data_in[26]~5.IN1
mem_data_in[27] => mem_data_in[27]~4.IN1
mem_data_in[28] => mem_data_in[28]~3.IN1
mem_data_in[29] => mem_data_in[29]~2.IN1
mem_data_in[30] => mem_data_in[30]~1.IN1
mem_data_in[31] => mem_data_in[31]~0.IN1
addr_out[0] <= addr_counter[0]~7.DB_MAX_OUTPUT_PORT_TYPE
addr_out[1] <= addr_counter[1]~6.DB_MAX_OUTPUT_PORT_TYPE
addr_out[2] <= addr_counter[2]~5.DB_MAX_OUTPUT_PORT_TYPE
addr_out[3] <= addr_counter[3]~4.DB_MAX_OUTPUT_PORT_TYPE
addr_out[4] <= addr_counter[4]~3.DB_MAX_OUTPUT_PORT_TYPE
addr_out[5] <= addr_counter[5]~2.DB_MAX_OUTPUT_PORT_TYPE
addr_out[6] <= addr_counter[6]~1.DB_MAX_OUTPUT_PORT_TYPE
addr_out[7] <= addr_counter[7]~0.DB_MAX_OUTPUT_PORT_TYPE
data_mem_rd_en_out <= read_in~0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data_out[0] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_data_out[1] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_data_out[2] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_data_out[3] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_data_out[4] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_data_out[5] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_data_out[6] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_data_out[7] <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_DATA
lcd_on_out <= <VCC>
lcd_blon_out <= <VCC>
lcd_rw_out <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_RW
lcd_en_out <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_EN
lcd_rs_out <= LCD_Read_FSM:LCD_Read_FSM_u0.LCD_RS


|musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0
iCLK => iCLK~0.IN1
iRST_N => iRST_N~0.IN1
iADDR_COUNTER[0] => Mux7.IN58
iADDR_COUNTER[1] => Mux6.IN58
iADDR_COUNTER[2] => Mux5.IN58
iADDR_COUNTER[3] => Mux4.IN58
iADDR_COUNTER[4] => Mux3.IN58
iADDR_COUNTER[5] => Mux2.IN58
iADDR_COUNTER[6] => Mux1.IN58
iADDR_COUNTER[7] => Mux0.IN58
iADDR_COUNTER[8] => Mux7.IN57
iADDR_COUNTER[9] => Mux6.IN57
iADDR_COUNTER[10] => Mux5.IN57
iADDR_COUNTER[11] => Mux4.IN57
iADDR_COUNTER[12] => Mux3.IN57
iADDR_COUNTER[13] => Mux2.IN57
iADDR_COUNTER[14] => Mux1.IN57
iADDR_COUNTER[15] => Mux0.IN57
iADDR_COUNTER[16] => ~NO_FANOUT~
iADDR_COUNTER[17] => ~NO_FANOUT~
iADDR_COUNTER[18] => ~NO_FANOUT~
iADDR_COUNTER[19] => ~NO_FANOUT~
iADDR_COUNTER[20] => ~NO_FANOUT~
iADDR_COUNTER[21] => ~NO_FANOUT~
iADDR_COUNTER[22] => ~NO_FANOUT~
iADDR_COUNTER[23] => ~NO_FANOUT~
iMEMORY_DATA[0] => Mux7.IN63
iMEMORY_DATA[1] => Mux6.IN63
iMEMORY_DATA[2] => Mux5.IN63
iMEMORY_DATA[3] => Mux4.IN63
iMEMORY_DATA[4] => Mux3.IN63
iMEMORY_DATA[5] => Mux2.IN63
iMEMORY_DATA[6] => Mux1.IN63
iMEMORY_DATA[7] => Mux0.IN63
iMEMORY_DATA[8] => Mux7.IN62
iMEMORY_DATA[9] => Mux6.IN62
iMEMORY_DATA[10] => Mux5.IN62
iMEMORY_DATA[11] => Mux4.IN62
iMEMORY_DATA[12] => Mux3.IN62
iMEMORY_DATA[13] => Mux2.IN62
iMEMORY_DATA[14] => Mux1.IN62
iMEMORY_DATA[15] => Mux0.IN62
iMEMORY_DATA[16] => Mux7.IN61
iMEMORY_DATA[17] => Mux6.IN61
iMEMORY_DATA[18] => Mux5.IN61
iMEMORY_DATA[19] => Mux4.IN61
iMEMORY_DATA[20] => Mux3.IN61
iMEMORY_DATA[21] => Mux2.IN61
iMEMORY_DATA[22] => Mux1.IN61
iMEMORY_DATA[23] => Mux0.IN61
iMEMORY_DATA[24] => Mux7.IN60
iMEMORY_DATA[25] => Mux6.IN60
iMEMORY_DATA[26] => Mux5.IN60
iMEMORY_DATA[27] => Mux4.IN60
iMEMORY_DATA[28] => Mux3.IN60
iMEMORY_DATA[29] => Mux2.IN60
iMEMORY_DATA[30] => Mux1.IN60
iMEMORY_DATA[31] => Mux0.IN60
iMEMORY_DATA[32] => Mux7.IN59
iMEMORY_DATA[33] => Mux6.IN59
iMEMORY_DATA[34] => Mux5.IN59
iMEMORY_DATA[35] => Mux4.IN59
iMEMORY_DATA[36] => Mux3.IN59
iMEMORY_DATA[37] => Mux2.IN59
iMEMORY_DATA[38] => Mux1.IN59
iMEMORY_DATA[39] => Mux0.IN59
LCD_DATA[0] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[1] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[2] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[3] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[4] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[5] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[6] <= LCD_Controller:u0.LCD_DATA
LCD_DATA[7] <= LCD_Controller:u0.LCD_DATA
LCD_RW <= LCD_Controller:u0.LCD_RW
LCD_EN <= LCD_Controller:u0.LCD_EN
LCD_RS <= LCD_Controller:u0.LCD_RS


|musa|lcd_mem_read:lcd_mem_read_u0|LCD_Read_FSM:LCD_Read_FSM_u0|LCD_Controller:u0
iDATA[0] => LCD_DATA[0].DATAIN
iDATA[1] => LCD_DATA[1].DATAIN
iDATA[2] => LCD_DATA[2].DATAIN
iDATA[3] => LCD_DATA[3].DATAIN
iDATA[4] => LCD_DATA[4].DATAIN
iDATA[5] => LCD_DATA[5].DATAIN
iDATA[6] => LCD_DATA[6].DATAIN
iDATA[7] => LCD_DATA[7].DATAIN
iRS => LCD_RS.DATAIN
iStart => preStart.DATAIN
iStart => Equal0.IN0
oDone <= oDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => oDone~reg0.CLK
iCLK => LCD_EN~reg0.CLK
iCLK => preStart.CLK
iCLK => mStart.CLK
iCLK => Cont[4].CLK
iCLK => Cont[3].CLK
iCLK => Cont[2].CLK
iCLK => Cont[1].CLK
iCLK => Cont[0].CLK
iRST_N => oDone~reg0.ACLR
iRST_N => LCD_EN~reg0.ACLR
iRST_N => preStart.ACLR
iRST_N => mStart.ACLR
iRST_N => Cont[4].ACLR
iRST_N => Cont[3].ACLR
iRST_N => Cont[2].ACLR
iRST_N => Cont[1].ACLR
iRST_N => Cont[0].ACLR
LCD_DATA[0] <= iDATA[0].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[1] <= iDATA[1].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[2] <= iDATA[2].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[3] <= iDATA[3].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[4] <= iDATA[4].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[5] <= iDATA[5].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[6] <= iDATA[6].DB_MAX_OUTPUT_PORT_TYPE
LCD_DATA[7] <= iDATA[7].DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_EN <= LCD_EN~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RS <= iRS.DB_MAX_OUTPUT_PORT_TYPE


|musa|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u0
in[0] => Decoder1.IN3
in[1] => Decoder1.IN2
in[1] => Decoder0.IN2
in[2] => Decoder1.IN1
in[2] => Decoder0.IN1
in[3] => Decoder1.IN0
in[3] => Decoder0.IN0
in[4] => Decoder3.IN3
in[5] => Decoder3.IN2
in[5] => Decoder2.IN2
in[6] => Decoder3.IN1
in[6] => Decoder2.IN1
in[7] => Decoder3.IN0
in[7] => Decoder2.IN0
out[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= <GND>
out[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= <GND>


|musa|lcd_mem_read:lcd_mem_read_u0|bin_to_asc_hex:bin_to_asc_hex_u1
in[0] => Decoder1.IN3
in[1] => Decoder1.IN2
in[1] => Decoder0.IN2
in[2] => Decoder1.IN1
in[2] => Decoder0.IN1
in[3] => Decoder1.IN0
in[3] => Decoder0.IN0
in[4] => Decoder3.IN3
in[5] => Decoder3.IN2
in[5] => Decoder2.IN2
in[6] => Decoder3.IN1
in[6] => Decoder2.IN1
in[7] => Decoder3.IN0
in[7] => Decoder2.IN0
in[8] => Decoder5.IN3
in[9] => Decoder5.IN2
in[9] => Decoder4.IN2
in[10] => Decoder5.IN1
in[10] => Decoder4.IN1
in[11] => Decoder5.IN0
in[11] => Decoder4.IN0
in[12] => Decoder7.IN3
in[13] => Decoder7.IN2
in[13] => Decoder6.IN2
in[14] => Decoder7.IN1
in[14] => Decoder6.IN1
in[15] => Decoder7.IN0
in[15] => Decoder6.IN0
in[16] => Decoder9.IN3
in[17] => Decoder9.IN2
in[17] => Decoder8.IN2
in[18] => Decoder9.IN1
in[18] => Decoder8.IN1
in[19] => Decoder9.IN0
in[19] => Decoder8.IN0
in[20] => Decoder11.IN3
in[21] => Decoder11.IN2
in[21] => Decoder10.IN2
in[22] => Decoder11.IN1
in[22] => Decoder10.IN1
in[23] => Decoder11.IN0
in[23] => Decoder10.IN0
in[24] => Decoder13.IN3
in[25] => Decoder13.IN2
in[25] => Decoder12.IN2
in[26] => Decoder13.IN1
in[26] => Decoder12.IN1
in[27] => Decoder13.IN0
in[27] => Decoder12.IN0
in[28] => Decoder15.IN3
in[29] => Decoder15.IN2
in[29] => Decoder14.IN2
in[30] => Decoder15.IN1
in[30] => Decoder14.IN1
in[31] => Decoder15.IN0
in[31] => Decoder14.IN0
out[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Decoder0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= <GND>
out[8] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Decoder2.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= <GND>
out[16] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Decoder4.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= <GND>
out[24] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Decoder6.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= <GND>
out[32] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
out[33] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
out[34] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
out[35] <= Decoder8.DB_MAX_OUTPUT_PORT_TYPE
out[36] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
out[37] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
out[38] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
out[39] <= <GND>
out[40] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
out[41] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
out[42] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
out[43] <= Decoder10.DB_MAX_OUTPUT_PORT_TYPE
out[44] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
out[45] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
out[46] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
out[47] <= <GND>
out[48] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
out[49] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
out[50] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
out[51] <= Decoder12.DB_MAX_OUTPUT_PORT_TYPE
out[52] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
out[53] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
out[54] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
out[55] <= <GND>
out[56] <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
out[57] <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
out[58] <= WideOr29.DB_MAX_OUTPUT_PORT_TYPE
out[59] <= Decoder14.DB_MAX_OUTPUT_PORT_TYPE
out[60] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
out[61] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
out[62] <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
out[63] <= <GND>


|musa|mux_lcd:comb_120
in0[0] => out~7.DATAA
in0[1] => out~6.DATAA
in0[2] => out~5.DATAA
in0[3] => out~4.DATAA
in0[4] => out~3.DATAA
in0[5] => out~2.DATAA
in0[6] => out~1.DATAA
in0[7] => out~0.DATAA
in1[0] => out~7.DATAB
in1[1] => out~6.DATAB
in1[2] => out~5.DATAB
in1[3] => out~4.DATAB
in1[4] => out~3.DATAB
in1[5] => out~2.DATAB
in1[6] => out~1.DATAB
in1[7] => out~0.DATAB
ctrl => out~7.OUTPUTSELECT
ctrl => out~6.OUTPUTSELECT
ctrl => out~5.OUTPUTSELECT
ctrl => out~4.OUTPUTSELECT
ctrl => out~3.OUTPUTSELECT
ctrl => out~2.OUTPUTSELECT
ctrl => out~1.OUTPUTSELECT
ctrl => out~0.OUTPUTSELECT
out[0] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


