|Mercury
clock => clock~0.IN4
ADC[0] => ~NO_FANOUT~
ADC[1] => ~NO_FANOUT~
ADC[2] => ~NO_FANOUT~
ADC[3] => ~NO_FANOUT~
ADC[4] => ~NO_FANOUT~
ADC[5] => ~NO_FANOUT~
ADC[6] => ~NO_FANOUT~
ADC[7] => ~NO_FANOUT~
ADC[8] => ~NO_FANOUT~
ADC[9] => ~NO_FANOUT~
ADC[10] => ~NO_FANOUT~
ADC[11] => ~NO_FANOUT~
ADC[12] => ~NO_FANOUT~
ADC[13] => ~NO_FANOUT~
ADC[14] => ~NO_FANOUT~
ADC[15] => ~NO_FANOUT~
IFCLK => state_FX[3].CLK
IFCLK => state_FX[2].CLK
IFCLK => state_FX[1].CLK
IFCLK => state_FX[0].CLK
IFCLK => SLWR~reg0.CLK
IFCLK => SLEN.CLK
IFCLK => Tx_read_clock.CLK
IFCLK => FIFO_ADR[1]~reg0.CLK
IFCLK => FIFO_ADR[0]~reg0.CLK
IFCLK => SLRD~reg0.CLK
IFCLK => SLOE~reg0.CLK
IFCLK => Rx_register[15].CLK
IFCLK => Rx_register[14].CLK
IFCLK => Rx_register[13].CLK
IFCLK => Rx_register[12].CLK
IFCLK => Rx_register[11].CLK
IFCLK => Rx_register[10].CLK
IFCLK => Rx_register[9].CLK
IFCLK => Rx_register[8].CLK
IFCLK => Rx_register[7].CLK
IFCLK => Rx_register[6].CLK
IFCLK => Rx_register[5].CLK
IFCLK => Rx_register[4].CLK
IFCLK => Rx_register[3].CLK
IFCLK => Rx_register[2].CLK
IFCLK => Rx_register[1].CLK
IFCLK => Rx_register[0].CLK
IFCLK => syncd_write_used[10].CLK
FX2_FD[0] <= FX2_FD~31
FX2_FD[1] <= FX2_FD~30
FX2_FD[2] <= FX2_FD~29
FX2_FD[3] <= FX2_FD~28
FX2_FD[4] <= FX2_FD~27
FX2_FD[5] <= FX2_FD~26
FX2_FD[6] <= FX2_FD~25
FX2_FD[7] <= FX2_FD~24
FX2_FD[8] <= FX2_FD~23
FX2_FD[9] <= FX2_FD~22
FX2_FD[10] <= FX2_FD~21
FX2_FD[11] <= FX2_FD~20
FX2_FD[12] <= FX2_FD~19
FX2_FD[13] <= FX2_FD~18
FX2_FD[14] <= FX2_FD~17
FX2_FD[15] <= FX2_FD~16
FIFO_ADR[0] <= FIFO_ADR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FIFO_ADR[1] <= FIFO_ADR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLRD <= SLRD~1.DB_MAX_OUTPUT_PORT_TYPE
SLWR <= SLWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
SLOE <= SLOE~reg0.DB_MAX_OUTPUT_PORT_TYPE
FLAGA => Mux6.IN19
FLAGA => SLOE~0.OUTPUTSELECT
FLAGA => Mux4.IN14
FLAGA => DEBUG_LED3.DATAIN
FLAGC => Tx_read_clock~0.OUTPUTSELECT
FLAGC => SLEN~0.OUTPUTSELECT
FLAGC => Mux5.IN19
FLAGC => SLWR~1.OUTPUTSELECT
FLAGC => Mux6.IN13
FLAGC => DEBUG_LED1.DATAIN
PKEND <= <VCC>
DEBUG_LED0 <= have_sync.DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED1 <= FLAGC.DB_MAX_OUTPUT_PORT_TYPE
DEBUG_LED2 <= cicint:cic_I.ce_out
DEBUG_LED3 <= FLAGA.DB_MAX_OUTPUT_PORT_TYPE
DAC[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
DAC[13] <= Add3.DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO1 <= PWM_clock.DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO2 <= SLRD~1.DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO3 <= fifo_enable~0.DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO4 <= state_PWM[0].DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO5 <= clock_8~1.DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO6 <= state_PWM[1].DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO7 <= Rx_fifo:Rx_fifo.wrfull
FPGA_GPIO8 <= state_PWM[2].DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO9 <= Rx_fifo:Rx_fifo.rdfull
FPGA_GPIO10 <= state_PWM[3].DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO11 <= led0.DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO12 <= state_PWM[4].DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO13 <= <GND>
FPGA_GPIO14 <= I_PWM_accumulator[16].DB_MAX_OUTPUT_PORT_TYPE
FPGA_GPIO15 <= <GND>
FPGA_GPIO16 <= Q_PWM_accumulator[16].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cicint:cic_I
clk => cur_count[9].CLK
clk => cur_count[8].CLK
clk => cur_count[7].CLK
clk => cur_count[6].CLK
clk => cur_count[5].CLK
clk => cur_count[4].CLK
clk => cur_count[3].CLK
clk => cur_count[2].CLK
clk => cur_count[1].CLK
clk => cur_count[0].CLK
clk => ce_out_reg.CLK
clk => input_register[15].CLK
clk => input_register[14].CLK
clk => input_register[13].CLK
clk => input_register[12].CLK
clk => input_register[11].CLK
clk => input_register[10].CLK
clk => input_register[9].CLK
clk => input_register[8].CLK
clk => input_register[7].CLK
clk => input_register[6].CLK
clk => input_register[5].CLK
clk => input_register[4].CLK
clk => input_register[3].CLK
clk => input_register[2].CLK
clk => input_register[1].CLK
clk => input_register[0].CLK
clk => diff1[16].CLK
clk => diff1[15].CLK
clk => diff1[14].CLK
clk => diff1[13].CLK
clk => diff1[12].CLK
clk => diff1[11].CLK
clk => diff1[10].CLK
clk => diff1[9].CLK
clk => diff1[8].CLK
clk => diff1[7].CLK
clk => diff1[6].CLK
clk => diff1[5].CLK
clk => diff1[4].CLK
clk => diff1[3].CLK
clk => diff1[2].CLK
clk => diff1[1].CLK
clk => diff1[0].CLK
clk => cic_pipeline1[16].CLK
clk => cic_pipeline1[15].CLK
clk => cic_pipeline1[14].CLK
clk => cic_pipeline1[13].CLK
clk => cic_pipeline1[12].CLK
clk => cic_pipeline1[11].CLK
clk => cic_pipeline1[10].CLK
clk => cic_pipeline1[9].CLK
clk => cic_pipeline1[8].CLK
clk => cic_pipeline1[7].CLK
clk => cic_pipeline1[6].CLK
clk => cic_pipeline1[5].CLK
clk => cic_pipeline1[4].CLK
clk => cic_pipeline1[3].CLK
clk => cic_pipeline1[2].CLK
clk => cic_pipeline1[1].CLK
clk => cic_pipeline1[0].CLK
clk => diff2[17].CLK
clk => diff2[16].CLK
clk => diff2[15].CLK
clk => diff2[14].CLK
clk => diff2[13].CLK
clk => diff2[12].CLK
clk => diff2[11].CLK
clk => diff2[10].CLK
clk => diff2[9].CLK
clk => diff2[8].CLK
clk => diff2[7].CLK
clk => diff2[6].CLK
clk => diff2[5].CLK
clk => diff2[4].CLK
clk => diff2[3].CLK
clk => diff2[2].CLK
clk => diff2[1].CLK
clk => diff2[0].CLK
clk => cic_pipeline2[17].CLK
clk => cic_pipeline2[16].CLK
clk => cic_pipeline2[15].CLK
clk => cic_pipeline2[14].CLK
clk => cic_pipeline2[13].CLK
clk => cic_pipeline2[12].CLK
clk => cic_pipeline2[11].CLK
clk => cic_pipeline2[10].CLK
clk => cic_pipeline2[9].CLK
clk => cic_pipeline2[8].CLK
clk => cic_pipeline2[7].CLK
clk => cic_pipeline2[6].CLK
clk => cic_pipeline2[5].CLK
clk => cic_pipeline2[4].CLK
clk => cic_pipeline2[3].CLK
clk => cic_pipeline2[2].CLK
clk => cic_pipeline2[1].CLK
clk => cic_pipeline2[0].CLK
clk => diff3[18].CLK
clk => diff3[17].CLK
clk => diff3[16].CLK
clk => diff3[15].CLK
clk => diff3[14].CLK
clk => diff3[13].CLK
clk => diff3[12].CLK
clk => diff3[11].CLK
clk => diff3[10].CLK
clk => diff3[9].CLK
clk => diff3[8].CLK
clk => diff3[7].CLK
clk => diff3[6].CLK
clk => diff3[5].CLK
clk => diff3[4].CLK
clk => diff3[3].CLK
clk => diff3[2].CLK
clk => diff3[1].CLK
clk => diff3[0].CLK
clk => cic_pipeline3[18].CLK
clk => cic_pipeline3[17].CLK
clk => cic_pipeline3[16].CLK
clk => cic_pipeline3[15].CLK
clk => cic_pipeline3[14].CLK
clk => cic_pipeline3[13].CLK
clk => cic_pipeline3[12].CLK
clk => cic_pipeline3[11].CLK
clk => cic_pipeline3[10].CLK
clk => cic_pipeline3[9].CLK
clk => cic_pipeline3[8].CLK
clk => cic_pipeline3[7].CLK
clk => cic_pipeline3[6].CLK
clk => cic_pipeline3[5].CLK
clk => cic_pipeline3[4].CLK
clk => cic_pipeline3[3].CLK
clk => cic_pipeline3[2].CLK
clk => cic_pipeline3[1].CLK
clk => cic_pipeline3[0].CLK
clk => diff4[19].CLK
clk => diff4[18].CLK
clk => diff4[17].CLK
clk => diff4[16].CLK
clk => diff4[15].CLK
clk => diff4[14].CLK
clk => diff4[13].CLK
clk => diff4[12].CLK
clk => diff4[11].CLK
clk => diff4[10].CLK
clk => diff4[9].CLK
clk => diff4[8].CLK
clk => diff4[7].CLK
clk => diff4[6].CLK
clk => diff4[5].CLK
clk => diff4[4].CLK
clk => diff4[3].CLK
clk => diff4[2].CLK
clk => diff4[1].CLK
clk => diff4[0].CLK
clk => cic_pipeline4[19].CLK
clk => cic_pipeline4[18].CLK
clk => cic_pipeline4[17].CLK
clk => cic_pipeline4[16].CLK
clk => cic_pipeline4[15].CLK
clk => cic_pipeline4[14].CLK
clk => cic_pipeline4[13].CLK
clk => cic_pipeline4[12].CLK
clk => cic_pipeline4[11].CLK
clk => cic_pipeline4[10].CLK
clk => cic_pipeline4[9].CLK
clk => cic_pipeline4[8].CLK
clk => cic_pipeline4[7].CLK
clk => cic_pipeline4[6].CLK
clk => cic_pipeline4[5].CLK
clk => cic_pipeline4[4].CLK
clk => cic_pipeline4[3].CLK
clk => cic_pipeline4[2].CLK
clk => cic_pipeline4[1].CLK
clk => cic_pipeline4[0].CLK
clk => diff5[19].CLK
clk => diff5[18].CLK
clk => diff5[17].CLK
clk => diff5[16].CLK
clk => diff5[15].CLK
clk => diff5[14].CLK
clk => diff5[13].CLK
clk => diff5[12].CLK
clk => diff5[11].CLK
clk => diff5[10].CLK
clk => diff5[9].CLK
clk => diff5[8].CLK
clk => diff5[7].CLK
clk => diff5[6].CLK
clk => diff5[5].CLK
clk => diff5[4].CLK
clk => diff5[3].CLK
clk => diff5[2].CLK
clk => diff5[1].CLK
clk => diff5[0].CLK
clk => cic_pipeline5[19].CLK
clk => cic_pipeline5[18].CLK
clk => cic_pipeline5[17].CLK
clk => cic_pipeline5[16].CLK
clk => cic_pipeline5[15].CLK
clk => cic_pipeline5[14].CLK
clk => cic_pipeline5[13].CLK
clk => cic_pipeline5[12].CLK
clk => cic_pipeline5[11].CLK
clk => cic_pipeline5[10].CLK
clk => cic_pipeline5[9].CLK
clk => cic_pipeline5[8].CLK
clk => cic_pipeline5[7].CLK
clk => cic_pipeline5[6].CLK
clk => cic_pipeline5[5].CLK
clk => cic_pipeline5[4].CLK
clk => cic_pipeline5[3].CLK
clk => cic_pipeline5[2].CLK
clk => cic_pipeline5[1].CLK
clk => cic_pipeline5[0].CLK
clk => section_out6[19].CLK
clk => section_out6[18].CLK
clk => section_out6[17].CLK
clk => section_out6[16].CLK
clk => section_out6[15].CLK
clk => section_out6[14].CLK
clk => section_out6[13].CLK
clk => section_out6[12].CLK
clk => section_out6[11].CLK
clk => section_out6[10].CLK
clk => section_out6[9].CLK
clk => section_out6[8].CLK
clk => section_out6[7].CLK
clk => section_out6[6].CLK
clk => section_out6[5].CLK
clk => section_out6[4].CLK
clk => section_out6[3].CLK
clk => section_out6[2].CLK
clk => section_out6[1].CLK
clk => section_out6[0].CLK
clk => section_out7[29].CLK
clk => section_out7[28].CLK
clk => section_out7[27].CLK
clk => section_out7[26].CLK
clk => section_out7[25].CLK
clk => section_out7[24].CLK
clk => section_out7[23].CLK
clk => section_out7[22].CLK
clk => section_out7[21].CLK
clk => section_out7[20].CLK
clk => section_out7[19].CLK
clk => section_out7[18].CLK
clk => section_out7[17].CLK
clk => section_out7[16].CLK
clk => section_out7[15].CLK
clk => section_out7[14].CLK
clk => section_out7[13].CLK
clk => section_out7[12].CLK
clk => section_out7[11].CLK
clk => section_out7[10].CLK
clk => section_out7[9].CLK
clk => section_out7[8].CLK
clk => section_out7[7].CLK
clk => section_out7[6].CLK
clk => section_out7[5].CLK
clk => section_out7[4].CLK
clk => section_out7[3].CLK
clk => section_out7[2].CLK
clk => section_out7[1].CLK
clk => section_out7[0].CLK
clk => section_out8[39].CLK
clk => section_out8[38].CLK
clk => section_out8[37].CLK
clk => section_out8[36].CLK
clk => section_out8[35].CLK
clk => section_out8[34].CLK
clk => section_out8[33].CLK
clk => section_out8[32].CLK
clk => section_out8[31].CLK
clk => section_out8[30].CLK
clk => section_out8[29].CLK
clk => section_out8[28].CLK
clk => section_out8[27].CLK
clk => section_out8[26].CLK
clk => section_out8[25].CLK
clk => section_out8[24].CLK
clk => section_out8[23].CLK
clk => section_out8[22].CLK
clk => section_out8[21].CLK
clk => section_out8[20].CLK
clk => section_out8[19].CLK
clk => section_out8[18].CLK
clk => section_out8[17].CLK
clk => section_out8[16].CLK
clk => section_out8[15].CLK
clk => section_out8[14].CLK
clk => section_out8[13].CLK
clk => section_out8[12].CLK
clk => section_out8[11].CLK
clk => section_out8[10].CLK
clk => section_out8[9].CLK
clk => section_out8[8].CLK
clk => section_out8[7].CLK
clk => section_out8[6].CLK
clk => section_out8[5].CLK
clk => section_out8[4].CLK
clk => section_out8[3].CLK
clk => section_out8[2].CLK
clk => section_out8[1].CLK
clk => section_out8[0].CLK
clk => section_out9[49].CLK
clk => section_out9[48].CLK
clk => section_out9[47].CLK
clk => section_out9[46].CLK
clk => section_out9[45].CLK
clk => section_out9[44].CLK
clk => section_out9[43].CLK
clk => section_out9[42].CLK
clk => section_out9[41].CLK
clk => section_out9[40].CLK
clk => section_out9[39].CLK
clk => section_out9[38].CLK
clk => section_out9[37].CLK
clk => section_out9[36].CLK
clk => section_out9[35].CLK
clk => section_out9[34].CLK
clk => section_out9[33].CLK
clk => section_out9[32].CLK
clk => section_out9[31].CLK
clk => section_out9[30].CLK
clk => section_out9[29].CLK
clk => section_out9[28].CLK
clk => section_out9[27].CLK
clk => section_out9[26].CLK
clk => section_out9[25].CLK
clk => section_out9[24].CLK
clk => section_out9[23].CLK
clk => section_out9[22].CLK
clk => section_out9[21].CLK
clk => section_out9[20].CLK
clk => section_out9[19].CLK
clk => section_out9[18].CLK
clk => section_out9[17].CLK
clk => section_out9[16].CLK
clk => section_out9[15].CLK
clk => section_out9[14].CLK
clk => section_out9[13].CLK
clk => section_out9[12].CLK
clk => section_out9[11].CLK
clk => section_out9[10].CLK
clk => section_out9[9].CLK
clk => section_out9[8].CLK
clk => section_out9[7].CLK
clk => section_out9[6].CLK
clk => section_out9[5].CLK
clk => section_out9[4].CLK
clk => section_out9[3].CLK
clk => section_out9[2].CLK
clk => section_out9[1].CLK
clk => section_out9[0].CLK
clk => section_out10[59].CLK
clk => section_out10[58].CLK
clk => section_out10[57].CLK
clk => section_out10[56].CLK
clk => section_out10[55].CLK
clk => section_out10[54].CLK
clk => section_out10[53].CLK
clk => section_out10[52].CLK
clk => section_out10[51].CLK
clk => section_out10[50].CLK
clk => section_out10[49].CLK
clk => section_out10[48].CLK
clk => section_out10[47].CLK
clk => section_out10[46].CLK
clk => section_out10[45].CLK
clk => section_out10[44].CLK
clk => section_out10[43].CLK
clk => section_out10[42].CLK
clk => section_out10[41].CLK
clk => section_out10[40].CLK
clk => section_out10[39].CLK
clk => section_out10[38].CLK
clk => section_out10[37].CLK
clk => section_out10[36].CLK
clk => section_out10[35].CLK
clk => section_out10[34].CLK
clk => section_out10[33].CLK
clk => section_out10[32].CLK
clk => section_out10[31].CLK
clk => section_out10[30].CLK
clk => section_out10[29].CLK
clk => section_out10[28].CLK
clk => section_out10[27].CLK
clk => section_out10[26].CLK
clk => section_out10[25].CLK
clk => section_out10[24].CLK
clk => section_out10[23].CLK
clk => section_out10[22].CLK
clk => section_out10[21].CLK
clk => section_out10[20].CLK
clk => section_out10[19].CLK
clk => section_out10[18].CLK
clk => section_out10[17].CLK
clk => section_out10[16].CLK
clk => section_out10[15].CLK
clk => section_out10[14].CLK
clk => section_out10[13].CLK
clk => section_out10[12].CLK
clk => section_out10[11].CLK
clk => section_out10[10].CLK
clk => section_out10[9].CLK
clk => section_out10[8].CLK
clk => section_out10[7].CLK
clk => section_out10[6].CLK
clk => section_out10[5].CLK
clk => section_out10[4].CLK
clk => section_out10[3].CLK
clk => section_out10[2].CLK
clk => section_out10[1].CLK
clk => section_out10[0].CLK
clk => output_register[15].CLK
clk => output_register[14].CLK
clk => output_register[13].CLK
clk => output_register[12].CLK
clk => output_register[11].CLK
clk => output_register[10].CLK
clk => output_register[9].CLK
clk => output_register[8].CLK
clk => output_register[7].CLK
clk => output_register[6].CLK
clk => output_register[5].CLK
clk => output_register[4].CLK
clk => output_register[3].CLK
clk => output_register[2].CLK
clk => output_register[1].CLK
clk => output_register[0].CLK
clk => cur_count[10].CLK
clk_enable => phase_0~0.IN0
clk_enable => cur_count[9].ENA
clk_enable => cur_count[8].ENA
clk_enable => cur_count[7].ENA
clk_enable => cur_count[6].ENA
clk_enable => cur_count[5].ENA
clk_enable => cur_count[4].ENA
clk_enable => cur_count[3].ENA
clk_enable => cur_count[2].ENA
clk_enable => cur_count[1].ENA
clk_enable => cur_count[0].ENA
clk_enable => section_out6[19].ENA
clk_enable => section_out6[18].ENA
clk_enable => section_out6[17].ENA
clk_enable => section_out6[16].ENA
clk_enable => section_out6[15].ENA
clk_enable => section_out6[14].ENA
clk_enable => section_out6[13].ENA
clk_enable => section_out6[12].ENA
clk_enable => section_out6[11].ENA
clk_enable => section_out6[10].ENA
clk_enable => section_out6[9].ENA
clk_enable => section_out6[8].ENA
clk_enable => section_out6[7].ENA
clk_enable => section_out6[6].ENA
clk_enable => section_out6[5].ENA
clk_enable => section_out6[4].ENA
clk_enable => section_out6[3].ENA
clk_enable => section_out6[2].ENA
clk_enable => section_out6[1].ENA
clk_enable => section_out6[0].ENA
clk_enable => section_out7[29].ENA
clk_enable => section_out7[28].ENA
clk_enable => section_out7[27].ENA
clk_enable => section_out7[26].ENA
clk_enable => section_out7[25].ENA
clk_enable => section_out7[24].ENA
clk_enable => section_out7[23].ENA
clk_enable => section_out7[22].ENA
clk_enable => section_out7[21].ENA
clk_enable => section_out7[20].ENA
clk_enable => section_out7[19].ENA
clk_enable => section_out7[18].ENA
clk_enable => section_out7[17].ENA
clk_enable => section_out7[16].ENA
clk_enable => section_out7[15].ENA
clk_enable => section_out7[14].ENA
clk_enable => section_out7[13].ENA
clk_enable => section_out7[12].ENA
clk_enable => section_out7[11].ENA
clk_enable => section_out7[10].ENA
clk_enable => section_out7[9].ENA
clk_enable => section_out7[8].ENA
clk_enable => section_out7[7].ENA
clk_enable => section_out7[6].ENA
clk_enable => section_out7[5].ENA
clk_enable => section_out7[4].ENA
clk_enable => section_out7[3].ENA
clk_enable => section_out7[2].ENA
clk_enable => section_out7[1].ENA
clk_enable => section_out7[0].ENA
clk_enable => section_out8[39].ENA
clk_enable => section_out8[38].ENA
clk_enable => section_out8[37].ENA
clk_enable => section_out8[36].ENA
clk_enable => section_out8[35].ENA
clk_enable => section_out8[34].ENA
clk_enable => section_out8[33].ENA
clk_enable => section_out8[32].ENA
clk_enable => section_out8[31].ENA
clk_enable => section_out8[30].ENA
clk_enable => section_out8[29].ENA
clk_enable => section_out8[28].ENA
clk_enable => section_out8[27].ENA
clk_enable => section_out8[26].ENA
clk_enable => section_out8[25].ENA
clk_enable => section_out8[24].ENA
clk_enable => section_out8[23].ENA
clk_enable => section_out8[22].ENA
clk_enable => section_out8[21].ENA
clk_enable => section_out8[20].ENA
clk_enable => section_out8[19].ENA
clk_enable => section_out8[18].ENA
clk_enable => section_out8[17].ENA
clk_enable => section_out8[16].ENA
clk_enable => section_out8[15].ENA
clk_enable => section_out8[14].ENA
clk_enable => section_out8[13].ENA
clk_enable => section_out8[12].ENA
clk_enable => section_out8[11].ENA
clk_enable => section_out8[10].ENA
clk_enable => section_out8[9].ENA
clk_enable => section_out8[8].ENA
clk_enable => section_out8[7].ENA
clk_enable => section_out8[6].ENA
clk_enable => section_out8[5].ENA
clk_enable => section_out8[4].ENA
clk_enable => section_out8[3].ENA
clk_enable => section_out8[2].ENA
clk_enable => section_out8[1].ENA
clk_enable => section_out8[0].ENA
clk_enable => section_out9[49].ENA
clk_enable => section_out9[48].ENA
clk_enable => section_out9[47].ENA
clk_enable => section_out9[46].ENA
clk_enable => section_out9[45].ENA
clk_enable => section_out9[44].ENA
clk_enable => section_out9[43].ENA
clk_enable => section_out9[42].ENA
clk_enable => section_out9[41].ENA
clk_enable => section_out9[40].ENA
clk_enable => section_out9[39].ENA
clk_enable => section_out9[38].ENA
clk_enable => section_out9[37].ENA
clk_enable => section_out9[36].ENA
clk_enable => section_out9[35].ENA
clk_enable => section_out9[34].ENA
clk_enable => section_out9[33].ENA
clk_enable => section_out9[32].ENA
clk_enable => section_out9[31].ENA
clk_enable => section_out9[30].ENA
clk_enable => section_out9[29].ENA
clk_enable => section_out9[28].ENA
clk_enable => section_out9[27].ENA
clk_enable => section_out9[26].ENA
clk_enable => section_out9[25].ENA
clk_enable => section_out9[24].ENA
clk_enable => section_out9[23].ENA
clk_enable => section_out9[22].ENA
clk_enable => section_out9[21].ENA
clk_enable => section_out9[20].ENA
clk_enable => section_out9[19].ENA
clk_enable => section_out9[18].ENA
clk_enable => section_out9[17].ENA
clk_enable => section_out9[16].ENA
clk_enable => section_out9[15].ENA
clk_enable => section_out9[14].ENA
clk_enable => section_out9[13].ENA
clk_enable => section_out9[12].ENA
clk_enable => section_out9[11].ENA
clk_enable => section_out9[10].ENA
clk_enable => section_out9[9].ENA
clk_enable => section_out9[8].ENA
clk_enable => section_out9[7].ENA
clk_enable => section_out9[6].ENA
clk_enable => section_out9[5].ENA
clk_enable => section_out9[4].ENA
clk_enable => section_out9[3].ENA
clk_enable => section_out9[2].ENA
clk_enable => section_out9[1].ENA
clk_enable => section_out9[0].ENA
clk_enable => section_out10[59].ENA
clk_enable => section_out10[58].ENA
clk_enable => section_out10[57].ENA
clk_enable => section_out10[56].ENA
clk_enable => section_out10[55].ENA
clk_enable => section_out10[54].ENA
clk_enable => section_out10[53].ENA
clk_enable => section_out10[52].ENA
clk_enable => section_out10[51].ENA
clk_enable => section_out10[50].ENA
clk_enable => section_out10[49].ENA
clk_enable => section_out10[48].ENA
clk_enable => section_out10[47].ENA
clk_enable => section_out10[46].ENA
clk_enable => section_out10[45].ENA
clk_enable => section_out10[44].ENA
clk_enable => section_out10[43].ENA
clk_enable => section_out10[42].ENA
clk_enable => section_out10[41].ENA
clk_enable => section_out10[40].ENA
clk_enable => section_out10[39].ENA
clk_enable => section_out10[38].ENA
clk_enable => section_out10[37].ENA
clk_enable => section_out10[36].ENA
clk_enable => section_out10[35].ENA
clk_enable => section_out10[34].ENA
clk_enable => section_out10[33].ENA
clk_enable => section_out10[32].ENA
clk_enable => section_out10[31].ENA
clk_enable => section_out10[30].ENA
clk_enable => section_out10[29].ENA
clk_enable => section_out10[28].ENA
clk_enable => section_out10[27].ENA
clk_enable => section_out10[26].ENA
clk_enable => section_out10[25].ENA
clk_enable => section_out10[24].ENA
clk_enable => section_out10[23].ENA
clk_enable => section_out10[22].ENA
clk_enable => section_out10[21].ENA
clk_enable => section_out10[20].ENA
clk_enable => section_out10[19].ENA
clk_enable => section_out10[18].ENA
clk_enable => section_out10[17].ENA
clk_enable => section_out10[16].ENA
clk_enable => section_out10[15].ENA
clk_enable => section_out10[14].ENA
clk_enable => section_out10[13].ENA
clk_enable => section_out10[12].ENA
clk_enable => section_out10[11].ENA
clk_enable => section_out10[10].ENA
clk_enable => section_out10[9].ENA
clk_enable => section_out10[8].ENA
clk_enable => section_out10[7].ENA
clk_enable => section_out10[6].ENA
clk_enable => section_out10[5].ENA
clk_enable => section_out10[4].ENA
clk_enable => section_out10[3].ENA
clk_enable => section_out10[2].ENA
clk_enable => section_out10[1].ENA
clk_enable => section_out10[0].ENA
clk_enable => output_register[15].ENA
clk_enable => output_register[14].ENA
clk_enable => output_register[13].ENA
clk_enable => output_register[12].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
clk_enable => output_register[0].ENA
clk_enable => cur_count[10].ENA
reset => cur_count[9].ACLR
reset => cur_count[8].ACLR
reset => cur_count[7].ACLR
reset => cur_count[6].ACLR
reset => cur_count[5].ACLR
reset => cur_count[4].ACLR
reset => cur_count[3].ACLR
reset => cur_count[2].ACLR
reset => cur_count[1].ACLR
reset => cur_count[0].ACLR
reset => ce_out_reg.ACLR
reset => input_register[15].ACLR
reset => input_register[14].ACLR
reset => input_register[13].ACLR
reset => input_register[12].ACLR
reset => input_register[11].ACLR
reset => input_register[10].ACLR
reset => input_register[9].ACLR
reset => input_register[8].ACLR
reset => input_register[7].ACLR
reset => input_register[6].ACLR
reset => input_register[5].ACLR
reset => input_register[4].ACLR
reset => input_register[3].ACLR
reset => input_register[2].ACLR
reset => input_register[1].ACLR
reset => input_register[0].ACLR
reset => diff1[16].ACLR
reset => diff1[15].ACLR
reset => diff1[14].ACLR
reset => diff1[13].ACLR
reset => diff1[12].ACLR
reset => diff1[11].ACLR
reset => diff1[10].ACLR
reset => diff1[9].ACLR
reset => diff1[8].ACLR
reset => diff1[7].ACLR
reset => diff1[6].ACLR
reset => diff1[5].ACLR
reset => diff1[4].ACLR
reset => diff1[3].ACLR
reset => diff1[2].ACLR
reset => diff1[1].ACLR
reset => diff1[0].ACLR
reset => cic_pipeline1[16].ACLR
reset => cic_pipeline1[15].ACLR
reset => cic_pipeline1[14].ACLR
reset => cic_pipeline1[13].ACLR
reset => cic_pipeline1[12].ACLR
reset => cic_pipeline1[11].ACLR
reset => cic_pipeline1[10].ACLR
reset => cic_pipeline1[9].ACLR
reset => cic_pipeline1[8].ACLR
reset => cic_pipeline1[7].ACLR
reset => cic_pipeline1[6].ACLR
reset => cic_pipeline1[5].ACLR
reset => cic_pipeline1[4].ACLR
reset => cic_pipeline1[3].ACLR
reset => cic_pipeline1[2].ACLR
reset => cic_pipeline1[1].ACLR
reset => cic_pipeline1[0].ACLR
reset => diff2[17].ACLR
reset => diff2[16].ACLR
reset => diff2[15].ACLR
reset => diff2[14].ACLR
reset => diff2[13].ACLR
reset => diff2[12].ACLR
reset => diff2[11].ACLR
reset => diff2[10].ACLR
reset => diff2[9].ACLR
reset => diff2[8].ACLR
reset => diff2[7].ACLR
reset => diff2[6].ACLR
reset => diff2[5].ACLR
reset => diff2[4].ACLR
reset => diff2[3].ACLR
reset => diff2[2].ACLR
reset => diff2[1].ACLR
reset => diff2[0].ACLR
reset => cic_pipeline2[17].ACLR
reset => cic_pipeline2[16].ACLR
reset => cic_pipeline2[15].ACLR
reset => cic_pipeline2[14].ACLR
reset => cic_pipeline2[13].ACLR
reset => cic_pipeline2[12].ACLR
reset => cic_pipeline2[11].ACLR
reset => cic_pipeline2[10].ACLR
reset => cic_pipeline2[9].ACLR
reset => cic_pipeline2[8].ACLR
reset => cic_pipeline2[7].ACLR
reset => cic_pipeline2[6].ACLR
reset => cic_pipeline2[5].ACLR
reset => cic_pipeline2[4].ACLR
reset => cic_pipeline2[3].ACLR
reset => cic_pipeline2[2].ACLR
reset => cic_pipeline2[1].ACLR
reset => cic_pipeline2[0].ACLR
reset => diff3[18].ACLR
reset => diff3[17].ACLR
reset => diff3[16].ACLR
reset => diff3[15].ACLR
reset => diff3[14].ACLR
reset => diff3[13].ACLR
reset => diff3[12].ACLR
reset => diff3[11].ACLR
reset => diff3[10].ACLR
reset => diff3[9].ACLR
reset => diff3[8].ACLR
reset => diff3[7].ACLR
reset => diff3[6].ACLR
reset => diff3[5].ACLR
reset => diff3[4].ACLR
reset => diff3[3].ACLR
reset => diff3[2].ACLR
reset => diff3[1].ACLR
reset => diff3[0].ACLR
reset => cic_pipeline3[18].ACLR
reset => cic_pipeline3[17].ACLR
reset => cic_pipeline3[16].ACLR
reset => cic_pipeline3[15].ACLR
reset => cic_pipeline3[14].ACLR
reset => cic_pipeline3[13].ACLR
reset => cic_pipeline3[12].ACLR
reset => cic_pipeline3[11].ACLR
reset => cic_pipeline3[10].ACLR
reset => cic_pipeline3[9].ACLR
reset => cic_pipeline3[8].ACLR
reset => cic_pipeline3[7].ACLR
reset => cic_pipeline3[6].ACLR
reset => cic_pipeline3[5].ACLR
reset => cic_pipeline3[4].ACLR
reset => cic_pipeline3[3].ACLR
reset => cic_pipeline3[2].ACLR
reset => cic_pipeline3[1].ACLR
reset => cic_pipeline3[0].ACLR
reset => diff4[19].ACLR
reset => diff4[18].ACLR
reset => diff4[17].ACLR
reset => diff4[16].ACLR
reset => diff4[15].ACLR
reset => diff4[14].ACLR
reset => diff4[13].ACLR
reset => diff4[12].ACLR
reset => diff4[11].ACLR
reset => diff4[10].ACLR
reset => diff4[9].ACLR
reset => diff4[8].ACLR
reset => diff4[7].ACLR
reset => diff4[6].ACLR
reset => diff4[5].ACLR
reset => diff4[4].ACLR
reset => diff4[3].ACLR
reset => diff4[2].ACLR
reset => diff4[1].ACLR
reset => diff4[0].ACLR
reset => cic_pipeline4[19].ACLR
reset => cic_pipeline4[18].ACLR
reset => cic_pipeline4[17].ACLR
reset => cic_pipeline4[16].ACLR
reset => cic_pipeline4[15].ACLR
reset => cic_pipeline4[14].ACLR
reset => cic_pipeline4[13].ACLR
reset => cic_pipeline4[12].ACLR
reset => cic_pipeline4[11].ACLR
reset => cic_pipeline4[10].ACLR
reset => cic_pipeline4[9].ACLR
reset => cic_pipeline4[8].ACLR
reset => cic_pipeline4[7].ACLR
reset => cic_pipeline4[6].ACLR
reset => cic_pipeline4[5].ACLR
reset => cic_pipeline4[4].ACLR
reset => cic_pipeline4[3].ACLR
reset => cic_pipeline4[2].ACLR
reset => cic_pipeline4[1].ACLR
reset => cic_pipeline4[0].ACLR
reset => diff5[19].ACLR
reset => diff5[18].ACLR
reset => diff5[17].ACLR
reset => diff5[16].ACLR
reset => diff5[15].ACLR
reset => diff5[14].ACLR
reset => diff5[13].ACLR
reset => diff5[12].ACLR
reset => diff5[11].ACLR
reset => diff5[10].ACLR
reset => diff5[9].ACLR
reset => diff5[8].ACLR
reset => diff5[7].ACLR
reset => diff5[6].ACLR
reset => diff5[5].ACLR
reset => diff5[4].ACLR
reset => diff5[3].ACLR
reset => diff5[2].ACLR
reset => diff5[1].ACLR
reset => diff5[0].ACLR
reset => cic_pipeline5[19].ACLR
reset => cic_pipeline5[18].ACLR
reset => cic_pipeline5[17].ACLR
reset => cic_pipeline5[16].ACLR
reset => cic_pipeline5[15].ACLR
reset => cic_pipeline5[14].ACLR
reset => cic_pipeline5[13].ACLR
reset => cic_pipeline5[12].ACLR
reset => cic_pipeline5[11].ACLR
reset => cic_pipeline5[10].ACLR
reset => cic_pipeline5[9].ACLR
reset => cic_pipeline5[8].ACLR
reset => cic_pipeline5[7].ACLR
reset => cic_pipeline5[6].ACLR
reset => cic_pipeline5[5].ACLR
reset => cic_pipeline5[4].ACLR
reset => cic_pipeline5[3].ACLR
reset => cic_pipeline5[2].ACLR
reset => cic_pipeline5[1].ACLR
reset => cic_pipeline5[0].ACLR
reset => section_out6[19].ACLR
reset => section_out6[18].ACLR
reset => section_out6[17].ACLR
reset => section_out6[16].ACLR
reset => section_out6[15].ACLR
reset => section_out6[14].ACLR
reset => section_out6[13].ACLR
reset => section_out6[12].ACLR
reset => section_out6[11].ACLR
reset => section_out6[10].ACLR
reset => section_out6[9].ACLR
reset => section_out6[8].ACLR
reset => section_out6[7].ACLR
reset => section_out6[6].ACLR
reset => section_out6[5].ACLR
reset => section_out6[4].ACLR
reset => section_out6[3].ACLR
reset => section_out6[2].ACLR
reset => section_out6[1].ACLR
reset => section_out6[0].ACLR
reset => section_out7[29].ACLR
reset => section_out7[28].ACLR
reset => section_out7[27].ACLR
reset => section_out7[26].ACLR
reset => section_out7[25].ACLR
reset => section_out7[24].ACLR
reset => section_out7[23].ACLR
reset => section_out7[22].ACLR
reset => section_out7[21].ACLR
reset => section_out7[20].ACLR
reset => section_out7[19].ACLR
reset => section_out7[18].ACLR
reset => section_out7[17].ACLR
reset => section_out7[16].ACLR
reset => section_out7[15].ACLR
reset => section_out7[14].ACLR
reset => section_out7[13].ACLR
reset => section_out7[12].ACLR
reset => section_out7[11].ACLR
reset => section_out7[10].ACLR
reset => section_out7[9].ACLR
reset => section_out7[8].ACLR
reset => section_out7[7].ACLR
reset => section_out7[6].ACLR
reset => section_out7[5].ACLR
reset => section_out7[4].ACLR
reset => section_out7[3].ACLR
reset => section_out7[2].ACLR
reset => section_out7[1].ACLR
reset => section_out7[0].ACLR
reset => section_out8[39].ACLR
reset => section_out8[38].ACLR
reset => section_out8[37].ACLR
reset => section_out8[36].ACLR
reset => section_out8[35].ACLR
reset => section_out8[34].ACLR
reset => section_out8[33].ACLR
reset => section_out8[32].ACLR
reset => section_out8[31].ACLR
reset => section_out8[30].ACLR
reset => section_out8[29].ACLR
reset => section_out8[28].ACLR
reset => section_out8[27].ACLR
reset => section_out8[26].ACLR
reset => section_out8[25].ACLR
reset => section_out8[24].ACLR
reset => section_out8[23].ACLR
reset => section_out8[22].ACLR
reset => section_out8[21].ACLR
reset => section_out8[20].ACLR
reset => section_out8[19].ACLR
reset => section_out8[18].ACLR
reset => section_out8[17].ACLR
reset => section_out8[16].ACLR
reset => section_out8[15].ACLR
reset => section_out8[14].ACLR
reset => section_out8[13].ACLR
reset => section_out8[12].ACLR
reset => section_out8[11].ACLR
reset => section_out8[10].ACLR
reset => section_out8[9].ACLR
reset => section_out8[8].ACLR
reset => section_out8[7].ACLR
reset => section_out8[6].ACLR
reset => section_out8[5].ACLR
reset => section_out8[4].ACLR
reset => section_out8[3].ACLR
reset => section_out8[2].ACLR
reset => section_out8[1].ACLR
reset => section_out8[0].ACLR
reset => section_out9[49].ACLR
reset => section_out9[48].ACLR
reset => section_out9[47].ACLR
reset => section_out9[46].ACLR
reset => section_out9[45].ACLR
reset => section_out9[44].ACLR
reset => section_out9[43].ACLR
reset => section_out9[42].ACLR
reset => section_out9[41].ACLR
reset => section_out9[40].ACLR
reset => section_out9[39].ACLR
reset => section_out9[38].ACLR
reset => section_out9[37].ACLR
reset => section_out9[36].ACLR
reset => section_out9[35].ACLR
reset => section_out9[34].ACLR
reset => section_out9[33].ACLR
reset => section_out9[32].ACLR
reset => section_out9[31].ACLR
reset => section_out9[30].ACLR
reset => section_out9[29].ACLR
reset => section_out9[28].ACLR
reset => section_out9[27].ACLR
reset => section_out9[26].ACLR
reset => section_out9[25].ACLR
reset => section_out9[24].ACLR
reset => section_out9[23].ACLR
reset => section_out9[22].ACLR
reset => section_out9[21].ACLR
reset => section_out9[20].ACLR
reset => section_out9[19].ACLR
reset => section_out9[18].ACLR
reset => section_out9[17].ACLR
reset => section_out9[16].ACLR
reset => section_out9[15].ACLR
reset => section_out9[14].ACLR
reset => section_out9[13].ACLR
reset => section_out9[12].ACLR
reset => section_out9[11].ACLR
reset => section_out9[10].ACLR
reset => section_out9[9].ACLR
reset => section_out9[8].ACLR
reset => section_out9[7].ACLR
reset => section_out9[6].ACLR
reset => section_out9[5].ACLR
reset => section_out9[4].ACLR
reset => section_out9[3].ACLR
reset => section_out9[2].ACLR
reset => section_out9[1].ACLR
reset => section_out9[0].ACLR
reset => section_out10[59].ACLR
reset => section_out10[58].ACLR
reset => section_out10[57].ACLR
reset => section_out10[56].ACLR
reset => section_out10[55].ACLR
reset => section_out10[54].ACLR
reset => section_out10[53].ACLR
reset => section_out10[52].ACLR
reset => section_out10[51].ACLR
reset => section_out10[50].ACLR
reset => section_out10[49].ACLR
reset => section_out10[48].ACLR
reset => section_out10[47].ACLR
reset => section_out10[46].ACLR
reset => section_out10[45].ACLR
reset => section_out10[44].ACLR
reset => section_out10[43].ACLR
reset => section_out10[42].ACLR
reset => section_out10[41].ACLR
reset => section_out10[40].ACLR
reset => section_out10[39].ACLR
reset => section_out10[38].ACLR
reset => section_out10[37].ACLR
reset => section_out10[36].ACLR
reset => section_out10[35].ACLR
reset => section_out10[34].ACLR
reset => section_out10[33].ACLR
reset => section_out10[32].ACLR
reset => section_out10[31].ACLR
reset => section_out10[30].ACLR
reset => section_out10[29].ACLR
reset => section_out10[28].ACLR
reset => section_out10[27].ACLR
reset => section_out10[26].ACLR
reset => section_out10[25].ACLR
reset => section_out10[24].ACLR
reset => section_out10[23].ACLR
reset => section_out10[22].ACLR
reset => section_out10[21].ACLR
reset => section_out10[20].ACLR
reset => section_out10[19].ACLR
reset => section_out10[18].ACLR
reset => section_out10[17].ACLR
reset => section_out10[16].ACLR
reset => section_out10[15].ACLR
reset => section_out10[14].ACLR
reset => section_out10[13].ACLR
reset => section_out10[12].ACLR
reset => section_out10[11].ACLR
reset => section_out10[10].ACLR
reset => section_out10[9].ACLR
reset => section_out10[8].ACLR
reset => section_out10[7].ACLR
reset => section_out10[6].ACLR
reset => section_out10[5].ACLR
reset => section_out10[4].ACLR
reset => section_out10[3].ACLR
reset => section_out10[2].ACLR
reset => section_out10[1].ACLR
reset => section_out10[0].ACLR
reset => output_register[15].ACLR
reset => output_register[14].ACLR
reset => output_register[13].ACLR
reset => output_register[12].ACLR
reset => output_register[11].ACLR
reset => output_register[10].ACLR
reset => output_register[9].ACLR
reset => output_register[8].ACLR
reset => output_register[7].ACLR
reset => output_register[6].ACLR
reset => output_register[5].ACLR
reset => output_register[4].ACLR
reset => output_register[3].ACLR
reset => output_register[2].ACLR
reset => output_register[1].ACLR
reset => output_register[0].ACLR
reset => cur_count[10].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_in[12] => input_register[12].DATAIN
filter_in[13] => input_register[13].DATAIN
filter_in[14] => input_register[14].DATAIN
filter_in[15] => input_register[15].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE
filter_out[12] <= output_register[12].DB_MAX_OUTPUT_PORT_TYPE
filter_out[13] <= output_register[13].DB_MAX_OUTPUT_PORT_TYPE
filter_out[14] <= output_register[14].DB_MAX_OUTPUT_PORT_TYPE
filter_out[15] <= output_register[15].DB_MAX_OUTPUT_PORT_TYPE
ce_out <= ce_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cicint:cic_Q
clk => cur_count[9].CLK
clk => cur_count[8].CLK
clk => cur_count[7].CLK
clk => cur_count[6].CLK
clk => cur_count[5].CLK
clk => cur_count[4].CLK
clk => cur_count[3].CLK
clk => cur_count[2].CLK
clk => cur_count[1].CLK
clk => cur_count[0].CLK
clk => ce_out_reg.CLK
clk => input_register[15].CLK
clk => input_register[14].CLK
clk => input_register[13].CLK
clk => input_register[12].CLK
clk => input_register[11].CLK
clk => input_register[10].CLK
clk => input_register[9].CLK
clk => input_register[8].CLK
clk => input_register[7].CLK
clk => input_register[6].CLK
clk => input_register[5].CLK
clk => input_register[4].CLK
clk => input_register[3].CLK
clk => input_register[2].CLK
clk => input_register[1].CLK
clk => input_register[0].CLK
clk => diff1[16].CLK
clk => diff1[15].CLK
clk => diff1[14].CLK
clk => diff1[13].CLK
clk => diff1[12].CLK
clk => diff1[11].CLK
clk => diff1[10].CLK
clk => diff1[9].CLK
clk => diff1[8].CLK
clk => diff1[7].CLK
clk => diff1[6].CLK
clk => diff1[5].CLK
clk => diff1[4].CLK
clk => diff1[3].CLK
clk => diff1[2].CLK
clk => diff1[1].CLK
clk => diff1[0].CLK
clk => cic_pipeline1[16].CLK
clk => cic_pipeline1[15].CLK
clk => cic_pipeline1[14].CLK
clk => cic_pipeline1[13].CLK
clk => cic_pipeline1[12].CLK
clk => cic_pipeline1[11].CLK
clk => cic_pipeline1[10].CLK
clk => cic_pipeline1[9].CLK
clk => cic_pipeline1[8].CLK
clk => cic_pipeline1[7].CLK
clk => cic_pipeline1[6].CLK
clk => cic_pipeline1[5].CLK
clk => cic_pipeline1[4].CLK
clk => cic_pipeline1[3].CLK
clk => cic_pipeline1[2].CLK
clk => cic_pipeline1[1].CLK
clk => cic_pipeline1[0].CLK
clk => diff2[17].CLK
clk => diff2[16].CLK
clk => diff2[15].CLK
clk => diff2[14].CLK
clk => diff2[13].CLK
clk => diff2[12].CLK
clk => diff2[11].CLK
clk => diff2[10].CLK
clk => diff2[9].CLK
clk => diff2[8].CLK
clk => diff2[7].CLK
clk => diff2[6].CLK
clk => diff2[5].CLK
clk => diff2[4].CLK
clk => diff2[3].CLK
clk => diff2[2].CLK
clk => diff2[1].CLK
clk => diff2[0].CLK
clk => cic_pipeline2[17].CLK
clk => cic_pipeline2[16].CLK
clk => cic_pipeline2[15].CLK
clk => cic_pipeline2[14].CLK
clk => cic_pipeline2[13].CLK
clk => cic_pipeline2[12].CLK
clk => cic_pipeline2[11].CLK
clk => cic_pipeline2[10].CLK
clk => cic_pipeline2[9].CLK
clk => cic_pipeline2[8].CLK
clk => cic_pipeline2[7].CLK
clk => cic_pipeline2[6].CLK
clk => cic_pipeline2[5].CLK
clk => cic_pipeline2[4].CLK
clk => cic_pipeline2[3].CLK
clk => cic_pipeline2[2].CLK
clk => cic_pipeline2[1].CLK
clk => cic_pipeline2[0].CLK
clk => diff3[18].CLK
clk => diff3[17].CLK
clk => diff3[16].CLK
clk => diff3[15].CLK
clk => diff3[14].CLK
clk => diff3[13].CLK
clk => diff3[12].CLK
clk => diff3[11].CLK
clk => diff3[10].CLK
clk => diff3[9].CLK
clk => diff3[8].CLK
clk => diff3[7].CLK
clk => diff3[6].CLK
clk => diff3[5].CLK
clk => diff3[4].CLK
clk => diff3[3].CLK
clk => diff3[2].CLK
clk => diff3[1].CLK
clk => diff3[0].CLK
clk => cic_pipeline3[18].CLK
clk => cic_pipeline3[17].CLK
clk => cic_pipeline3[16].CLK
clk => cic_pipeline3[15].CLK
clk => cic_pipeline3[14].CLK
clk => cic_pipeline3[13].CLK
clk => cic_pipeline3[12].CLK
clk => cic_pipeline3[11].CLK
clk => cic_pipeline3[10].CLK
clk => cic_pipeline3[9].CLK
clk => cic_pipeline3[8].CLK
clk => cic_pipeline3[7].CLK
clk => cic_pipeline3[6].CLK
clk => cic_pipeline3[5].CLK
clk => cic_pipeline3[4].CLK
clk => cic_pipeline3[3].CLK
clk => cic_pipeline3[2].CLK
clk => cic_pipeline3[1].CLK
clk => cic_pipeline3[0].CLK
clk => diff4[19].CLK
clk => diff4[18].CLK
clk => diff4[17].CLK
clk => diff4[16].CLK
clk => diff4[15].CLK
clk => diff4[14].CLK
clk => diff4[13].CLK
clk => diff4[12].CLK
clk => diff4[11].CLK
clk => diff4[10].CLK
clk => diff4[9].CLK
clk => diff4[8].CLK
clk => diff4[7].CLK
clk => diff4[6].CLK
clk => diff4[5].CLK
clk => diff4[4].CLK
clk => diff4[3].CLK
clk => diff4[2].CLK
clk => diff4[1].CLK
clk => diff4[0].CLK
clk => cic_pipeline4[19].CLK
clk => cic_pipeline4[18].CLK
clk => cic_pipeline4[17].CLK
clk => cic_pipeline4[16].CLK
clk => cic_pipeline4[15].CLK
clk => cic_pipeline4[14].CLK
clk => cic_pipeline4[13].CLK
clk => cic_pipeline4[12].CLK
clk => cic_pipeline4[11].CLK
clk => cic_pipeline4[10].CLK
clk => cic_pipeline4[9].CLK
clk => cic_pipeline4[8].CLK
clk => cic_pipeline4[7].CLK
clk => cic_pipeline4[6].CLK
clk => cic_pipeline4[5].CLK
clk => cic_pipeline4[4].CLK
clk => cic_pipeline4[3].CLK
clk => cic_pipeline4[2].CLK
clk => cic_pipeline4[1].CLK
clk => cic_pipeline4[0].CLK
clk => diff5[19].CLK
clk => diff5[18].CLK
clk => diff5[17].CLK
clk => diff5[16].CLK
clk => diff5[15].CLK
clk => diff5[14].CLK
clk => diff5[13].CLK
clk => diff5[12].CLK
clk => diff5[11].CLK
clk => diff5[10].CLK
clk => diff5[9].CLK
clk => diff5[8].CLK
clk => diff5[7].CLK
clk => diff5[6].CLK
clk => diff5[5].CLK
clk => diff5[4].CLK
clk => diff5[3].CLK
clk => diff5[2].CLK
clk => diff5[1].CLK
clk => diff5[0].CLK
clk => cic_pipeline5[19].CLK
clk => cic_pipeline5[18].CLK
clk => cic_pipeline5[17].CLK
clk => cic_pipeline5[16].CLK
clk => cic_pipeline5[15].CLK
clk => cic_pipeline5[14].CLK
clk => cic_pipeline5[13].CLK
clk => cic_pipeline5[12].CLK
clk => cic_pipeline5[11].CLK
clk => cic_pipeline5[10].CLK
clk => cic_pipeline5[9].CLK
clk => cic_pipeline5[8].CLK
clk => cic_pipeline5[7].CLK
clk => cic_pipeline5[6].CLK
clk => cic_pipeline5[5].CLK
clk => cic_pipeline5[4].CLK
clk => cic_pipeline5[3].CLK
clk => cic_pipeline5[2].CLK
clk => cic_pipeline5[1].CLK
clk => cic_pipeline5[0].CLK
clk => section_out6[19].CLK
clk => section_out6[18].CLK
clk => section_out6[17].CLK
clk => section_out6[16].CLK
clk => section_out6[15].CLK
clk => section_out6[14].CLK
clk => section_out6[13].CLK
clk => section_out6[12].CLK
clk => section_out6[11].CLK
clk => section_out6[10].CLK
clk => section_out6[9].CLK
clk => section_out6[8].CLK
clk => section_out6[7].CLK
clk => section_out6[6].CLK
clk => section_out6[5].CLK
clk => section_out6[4].CLK
clk => section_out6[3].CLK
clk => section_out6[2].CLK
clk => section_out6[1].CLK
clk => section_out6[0].CLK
clk => section_out7[29].CLK
clk => section_out7[28].CLK
clk => section_out7[27].CLK
clk => section_out7[26].CLK
clk => section_out7[25].CLK
clk => section_out7[24].CLK
clk => section_out7[23].CLK
clk => section_out7[22].CLK
clk => section_out7[21].CLK
clk => section_out7[20].CLK
clk => section_out7[19].CLK
clk => section_out7[18].CLK
clk => section_out7[17].CLK
clk => section_out7[16].CLK
clk => section_out7[15].CLK
clk => section_out7[14].CLK
clk => section_out7[13].CLK
clk => section_out7[12].CLK
clk => section_out7[11].CLK
clk => section_out7[10].CLK
clk => section_out7[9].CLK
clk => section_out7[8].CLK
clk => section_out7[7].CLK
clk => section_out7[6].CLK
clk => section_out7[5].CLK
clk => section_out7[4].CLK
clk => section_out7[3].CLK
clk => section_out7[2].CLK
clk => section_out7[1].CLK
clk => section_out7[0].CLK
clk => section_out8[39].CLK
clk => section_out8[38].CLK
clk => section_out8[37].CLK
clk => section_out8[36].CLK
clk => section_out8[35].CLK
clk => section_out8[34].CLK
clk => section_out8[33].CLK
clk => section_out8[32].CLK
clk => section_out8[31].CLK
clk => section_out8[30].CLK
clk => section_out8[29].CLK
clk => section_out8[28].CLK
clk => section_out8[27].CLK
clk => section_out8[26].CLK
clk => section_out8[25].CLK
clk => section_out8[24].CLK
clk => section_out8[23].CLK
clk => section_out8[22].CLK
clk => section_out8[21].CLK
clk => section_out8[20].CLK
clk => section_out8[19].CLK
clk => section_out8[18].CLK
clk => section_out8[17].CLK
clk => section_out8[16].CLK
clk => section_out8[15].CLK
clk => section_out8[14].CLK
clk => section_out8[13].CLK
clk => section_out8[12].CLK
clk => section_out8[11].CLK
clk => section_out8[10].CLK
clk => section_out8[9].CLK
clk => section_out8[8].CLK
clk => section_out8[7].CLK
clk => section_out8[6].CLK
clk => section_out8[5].CLK
clk => section_out8[4].CLK
clk => section_out8[3].CLK
clk => section_out8[2].CLK
clk => section_out8[1].CLK
clk => section_out8[0].CLK
clk => section_out9[49].CLK
clk => section_out9[48].CLK
clk => section_out9[47].CLK
clk => section_out9[46].CLK
clk => section_out9[45].CLK
clk => section_out9[44].CLK
clk => section_out9[43].CLK
clk => section_out9[42].CLK
clk => section_out9[41].CLK
clk => section_out9[40].CLK
clk => section_out9[39].CLK
clk => section_out9[38].CLK
clk => section_out9[37].CLK
clk => section_out9[36].CLK
clk => section_out9[35].CLK
clk => section_out9[34].CLK
clk => section_out9[33].CLK
clk => section_out9[32].CLK
clk => section_out9[31].CLK
clk => section_out9[30].CLK
clk => section_out9[29].CLK
clk => section_out9[28].CLK
clk => section_out9[27].CLK
clk => section_out9[26].CLK
clk => section_out9[25].CLK
clk => section_out9[24].CLK
clk => section_out9[23].CLK
clk => section_out9[22].CLK
clk => section_out9[21].CLK
clk => section_out9[20].CLK
clk => section_out9[19].CLK
clk => section_out9[18].CLK
clk => section_out9[17].CLK
clk => section_out9[16].CLK
clk => section_out9[15].CLK
clk => section_out9[14].CLK
clk => section_out9[13].CLK
clk => section_out9[12].CLK
clk => section_out9[11].CLK
clk => section_out9[10].CLK
clk => section_out9[9].CLK
clk => section_out9[8].CLK
clk => section_out9[7].CLK
clk => section_out9[6].CLK
clk => section_out9[5].CLK
clk => section_out9[4].CLK
clk => section_out9[3].CLK
clk => section_out9[2].CLK
clk => section_out9[1].CLK
clk => section_out9[0].CLK
clk => section_out10[59].CLK
clk => section_out10[58].CLK
clk => section_out10[57].CLK
clk => section_out10[56].CLK
clk => section_out10[55].CLK
clk => section_out10[54].CLK
clk => section_out10[53].CLK
clk => section_out10[52].CLK
clk => section_out10[51].CLK
clk => section_out10[50].CLK
clk => section_out10[49].CLK
clk => section_out10[48].CLK
clk => section_out10[47].CLK
clk => section_out10[46].CLK
clk => section_out10[45].CLK
clk => section_out10[44].CLK
clk => section_out10[43].CLK
clk => section_out10[42].CLK
clk => section_out10[41].CLK
clk => section_out10[40].CLK
clk => section_out10[39].CLK
clk => section_out10[38].CLK
clk => section_out10[37].CLK
clk => section_out10[36].CLK
clk => section_out10[35].CLK
clk => section_out10[34].CLK
clk => section_out10[33].CLK
clk => section_out10[32].CLK
clk => section_out10[31].CLK
clk => section_out10[30].CLK
clk => section_out10[29].CLK
clk => section_out10[28].CLK
clk => section_out10[27].CLK
clk => section_out10[26].CLK
clk => section_out10[25].CLK
clk => section_out10[24].CLK
clk => section_out10[23].CLK
clk => section_out10[22].CLK
clk => section_out10[21].CLK
clk => section_out10[20].CLK
clk => section_out10[19].CLK
clk => section_out10[18].CLK
clk => section_out10[17].CLK
clk => section_out10[16].CLK
clk => section_out10[15].CLK
clk => section_out10[14].CLK
clk => section_out10[13].CLK
clk => section_out10[12].CLK
clk => section_out10[11].CLK
clk => section_out10[10].CLK
clk => section_out10[9].CLK
clk => section_out10[8].CLK
clk => section_out10[7].CLK
clk => section_out10[6].CLK
clk => section_out10[5].CLK
clk => section_out10[4].CLK
clk => section_out10[3].CLK
clk => section_out10[2].CLK
clk => section_out10[1].CLK
clk => section_out10[0].CLK
clk => output_register[15].CLK
clk => output_register[14].CLK
clk => output_register[13].CLK
clk => output_register[12].CLK
clk => output_register[11].CLK
clk => output_register[10].CLK
clk => output_register[9].CLK
clk => output_register[8].CLK
clk => output_register[7].CLK
clk => output_register[6].CLK
clk => output_register[5].CLK
clk => output_register[4].CLK
clk => output_register[3].CLK
clk => output_register[2].CLK
clk => output_register[1].CLK
clk => output_register[0].CLK
clk => cur_count[10].CLK
clk_enable => phase_0~0.IN0
clk_enable => cur_count[9].ENA
clk_enable => cur_count[8].ENA
clk_enable => cur_count[7].ENA
clk_enable => cur_count[6].ENA
clk_enable => cur_count[5].ENA
clk_enable => cur_count[4].ENA
clk_enable => cur_count[3].ENA
clk_enable => cur_count[2].ENA
clk_enable => cur_count[1].ENA
clk_enable => cur_count[0].ENA
clk_enable => section_out6[19].ENA
clk_enable => section_out6[18].ENA
clk_enable => section_out6[17].ENA
clk_enable => section_out6[16].ENA
clk_enable => section_out6[15].ENA
clk_enable => section_out6[14].ENA
clk_enable => section_out6[13].ENA
clk_enable => section_out6[12].ENA
clk_enable => section_out6[11].ENA
clk_enable => section_out6[10].ENA
clk_enable => section_out6[9].ENA
clk_enable => section_out6[8].ENA
clk_enable => section_out6[7].ENA
clk_enable => section_out6[6].ENA
clk_enable => section_out6[5].ENA
clk_enable => section_out6[4].ENA
clk_enable => section_out6[3].ENA
clk_enable => section_out6[2].ENA
clk_enable => section_out6[1].ENA
clk_enable => section_out6[0].ENA
clk_enable => section_out7[29].ENA
clk_enable => section_out7[28].ENA
clk_enable => section_out7[27].ENA
clk_enable => section_out7[26].ENA
clk_enable => section_out7[25].ENA
clk_enable => section_out7[24].ENA
clk_enable => section_out7[23].ENA
clk_enable => section_out7[22].ENA
clk_enable => section_out7[21].ENA
clk_enable => section_out7[20].ENA
clk_enable => section_out7[19].ENA
clk_enable => section_out7[18].ENA
clk_enable => section_out7[17].ENA
clk_enable => section_out7[16].ENA
clk_enable => section_out7[15].ENA
clk_enable => section_out7[14].ENA
clk_enable => section_out7[13].ENA
clk_enable => section_out7[12].ENA
clk_enable => section_out7[11].ENA
clk_enable => section_out7[10].ENA
clk_enable => section_out7[9].ENA
clk_enable => section_out7[8].ENA
clk_enable => section_out7[7].ENA
clk_enable => section_out7[6].ENA
clk_enable => section_out7[5].ENA
clk_enable => section_out7[4].ENA
clk_enable => section_out7[3].ENA
clk_enable => section_out7[2].ENA
clk_enable => section_out7[1].ENA
clk_enable => section_out7[0].ENA
clk_enable => section_out8[39].ENA
clk_enable => section_out8[38].ENA
clk_enable => section_out8[37].ENA
clk_enable => section_out8[36].ENA
clk_enable => section_out8[35].ENA
clk_enable => section_out8[34].ENA
clk_enable => section_out8[33].ENA
clk_enable => section_out8[32].ENA
clk_enable => section_out8[31].ENA
clk_enable => section_out8[30].ENA
clk_enable => section_out8[29].ENA
clk_enable => section_out8[28].ENA
clk_enable => section_out8[27].ENA
clk_enable => section_out8[26].ENA
clk_enable => section_out8[25].ENA
clk_enable => section_out8[24].ENA
clk_enable => section_out8[23].ENA
clk_enable => section_out8[22].ENA
clk_enable => section_out8[21].ENA
clk_enable => section_out8[20].ENA
clk_enable => section_out8[19].ENA
clk_enable => section_out8[18].ENA
clk_enable => section_out8[17].ENA
clk_enable => section_out8[16].ENA
clk_enable => section_out8[15].ENA
clk_enable => section_out8[14].ENA
clk_enable => section_out8[13].ENA
clk_enable => section_out8[12].ENA
clk_enable => section_out8[11].ENA
clk_enable => section_out8[10].ENA
clk_enable => section_out8[9].ENA
clk_enable => section_out8[8].ENA
clk_enable => section_out8[7].ENA
clk_enable => section_out8[6].ENA
clk_enable => section_out8[5].ENA
clk_enable => section_out8[4].ENA
clk_enable => section_out8[3].ENA
clk_enable => section_out8[2].ENA
clk_enable => section_out8[1].ENA
clk_enable => section_out8[0].ENA
clk_enable => section_out9[49].ENA
clk_enable => section_out9[48].ENA
clk_enable => section_out9[47].ENA
clk_enable => section_out9[46].ENA
clk_enable => section_out9[45].ENA
clk_enable => section_out9[44].ENA
clk_enable => section_out9[43].ENA
clk_enable => section_out9[42].ENA
clk_enable => section_out9[41].ENA
clk_enable => section_out9[40].ENA
clk_enable => section_out9[39].ENA
clk_enable => section_out9[38].ENA
clk_enable => section_out9[37].ENA
clk_enable => section_out9[36].ENA
clk_enable => section_out9[35].ENA
clk_enable => section_out9[34].ENA
clk_enable => section_out9[33].ENA
clk_enable => section_out9[32].ENA
clk_enable => section_out9[31].ENA
clk_enable => section_out9[30].ENA
clk_enable => section_out9[29].ENA
clk_enable => section_out9[28].ENA
clk_enable => section_out9[27].ENA
clk_enable => section_out9[26].ENA
clk_enable => section_out9[25].ENA
clk_enable => section_out9[24].ENA
clk_enable => section_out9[23].ENA
clk_enable => section_out9[22].ENA
clk_enable => section_out9[21].ENA
clk_enable => section_out9[20].ENA
clk_enable => section_out9[19].ENA
clk_enable => section_out9[18].ENA
clk_enable => section_out9[17].ENA
clk_enable => section_out9[16].ENA
clk_enable => section_out9[15].ENA
clk_enable => section_out9[14].ENA
clk_enable => section_out9[13].ENA
clk_enable => section_out9[12].ENA
clk_enable => section_out9[11].ENA
clk_enable => section_out9[10].ENA
clk_enable => section_out9[9].ENA
clk_enable => section_out9[8].ENA
clk_enable => section_out9[7].ENA
clk_enable => section_out9[6].ENA
clk_enable => section_out9[5].ENA
clk_enable => section_out9[4].ENA
clk_enable => section_out9[3].ENA
clk_enable => section_out9[2].ENA
clk_enable => section_out9[1].ENA
clk_enable => section_out9[0].ENA
clk_enable => section_out10[59].ENA
clk_enable => section_out10[58].ENA
clk_enable => section_out10[57].ENA
clk_enable => section_out10[56].ENA
clk_enable => section_out10[55].ENA
clk_enable => section_out10[54].ENA
clk_enable => section_out10[53].ENA
clk_enable => section_out10[52].ENA
clk_enable => section_out10[51].ENA
clk_enable => section_out10[50].ENA
clk_enable => section_out10[49].ENA
clk_enable => section_out10[48].ENA
clk_enable => section_out10[47].ENA
clk_enable => section_out10[46].ENA
clk_enable => section_out10[45].ENA
clk_enable => section_out10[44].ENA
clk_enable => section_out10[43].ENA
clk_enable => section_out10[42].ENA
clk_enable => section_out10[41].ENA
clk_enable => section_out10[40].ENA
clk_enable => section_out10[39].ENA
clk_enable => section_out10[38].ENA
clk_enable => section_out10[37].ENA
clk_enable => section_out10[36].ENA
clk_enable => section_out10[35].ENA
clk_enable => section_out10[34].ENA
clk_enable => section_out10[33].ENA
clk_enable => section_out10[32].ENA
clk_enable => section_out10[31].ENA
clk_enable => section_out10[30].ENA
clk_enable => section_out10[29].ENA
clk_enable => section_out10[28].ENA
clk_enable => section_out10[27].ENA
clk_enable => section_out10[26].ENA
clk_enable => section_out10[25].ENA
clk_enable => section_out10[24].ENA
clk_enable => section_out10[23].ENA
clk_enable => section_out10[22].ENA
clk_enable => section_out10[21].ENA
clk_enable => section_out10[20].ENA
clk_enable => section_out10[19].ENA
clk_enable => section_out10[18].ENA
clk_enable => section_out10[17].ENA
clk_enable => section_out10[16].ENA
clk_enable => section_out10[15].ENA
clk_enable => section_out10[14].ENA
clk_enable => section_out10[13].ENA
clk_enable => section_out10[12].ENA
clk_enable => section_out10[11].ENA
clk_enable => section_out10[10].ENA
clk_enable => section_out10[9].ENA
clk_enable => section_out10[8].ENA
clk_enable => section_out10[7].ENA
clk_enable => section_out10[6].ENA
clk_enable => section_out10[5].ENA
clk_enable => section_out10[4].ENA
clk_enable => section_out10[3].ENA
clk_enable => section_out10[2].ENA
clk_enable => section_out10[1].ENA
clk_enable => section_out10[0].ENA
clk_enable => output_register[15].ENA
clk_enable => output_register[14].ENA
clk_enable => output_register[13].ENA
clk_enable => output_register[12].ENA
clk_enable => output_register[11].ENA
clk_enable => output_register[10].ENA
clk_enable => output_register[9].ENA
clk_enable => output_register[8].ENA
clk_enable => output_register[7].ENA
clk_enable => output_register[6].ENA
clk_enable => output_register[5].ENA
clk_enable => output_register[4].ENA
clk_enable => output_register[3].ENA
clk_enable => output_register[2].ENA
clk_enable => output_register[1].ENA
clk_enable => output_register[0].ENA
clk_enable => cur_count[10].ENA
reset => cur_count[9].ACLR
reset => cur_count[8].ACLR
reset => cur_count[7].ACLR
reset => cur_count[6].ACLR
reset => cur_count[5].ACLR
reset => cur_count[4].ACLR
reset => cur_count[3].ACLR
reset => cur_count[2].ACLR
reset => cur_count[1].ACLR
reset => cur_count[0].ACLR
reset => ce_out_reg.ACLR
reset => input_register[15].ACLR
reset => input_register[14].ACLR
reset => input_register[13].ACLR
reset => input_register[12].ACLR
reset => input_register[11].ACLR
reset => input_register[10].ACLR
reset => input_register[9].ACLR
reset => input_register[8].ACLR
reset => input_register[7].ACLR
reset => input_register[6].ACLR
reset => input_register[5].ACLR
reset => input_register[4].ACLR
reset => input_register[3].ACLR
reset => input_register[2].ACLR
reset => input_register[1].ACLR
reset => input_register[0].ACLR
reset => diff1[16].ACLR
reset => diff1[15].ACLR
reset => diff1[14].ACLR
reset => diff1[13].ACLR
reset => diff1[12].ACLR
reset => diff1[11].ACLR
reset => diff1[10].ACLR
reset => diff1[9].ACLR
reset => diff1[8].ACLR
reset => diff1[7].ACLR
reset => diff1[6].ACLR
reset => diff1[5].ACLR
reset => diff1[4].ACLR
reset => diff1[3].ACLR
reset => diff1[2].ACLR
reset => diff1[1].ACLR
reset => diff1[0].ACLR
reset => cic_pipeline1[16].ACLR
reset => cic_pipeline1[15].ACLR
reset => cic_pipeline1[14].ACLR
reset => cic_pipeline1[13].ACLR
reset => cic_pipeline1[12].ACLR
reset => cic_pipeline1[11].ACLR
reset => cic_pipeline1[10].ACLR
reset => cic_pipeline1[9].ACLR
reset => cic_pipeline1[8].ACLR
reset => cic_pipeline1[7].ACLR
reset => cic_pipeline1[6].ACLR
reset => cic_pipeline1[5].ACLR
reset => cic_pipeline1[4].ACLR
reset => cic_pipeline1[3].ACLR
reset => cic_pipeline1[2].ACLR
reset => cic_pipeline1[1].ACLR
reset => cic_pipeline1[0].ACLR
reset => diff2[17].ACLR
reset => diff2[16].ACLR
reset => diff2[15].ACLR
reset => diff2[14].ACLR
reset => diff2[13].ACLR
reset => diff2[12].ACLR
reset => diff2[11].ACLR
reset => diff2[10].ACLR
reset => diff2[9].ACLR
reset => diff2[8].ACLR
reset => diff2[7].ACLR
reset => diff2[6].ACLR
reset => diff2[5].ACLR
reset => diff2[4].ACLR
reset => diff2[3].ACLR
reset => diff2[2].ACLR
reset => diff2[1].ACLR
reset => diff2[0].ACLR
reset => cic_pipeline2[17].ACLR
reset => cic_pipeline2[16].ACLR
reset => cic_pipeline2[15].ACLR
reset => cic_pipeline2[14].ACLR
reset => cic_pipeline2[13].ACLR
reset => cic_pipeline2[12].ACLR
reset => cic_pipeline2[11].ACLR
reset => cic_pipeline2[10].ACLR
reset => cic_pipeline2[9].ACLR
reset => cic_pipeline2[8].ACLR
reset => cic_pipeline2[7].ACLR
reset => cic_pipeline2[6].ACLR
reset => cic_pipeline2[5].ACLR
reset => cic_pipeline2[4].ACLR
reset => cic_pipeline2[3].ACLR
reset => cic_pipeline2[2].ACLR
reset => cic_pipeline2[1].ACLR
reset => cic_pipeline2[0].ACLR
reset => diff3[18].ACLR
reset => diff3[17].ACLR
reset => diff3[16].ACLR
reset => diff3[15].ACLR
reset => diff3[14].ACLR
reset => diff3[13].ACLR
reset => diff3[12].ACLR
reset => diff3[11].ACLR
reset => diff3[10].ACLR
reset => diff3[9].ACLR
reset => diff3[8].ACLR
reset => diff3[7].ACLR
reset => diff3[6].ACLR
reset => diff3[5].ACLR
reset => diff3[4].ACLR
reset => diff3[3].ACLR
reset => diff3[2].ACLR
reset => diff3[1].ACLR
reset => diff3[0].ACLR
reset => cic_pipeline3[18].ACLR
reset => cic_pipeline3[17].ACLR
reset => cic_pipeline3[16].ACLR
reset => cic_pipeline3[15].ACLR
reset => cic_pipeline3[14].ACLR
reset => cic_pipeline3[13].ACLR
reset => cic_pipeline3[12].ACLR
reset => cic_pipeline3[11].ACLR
reset => cic_pipeline3[10].ACLR
reset => cic_pipeline3[9].ACLR
reset => cic_pipeline3[8].ACLR
reset => cic_pipeline3[7].ACLR
reset => cic_pipeline3[6].ACLR
reset => cic_pipeline3[5].ACLR
reset => cic_pipeline3[4].ACLR
reset => cic_pipeline3[3].ACLR
reset => cic_pipeline3[2].ACLR
reset => cic_pipeline3[1].ACLR
reset => cic_pipeline3[0].ACLR
reset => diff4[19].ACLR
reset => diff4[18].ACLR
reset => diff4[17].ACLR
reset => diff4[16].ACLR
reset => diff4[15].ACLR
reset => diff4[14].ACLR
reset => diff4[13].ACLR
reset => diff4[12].ACLR
reset => diff4[11].ACLR
reset => diff4[10].ACLR
reset => diff4[9].ACLR
reset => diff4[8].ACLR
reset => diff4[7].ACLR
reset => diff4[6].ACLR
reset => diff4[5].ACLR
reset => diff4[4].ACLR
reset => diff4[3].ACLR
reset => diff4[2].ACLR
reset => diff4[1].ACLR
reset => diff4[0].ACLR
reset => cic_pipeline4[19].ACLR
reset => cic_pipeline4[18].ACLR
reset => cic_pipeline4[17].ACLR
reset => cic_pipeline4[16].ACLR
reset => cic_pipeline4[15].ACLR
reset => cic_pipeline4[14].ACLR
reset => cic_pipeline4[13].ACLR
reset => cic_pipeline4[12].ACLR
reset => cic_pipeline4[11].ACLR
reset => cic_pipeline4[10].ACLR
reset => cic_pipeline4[9].ACLR
reset => cic_pipeline4[8].ACLR
reset => cic_pipeline4[7].ACLR
reset => cic_pipeline4[6].ACLR
reset => cic_pipeline4[5].ACLR
reset => cic_pipeline4[4].ACLR
reset => cic_pipeline4[3].ACLR
reset => cic_pipeline4[2].ACLR
reset => cic_pipeline4[1].ACLR
reset => cic_pipeline4[0].ACLR
reset => diff5[19].ACLR
reset => diff5[18].ACLR
reset => diff5[17].ACLR
reset => diff5[16].ACLR
reset => diff5[15].ACLR
reset => diff5[14].ACLR
reset => diff5[13].ACLR
reset => diff5[12].ACLR
reset => diff5[11].ACLR
reset => diff5[10].ACLR
reset => diff5[9].ACLR
reset => diff5[8].ACLR
reset => diff5[7].ACLR
reset => diff5[6].ACLR
reset => diff5[5].ACLR
reset => diff5[4].ACLR
reset => diff5[3].ACLR
reset => diff5[2].ACLR
reset => diff5[1].ACLR
reset => diff5[0].ACLR
reset => cic_pipeline5[19].ACLR
reset => cic_pipeline5[18].ACLR
reset => cic_pipeline5[17].ACLR
reset => cic_pipeline5[16].ACLR
reset => cic_pipeline5[15].ACLR
reset => cic_pipeline5[14].ACLR
reset => cic_pipeline5[13].ACLR
reset => cic_pipeline5[12].ACLR
reset => cic_pipeline5[11].ACLR
reset => cic_pipeline5[10].ACLR
reset => cic_pipeline5[9].ACLR
reset => cic_pipeline5[8].ACLR
reset => cic_pipeline5[7].ACLR
reset => cic_pipeline5[6].ACLR
reset => cic_pipeline5[5].ACLR
reset => cic_pipeline5[4].ACLR
reset => cic_pipeline5[3].ACLR
reset => cic_pipeline5[2].ACLR
reset => cic_pipeline5[1].ACLR
reset => cic_pipeline5[0].ACLR
reset => section_out6[19].ACLR
reset => section_out6[18].ACLR
reset => section_out6[17].ACLR
reset => section_out6[16].ACLR
reset => section_out6[15].ACLR
reset => section_out6[14].ACLR
reset => section_out6[13].ACLR
reset => section_out6[12].ACLR
reset => section_out6[11].ACLR
reset => section_out6[10].ACLR
reset => section_out6[9].ACLR
reset => section_out6[8].ACLR
reset => section_out6[7].ACLR
reset => section_out6[6].ACLR
reset => section_out6[5].ACLR
reset => section_out6[4].ACLR
reset => section_out6[3].ACLR
reset => section_out6[2].ACLR
reset => section_out6[1].ACLR
reset => section_out6[0].ACLR
reset => section_out7[29].ACLR
reset => section_out7[28].ACLR
reset => section_out7[27].ACLR
reset => section_out7[26].ACLR
reset => section_out7[25].ACLR
reset => section_out7[24].ACLR
reset => section_out7[23].ACLR
reset => section_out7[22].ACLR
reset => section_out7[21].ACLR
reset => section_out7[20].ACLR
reset => section_out7[19].ACLR
reset => section_out7[18].ACLR
reset => section_out7[17].ACLR
reset => section_out7[16].ACLR
reset => section_out7[15].ACLR
reset => section_out7[14].ACLR
reset => section_out7[13].ACLR
reset => section_out7[12].ACLR
reset => section_out7[11].ACLR
reset => section_out7[10].ACLR
reset => section_out7[9].ACLR
reset => section_out7[8].ACLR
reset => section_out7[7].ACLR
reset => section_out7[6].ACLR
reset => section_out7[5].ACLR
reset => section_out7[4].ACLR
reset => section_out7[3].ACLR
reset => section_out7[2].ACLR
reset => section_out7[1].ACLR
reset => section_out7[0].ACLR
reset => section_out8[39].ACLR
reset => section_out8[38].ACLR
reset => section_out8[37].ACLR
reset => section_out8[36].ACLR
reset => section_out8[35].ACLR
reset => section_out8[34].ACLR
reset => section_out8[33].ACLR
reset => section_out8[32].ACLR
reset => section_out8[31].ACLR
reset => section_out8[30].ACLR
reset => section_out8[29].ACLR
reset => section_out8[28].ACLR
reset => section_out8[27].ACLR
reset => section_out8[26].ACLR
reset => section_out8[25].ACLR
reset => section_out8[24].ACLR
reset => section_out8[23].ACLR
reset => section_out8[22].ACLR
reset => section_out8[21].ACLR
reset => section_out8[20].ACLR
reset => section_out8[19].ACLR
reset => section_out8[18].ACLR
reset => section_out8[17].ACLR
reset => section_out8[16].ACLR
reset => section_out8[15].ACLR
reset => section_out8[14].ACLR
reset => section_out8[13].ACLR
reset => section_out8[12].ACLR
reset => section_out8[11].ACLR
reset => section_out8[10].ACLR
reset => section_out8[9].ACLR
reset => section_out8[8].ACLR
reset => section_out8[7].ACLR
reset => section_out8[6].ACLR
reset => section_out8[5].ACLR
reset => section_out8[4].ACLR
reset => section_out8[3].ACLR
reset => section_out8[2].ACLR
reset => section_out8[1].ACLR
reset => section_out8[0].ACLR
reset => section_out9[49].ACLR
reset => section_out9[48].ACLR
reset => section_out9[47].ACLR
reset => section_out9[46].ACLR
reset => section_out9[45].ACLR
reset => section_out9[44].ACLR
reset => section_out9[43].ACLR
reset => section_out9[42].ACLR
reset => section_out9[41].ACLR
reset => section_out9[40].ACLR
reset => section_out9[39].ACLR
reset => section_out9[38].ACLR
reset => section_out9[37].ACLR
reset => section_out9[36].ACLR
reset => section_out9[35].ACLR
reset => section_out9[34].ACLR
reset => section_out9[33].ACLR
reset => section_out9[32].ACLR
reset => section_out9[31].ACLR
reset => section_out9[30].ACLR
reset => section_out9[29].ACLR
reset => section_out9[28].ACLR
reset => section_out9[27].ACLR
reset => section_out9[26].ACLR
reset => section_out9[25].ACLR
reset => section_out9[24].ACLR
reset => section_out9[23].ACLR
reset => section_out9[22].ACLR
reset => section_out9[21].ACLR
reset => section_out9[20].ACLR
reset => section_out9[19].ACLR
reset => section_out9[18].ACLR
reset => section_out9[17].ACLR
reset => section_out9[16].ACLR
reset => section_out9[15].ACLR
reset => section_out9[14].ACLR
reset => section_out9[13].ACLR
reset => section_out9[12].ACLR
reset => section_out9[11].ACLR
reset => section_out9[10].ACLR
reset => section_out9[9].ACLR
reset => section_out9[8].ACLR
reset => section_out9[7].ACLR
reset => section_out9[6].ACLR
reset => section_out9[5].ACLR
reset => section_out9[4].ACLR
reset => section_out9[3].ACLR
reset => section_out9[2].ACLR
reset => section_out9[1].ACLR
reset => section_out9[0].ACLR
reset => section_out10[59].ACLR
reset => section_out10[58].ACLR
reset => section_out10[57].ACLR
reset => section_out10[56].ACLR
reset => section_out10[55].ACLR
reset => section_out10[54].ACLR
reset => section_out10[53].ACLR
reset => section_out10[52].ACLR
reset => section_out10[51].ACLR
reset => section_out10[50].ACLR
reset => section_out10[49].ACLR
reset => section_out10[48].ACLR
reset => section_out10[47].ACLR
reset => section_out10[46].ACLR
reset => section_out10[45].ACLR
reset => section_out10[44].ACLR
reset => section_out10[43].ACLR
reset => section_out10[42].ACLR
reset => section_out10[41].ACLR
reset => section_out10[40].ACLR
reset => section_out10[39].ACLR
reset => section_out10[38].ACLR
reset => section_out10[37].ACLR
reset => section_out10[36].ACLR
reset => section_out10[35].ACLR
reset => section_out10[34].ACLR
reset => section_out10[33].ACLR
reset => section_out10[32].ACLR
reset => section_out10[31].ACLR
reset => section_out10[30].ACLR
reset => section_out10[29].ACLR
reset => section_out10[28].ACLR
reset => section_out10[27].ACLR
reset => section_out10[26].ACLR
reset => section_out10[25].ACLR
reset => section_out10[24].ACLR
reset => section_out10[23].ACLR
reset => section_out10[22].ACLR
reset => section_out10[21].ACLR
reset => section_out10[20].ACLR
reset => section_out10[19].ACLR
reset => section_out10[18].ACLR
reset => section_out10[17].ACLR
reset => section_out10[16].ACLR
reset => section_out10[15].ACLR
reset => section_out10[14].ACLR
reset => section_out10[13].ACLR
reset => section_out10[12].ACLR
reset => section_out10[11].ACLR
reset => section_out10[10].ACLR
reset => section_out10[9].ACLR
reset => section_out10[8].ACLR
reset => section_out10[7].ACLR
reset => section_out10[6].ACLR
reset => section_out10[5].ACLR
reset => section_out10[4].ACLR
reset => section_out10[3].ACLR
reset => section_out10[2].ACLR
reset => section_out10[1].ACLR
reset => section_out10[0].ACLR
reset => output_register[15].ACLR
reset => output_register[14].ACLR
reset => output_register[13].ACLR
reset => output_register[12].ACLR
reset => output_register[11].ACLR
reset => output_register[10].ACLR
reset => output_register[9].ACLR
reset => output_register[8].ACLR
reset => output_register[7].ACLR
reset => output_register[6].ACLR
reset => output_register[5].ACLR
reset => output_register[4].ACLR
reset => output_register[3].ACLR
reset => output_register[2].ACLR
reset => output_register[1].ACLR
reset => output_register[0].ACLR
reset => cur_count[10].ACLR
filter_in[0] => input_register[0].DATAIN
filter_in[1] => input_register[1].DATAIN
filter_in[2] => input_register[2].DATAIN
filter_in[3] => input_register[3].DATAIN
filter_in[4] => input_register[4].DATAIN
filter_in[5] => input_register[5].DATAIN
filter_in[6] => input_register[6].DATAIN
filter_in[7] => input_register[7].DATAIN
filter_in[8] => input_register[8].DATAIN
filter_in[9] => input_register[9].DATAIN
filter_in[10] => input_register[10].DATAIN
filter_in[11] => input_register[11].DATAIN
filter_in[12] => input_register[12].DATAIN
filter_in[13] => input_register[13].DATAIN
filter_in[14] => input_register[14].DATAIN
filter_in[15] => input_register[15].DATAIN
filter_out[0] <= output_register[0].DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= output_register[1].DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= output_register[2].DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= output_register[3].DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= output_register[4].DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= output_register[5].DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= output_register[6].DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= output_register[7].DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= output_register[8].DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= output_register[9].DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= output_register[10].DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= output_register[11].DB_MAX_OUTPUT_PORT_TYPE
filter_out[12] <= output_register[12].DB_MAX_OUTPUT_PORT_TYPE
filter_out[13] <= output_register[13].DB_MAX_OUTPUT_PORT_TYPE
filter_out[14] <= output_register[14].DB_MAX_OUTPUT_PORT_TYPE
filter_out[15] <= output_register[15].DB_MAX_OUTPUT_PORT_TYPE
ce_out <= ce_out_reg.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|phase_accumulator:rx_phase_accumulator
clk => phase_out[30]~reg0.CLK
clk => phase_out[29]~reg0.CLK
clk => phase_out[28]~reg0.CLK
clk => phase_out[27]~reg0.CLK
clk => phase_out[26]~reg0.CLK
clk => phase_out[25]~reg0.CLK
clk => phase_out[24]~reg0.CLK
clk => phase_out[23]~reg0.CLK
clk => phase_out[22]~reg0.CLK
clk => phase_out[21]~reg0.CLK
clk => phase_out[20]~reg0.CLK
clk => phase_out[19]~reg0.CLK
clk => phase_out[18]~reg0.CLK
clk => phase_out[17]~reg0.CLK
clk => phase_out[16]~reg0.CLK
clk => phase_out[15]~reg0.CLK
clk => phase_out[14]~reg0.CLK
clk => phase_out[13]~reg0.CLK
clk => phase_out[12]~reg0.CLK
clk => phase_out[11]~reg0.CLK
clk => phase_out[10]~reg0.CLK
clk => phase_out[9]~reg0.CLK
clk => phase_out[8]~reg0.CLK
clk => phase_out[7]~reg0.CLK
clk => phase_out[6]~reg0.CLK
clk => phase_out[5]~reg0.CLK
clk => phase_out[4]~reg0.CLK
clk => phase_out[3]~reg0.CLK
clk => phase_out[2]~reg0.CLK
clk => phase_out[1]~reg0.CLK
clk => phase_out[0]~reg0.CLK
clk => phase_out[31]~reg0.CLK
reset => phase_out~0.OUTPUTSELECT
reset => phase_out~1.OUTPUTSELECT
reset => phase_out~2.OUTPUTSELECT
reset => phase_out~3.OUTPUTSELECT
reset => phase_out~4.OUTPUTSELECT
reset => phase_out~5.OUTPUTSELECT
reset => phase_out~6.OUTPUTSELECT
reset => phase_out~7.OUTPUTSELECT
reset => phase_out~8.OUTPUTSELECT
reset => phase_out~9.OUTPUTSELECT
reset => phase_out~10.OUTPUTSELECT
reset => phase_out~11.OUTPUTSELECT
reset => phase_out~12.OUTPUTSELECT
reset => phase_out~13.OUTPUTSELECT
reset => phase_out~14.OUTPUTSELECT
reset => phase_out~15.OUTPUTSELECT
reset => phase_out~16.OUTPUTSELECT
reset => phase_out~17.OUTPUTSELECT
reset => phase_out~18.OUTPUTSELECT
reset => phase_out~19.OUTPUTSELECT
reset => phase_out~20.OUTPUTSELECT
reset => phase_out~21.OUTPUTSELECT
reset => phase_out~22.OUTPUTSELECT
reset => phase_out~23.OUTPUTSELECT
reset => phase_out~24.OUTPUTSELECT
reset => phase_out~25.OUTPUTSELECT
reset => phase_out~26.OUTPUTSELECT
reset => phase_out~27.OUTPUTSELECT
reset => phase_out~28.OUTPUTSELECT
reset => phase_out~29.OUTPUTSELECT
reset => phase_out~30.OUTPUTSELECT
reset => phase_out~31.OUTPUTSELECT
frequency[0] => Add0.IN32
frequency[1] => Add0.IN31
frequency[2] => Add0.IN30
frequency[3] => Add0.IN29
frequency[4] => Add0.IN28
frequency[5] => Add0.IN27
frequency[6] => Add0.IN26
frequency[7] => Add0.IN25
frequency[8] => Add0.IN24
frequency[9] => Add0.IN23
frequency[10] => Add0.IN22
frequency[11] => Add0.IN21
frequency[12] => Add0.IN20
frequency[13] => Add0.IN19
frequency[14] => Add0.IN18
frequency[15] => Add0.IN17
frequency[16] => Add0.IN16
frequency[17] => Add0.IN15
frequency[18] => Add0.IN14
frequency[19] => Add0.IN13
frequency[20] => Add0.IN12
frequency[21] => Add0.IN11
frequency[22] => Add0.IN10
frequency[23] => Add0.IN9
frequency[24] => Add0.IN8
frequency[25] => Add0.IN7
frequency[26] => Add0.IN6
frequency[27] => Add0.IN5
frequency[28] => Add0.IN4
frequency[29] => Add0.IN3
frequency[30] => Add0.IN2
frequency[31] => Add0.IN1
phase_out[0] <= phase_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[1] <= phase_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[2] <= phase_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[3] <= phase_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[4] <= phase_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[5] <= phase_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[6] <= phase_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[7] <= phase_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[8] <= phase_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[9] <= phase_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[10] <= phase_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[11] <= phase_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[12] <= phase_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[13] <= phase_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[14] <= phase_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[15] <= phase_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[16] <= phase_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[17] <= phase_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[18] <= phase_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[19] <= phase_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[20] <= phase_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[21] <= phase_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[22] <= phase_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[23] <= phase_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[24] <= phase_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[25] <= phase_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[26] <= phase_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[27] <= phase_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[28] <= phase_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[29] <= phase_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[30] <= phase_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
phase_out[31] <= phase_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic
clk => clk~0.IN12
reset => reset~0.IN12
Iin[0] => Istage0~36.DATAB
Iin[0] => Add0.IN19
Iin[1] => Istage0~35.DATAB
Iin[1] => Add0.IN18
Iin[2] => Istage0~34.DATAB
Iin[2] => Add0.IN17
Iin[3] => Istage0~33.DATAB
Iin[3] => Add0.IN16
Iin[4] => Istage0~32.DATAB
Iin[4] => Add0.IN15
Iin[5] => Istage0~31.DATAB
Iin[5] => Add0.IN14
Iin[6] => Istage0~30.DATAB
Iin[6] => Add0.IN13
Iin[7] => Istage0~29.DATAB
Iin[7] => Add0.IN12
Iin[8] => Istage0~28.DATAB
Iin[8] => Add0.IN11
Iin[9] => Istage0~27.DATAB
Iin[9] => Add0.IN10
Iin[10] => Istage0~26.DATAB
Iin[10] => Add0.IN9
Iin[11] => Istage0~25.DATAB
Iin[11] => Add0.IN8
Iin[12] => Istage0~24.DATAB
Iin[12] => Add0.IN7
Iin[13] => Istage0~23.DATAB
Iin[13] => Add0.IN6
Iin[14] => Istage0~22.DATAB
Iin[14] => Add0.IN5
Iin[15] => Istage0~18.DATAB
Iin[15] => Istage0~20.DATAB
Iin[15] => Istage0~21.DATAB
Iin[15] => Add0.IN2
Iin[15] => Add0.IN3
Iin[15] => Add0.IN4
Qin[0] => Qstage0~36.DATAB
Qin[0] => Add1.IN19
Qin[1] => Qstage0~35.DATAB
Qin[1] => Add1.IN18
Qin[2] => Qstage0~34.DATAB
Qin[2] => Add1.IN17
Qin[3] => Qstage0~33.DATAB
Qin[3] => Add1.IN16
Qin[4] => Qstage0~32.DATAB
Qin[4] => Add1.IN15
Qin[5] => Qstage0~31.DATAB
Qin[5] => Add1.IN14
Qin[6] => Qstage0~30.DATAB
Qin[6] => Add1.IN13
Qin[7] => Qstage0~29.DATAB
Qin[7] => Add1.IN12
Qin[8] => Qstage0~28.DATAB
Qin[8] => Add1.IN11
Qin[9] => Qstage0~27.DATAB
Qin[9] => Add1.IN10
Qin[10] => Qstage0~26.DATAB
Qin[10] => Add1.IN9
Qin[11] => Qstage0~25.DATAB
Qin[11] => Add1.IN8
Qin[12] => Qstage0~24.DATAB
Qin[12] => Add1.IN7
Qin[13] => Qstage0~23.DATAB
Qin[13] => Add1.IN6
Qin[14] => Qstage0~22.DATAB
Qin[14] => Add1.IN5
Qin[15] => Qstage0~19.DATAB
Qin[15] => Qstage0~20.DATAB
Qin[15] => Qstage0~21.DATAB
Qin[15] => Add1.IN2
Qin[15] => Add1.IN3
Qin[15] => Add1.IN4
PHin[0] => PHstage0~29.DATAA
PHin[1] => PHstage0~28.DATAA
PHin[2] => PHstage0~27.DATAA
PHin[3] => PHstage0~26.DATAA
PHin[4] => PHstage0~25.DATAA
PHin[5] => PHstage0~24.DATAA
PHin[6] => PHstage0~23.DATAA
PHin[7] => PHstage0~22.DATAA
PHin[8] => PHstage0~21.DATAA
PHin[9] => PHstage0~20.DATAA
PHin[10] => PHstage0~19.DATAA
PHin[11] => PHstage0~18.DATAA
PHin[12] => PHstage0~17.DATAA
PHin[13] => PHstage0~16.DATAA
PHin[14] => Decoder0.IN1
PHin[14] => PHstage0~15.DATAA
PHin[15] => Decoder0.IN0
Iout[0] <= cordic_stage:cordic_stage11.port6
Iout[1] <= cordic_stage:cordic_stage11.port6
Iout[2] <= cordic_stage:cordic_stage11.port6
Iout[3] <= cordic_stage:cordic_stage11.port6
Iout[4] <= cordic_stage:cordic_stage11.port6
Iout[5] <= cordic_stage:cordic_stage11.port6
Iout[6] <= cordic_stage:cordic_stage11.port6
Iout[7] <= cordic_stage:cordic_stage11.port6
Iout[8] <= cordic_stage:cordic_stage11.port6
Iout[9] <= cordic_stage:cordic_stage11.port6
Iout[10] <= cordic_stage:cordic_stage11.port6
Iout[11] <= cordic_stage:cordic_stage11.port6
Iout[12] <= cordic_stage:cordic_stage11.port6
Iout[13] <= cordic_stage:cordic_stage11.port6
Iout[14] <= cordic_stage:cordic_stage11.port6
Iout[15] <= cordic_stage:cordic_stage11.port6
Qout[0] <= cordic_stage:cordic_stage11.port7
Qout[1] <= cordic_stage:cordic_stage11.port7
Qout[2] <= cordic_stage:cordic_stage11.port7
Qout[3] <= cordic_stage:cordic_stage11.port7
Qout[4] <= cordic_stage:cordic_stage11.port7
Qout[5] <= cordic_stage:cordic_stage11.port7
Qout[6] <= cordic_stage:cordic_stage11.port7
Qout[7] <= cordic_stage:cordic_stage11.port7
Qout[8] <= cordic_stage:cordic_stage11.port7
Qout[9] <= cordic_stage:cordic_stage11.port7
Qout[10] <= cordic_stage:cordic_stage11.port7
Qout[11] <= cordic_stage:cordic_stage11.port7
Qout[12] <= cordic_stage:cordic_stage11.port7
Qout[13] <= cordic_stage:cordic_stage11.port7
Qout[14] <= cordic_stage:cordic_stage11.port7
Qout[15] <= cordic_stage:cordic_stage11.port7
PHout[0] <= cordic_stage:cordic_stage11.port8
PHout[1] <= cordic_stage:cordic_stage11.port8
PHout[2] <= cordic_stage:cordic_stage11.port8
PHout[3] <= cordic_stage:cordic_stage11.port8
PHout[4] <= cordic_stage:cordic_stage11.port8
PHout[5] <= cordic_stage:cordic_stage11.port8
PHout[6] <= cordic_stage:cordic_stage11.port8
PHout[7] <= cordic_stage:cordic_stage11.port8
PHout[8] <= cordic_stage:cordic_stage11.port8
PHout[9] <= cordic_stage:cordic_stage11.port8
PHout[10] <= cordic_stage:cordic_stage11.port8
PHout[11] <= cordic_stage:cordic_stage11.port8
PHout[12] <= cordic_stage:cordic_stage11.port8
PHout[13] <= cordic_stage:cordic_stage11.port8
PHout[14] <= cordic_stage:cordic_stage11.port8
PHout[15] <= <GND>


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage0
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[0] => Add2.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[1] => Add2.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[2] => Add2.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN7
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN6
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN5
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN4
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN3
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN2
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Qin[0] => Add1.IN36
Qin[0] => Add2.IN36
Qin[0] => Add0.IN18
Qin[1] => Add1.IN35
Qin[1] => Add2.IN35
Qin[1] => Add0.IN17
Qin[2] => Add1.IN34
Qin[2] => Add2.IN34
Qin[2] => Add0.IN16
Qin[3] => Add1.IN33
Qin[3] => Add2.IN33
Qin[3] => Add0.IN15
Qin[4] => Add1.IN32
Qin[4] => Add2.IN32
Qin[4] => Add0.IN14
Qin[5] => Add1.IN31
Qin[5] => Add2.IN31
Qin[5] => Add0.IN13
Qin[6] => Add1.IN30
Qin[6] => Add2.IN30
Qin[6] => Add0.IN12
Qin[7] => Add1.IN29
Qin[7] => Add2.IN29
Qin[7] => Add0.IN11
Qin[8] => Add1.IN28
Qin[8] => Add2.IN28
Qin[8] => Add0.IN10
Qin[9] => Add1.IN27
Qin[9] => Add2.IN27
Qin[9] => Add0.IN9
Qin[10] => Add1.IN26
Qin[10] => Add2.IN26
Qin[10] => Add0.IN8
Qin[11] => Add1.IN25
Qin[11] => Add2.IN25
Qin[11] => Add0.IN7
Qin[12] => Add1.IN24
Qin[12] => Add2.IN24
Qin[12] => Add0.IN6
Qin[13] => Add1.IN23
Qin[13] => Add2.IN23
Qin[13] => Add0.IN5
Qin[14] => Add1.IN22
Qin[14] => Add2.IN22
Qin[14] => Add0.IN4
Qin[15] => Add1.IN21
Qin[15] => Add2.IN21
Qin[15] => Add0.IN3
Qin[16] => Add1.IN20
Qin[16] => Add2.IN20
Qin[16] => Add0.IN2
Qin[17] => Add1.IN19
Qin[17] => Add2.IN19
Qin[17] => Add0.IN1
PHin[0] => Add3.IN30
PHin[0] => Add4.IN15
PHin[1] => Add3.IN29
PHin[1] => Add4.IN14
PHin[2] => Add3.IN28
PHin[2] => Add4.IN13
PHin[3] => Add3.IN27
PHin[3] => Add4.IN12
PHin[4] => Add3.IN26
PHin[4] => Add4.IN11
PHin[5] => Add3.IN25
PHin[5] => Add4.IN10
PHin[6] => Add3.IN24
PHin[6] => Add4.IN9
PHin[7] => Add3.IN23
PHin[7] => Add4.IN8
PHin[8] => Add3.IN22
PHin[8] => Add4.IN7
PHin[9] => Add3.IN21
PHin[9] => Add4.IN6
PHin[10] => Add3.IN20
PHin[10] => Add4.IN5
PHin[11] => Add3.IN19
PHin[11] => Add4.IN4
PHin[12] => Add3.IN18
PHin[12] => Add4.IN3
PHin[13] => Add3.IN17
PHin[13] => Add4.IN2
PHin[14] => Add3.IN16
PHin[14] => Add4.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add4.IN30
coeff[0] => Add3.IN15
coeff[1] => Add4.IN29
coeff[1] => Add3.IN14
coeff[2] => Add4.IN28
coeff[2] => Add3.IN13
coeff[3] => Add4.IN27
coeff[3] => Add3.IN12
coeff[4] => Add4.IN26
coeff[4] => Add3.IN11
coeff[5] => Add4.IN25
coeff[5] => Add3.IN10
coeff[6] => Add4.IN24
coeff[6] => Add3.IN9
coeff[7] => Add4.IN23
coeff[7] => Add3.IN8
coeff[8] => Add4.IN22
coeff[8] => Add3.IN7
coeff[9] => Add4.IN21
coeff[9] => Add3.IN6
coeff[10] => Add4.IN20
coeff[10] => Add3.IN5
coeff[11] => Add4.IN19
coeff[11] => Add3.IN4
coeff[12] => Add4.IN18
coeff[12] => Add3.IN3
coeff[13] => Add4.IN17
coeff[13] => Add3.IN2
coeff[14] => Add4.IN16
coeff[14] => Add3.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage1
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[1] => Add2.IN18
Iin[1] => Add3.IN18
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[2] => Add2.IN17
Iin[2] => Add3.IN17
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN16
Iin[3] => Add3.IN16
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN15
Iin[4] => Add3.IN15
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN14
Iin[5] => Add3.IN14
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN13
Iin[6] => Add3.IN13
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN12
Iin[7] => Add3.IN12
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN11
Iin[8] => Add3.IN11
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN10
Iin[9] => Add3.IN10
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN9
Iin[10] => Add3.IN9
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN8
Iin[11] => Add3.IN8
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN7
Iin[12] => Add3.IN7
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN6
Iin[13] => Add3.IN6
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN5
Iin[14] => Add3.IN5
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN4
Iin[15] => Add3.IN4
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN3
Iin[16] => Add3.IN3
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add1.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[1] => Add0.IN18
Qin[2] => Add1.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[2] => Add0.IN17
Qin[3] => Add1.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[3] => Add0.IN16
Qin[4] => Add1.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN15
Qin[5] => Add1.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN14
Qin[6] => Add1.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN13
Qin[7] => Add1.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN12
Qin[8] => Add1.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN11
Qin[9] => Add1.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN10
Qin[10] => Add1.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN9
Qin[11] => Add1.IN26
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN8
Qin[12] => Add1.IN25
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN7
Qin[13] => Add1.IN24
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN6
Qin[14] => Add1.IN23
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN5
Qin[15] => Add1.IN22
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN4
Qin[16] => Add1.IN21
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN3
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage2
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[2] => Add2.IN18
Iin[2] => Add3.IN18
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN17
Iin[3] => Add3.IN17
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN16
Iin[4] => Add3.IN16
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN15
Iin[5] => Add3.IN15
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN14
Iin[6] => Add3.IN14
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN13
Iin[7] => Add3.IN13
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN12
Iin[8] => Add3.IN12
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN11
Iin[9] => Add3.IN11
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN10
Iin[10] => Add3.IN10
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN9
Iin[11] => Add3.IN9
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN8
Iin[12] => Add3.IN8
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN7
Iin[13] => Add3.IN7
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN6
Iin[14] => Add3.IN6
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN5
Iin[15] => Add3.IN5
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN4
Iin[16] => Add3.IN4
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add1.IN36
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[2] => Add0.IN18
Qin[3] => Add1.IN35
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[3] => Add0.IN17
Qin[4] => Add1.IN34
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN16
Qin[5] => Add1.IN33
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN15
Qin[6] => Add1.IN32
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN14
Qin[7] => Add1.IN31
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN13
Qin[8] => Add1.IN30
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN12
Qin[9] => Add1.IN29
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN11
Qin[10] => Add1.IN28
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN10
Qin[11] => Add1.IN27
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN9
Qin[12] => Add1.IN26
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN8
Qin[13] => Add1.IN25
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN7
Qin[14] => Add1.IN24
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN6
Qin[15] => Add1.IN23
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN5
Qin[16] => Add1.IN22
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN4
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage3
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[3] => Add2.IN18
Iin[3] => Add3.IN18
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN17
Iin[4] => Add3.IN17
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN16
Iin[5] => Add3.IN16
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN15
Iin[6] => Add3.IN15
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN14
Iin[7] => Add3.IN14
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN13
Iin[8] => Add3.IN13
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN12
Iin[9] => Add3.IN12
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN11
Iin[10] => Add3.IN11
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN10
Iin[11] => Add3.IN10
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN9
Iin[12] => Add3.IN9
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN8
Iin[13] => Add3.IN8
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN7
Iin[14] => Add3.IN7
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN6
Iin[15] => Add3.IN6
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN5
Iin[16] => Add3.IN5
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add1.IN36
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[3] => Add0.IN18
Qin[4] => Add1.IN35
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN17
Qin[5] => Add1.IN34
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN16
Qin[6] => Add1.IN33
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN15
Qin[7] => Add1.IN32
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN14
Qin[8] => Add1.IN31
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN13
Qin[9] => Add1.IN30
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN12
Qin[10] => Add1.IN29
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN11
Qin[11] => Add1.IN28
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN10
Qin[12] => Add1.IN27
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN9
Qin[13] => Add1.IN26
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN8
Qin[14] => Add1.IN25
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN7
Qin[15] => Add1.IN24
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN6
Qin[16] => Add1.IN23
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN5
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage4
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[4] => Add2.IN18
Iin[4] => Add3.IN18
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN17
Iin[5] => Add3.IN17
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN16
Iin[6] => Add3.IN16
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN15
Iin[7] => Add3.IN15
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN14
Iin[8] => Add3.IN14
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN13
Iin[9] => Add3.IN13
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN12
Iin[10] => Add3.IN12
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN11
Iin[11] => Add3.IN11
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN10
Iin[12] => Add3.IN10
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN9
Iin[13] => Add3.IN9
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN8
Iin[14] => Add3.IN8
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN7
Iin[15] => Add3.IN7
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN6
Iin[16] => Add3.IN6
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add1.IN36
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[4] => Add0.IN18
Qin[5] => Add1.IN35
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN17
Qin[6] => Add1.IN34
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN16
Qin[7] => Add1.IN33
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN15
Qin[8] => Add1.IN32
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN14
Qin[9] => Add1.IN31
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN13
Qin[10] => Add1.IN30
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN12
Qin[11] => Add1.IN29
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN11
Qin[12] => Add1.IN28
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN10
Qin[13] => Add1.IN27
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN9
Qin[14] => Add1.IN26
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN8
Qin[15] => Add1.IN25
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN7
Qin[16] => Add1.IN24
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN6
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage5
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[5] => Add2.IN18
Iin[5] => Add3.IN18
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN17
Iin[6] => Add3.IN17
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN16
Iin[7] => Add3.IN16
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN15
Iin[8] => Add3.IN15
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN14
Iin[9] => Add3.IN14
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN13
Iin[10] => Add3.IN13
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN12
Iin[11] => Add3.IN12
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN11
Iin[12] => Add3.IN11
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN10
Iin[13] => Add3.IN10
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN9
Iin[14] => Add3.IN9
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN8
Iin[15] => Add3.IN8
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN7
Iin[16] => Add3.IN7
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add1.IN36
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[5] => Add0.IN18
Qin[6] => Add1.IN35
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN17
Qin[7] => Add1.IN34
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN16
Qin[8] => Add1.IN33
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN15
Qin[9] => Add1.IN32
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN14
Qin[10] => Add1.IN31
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN13
Qin[11] => Add1.IN30
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN12
Qin[12] => Add1.IN29
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN11
Qin[13] => Add1.IN28
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN10
Qin[14] => Add1.IN27
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN9
Qin[15] => Add1.IN26
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN8
Qin[16] => Add1.IN25
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN7
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage6
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[6] => Add2.IN18
Iin[6] => Add3.IN18
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN17
Iin[7] => Add3.IN17
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN16
Iin[8] => Add3.IN16
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN15
Iin[9] => Add3.IN15
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN14
Iin[10] => Add3.IN14
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN13
Iin[11] => Add3.IN13
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN12
Iin[12] => Add3.IN12
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN11
Iin[13] => Add3.IN11
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN10
Iin[14] => Add3.IN10
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN9
Iin[15] => Add3.IN9
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN8
Iin[16] => Add3.IN8
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add1.IN36
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[6] => Add0.IN18
Qin[7] => Add1.IN35
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN17
Qin[8] => Add1.IN34
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN16
Qin[9] => Add1.IN33
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN15
Qin[10] => Add1.IN32
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN14
Qin[11] => Add1.IN31
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN13
Qin[12] => Add1.IN30
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN12
Qin[13] => Add1.IN29
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN11
Qin[14] => Add1.IN28
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN10
Qin[15] => Add1.IN27
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN9
Qin[16] => Add1.IN26
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN8
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage7
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[7] => Add2.IN18
Iin[7] => Add3.IN18
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN17
Iin[8] => Add3.IN17
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN16
Iin[9] => Add3.IN16
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN15
Iin[10] => Add3.IN15
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN14
Iin[11] => Add3.IN14
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN13
Iin[12] => Add3.IN13
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN12
Iin[13] => Add3.IN12
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN11
Iin[14] => Add3.IN11
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN10
Iin[15] => Add3.IN10
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN9
Iin[16] => Add3.IN9
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add1.IN36
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[7] => Add0.IN18
Qin[8] => Add1.IN35
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN17
Qin[9] => Add1.IN34
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN16
Qin[10] => Add1.IN33
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN15
Qin[11] => Add1.IN32
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN14
Qin[12] => Add1.IN31
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN13
Qin[13] => Add1.IN30
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN12
Qin[14] => Add1.IN29
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN11
Qin[15] => Add1.IN28
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN10
Qin[16] => Add1.IN27
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN9
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage8
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[8] => Add2.IN18
Iin[8] => Add3.IN18
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN17
Iin[9] => Add3.IN17
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN16
Iin[10] => Add3.IN16
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN15
Iin[11] => Add3.IN15
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN14
Iin[12] => Add3.IN14
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN13
Iin[13] => Add3.IN13
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN12
Iin[14] => Add3.IN12
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN11
Iin[15] => Add3.IN11
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN10
Iin[16] => Add3.IN10
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add1.IN36
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[8] => Add0.IN18
Qin[9] => Add1.IN35
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN17
Qin[10] => Add1.IN34
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN16
Qin[11] => Add1.IN33
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN15
Qin[12] => Add1.IN32
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN14
Qin[13] => Add1.IN31
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN13
Qin[14] => Add1.IN30
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN12
Qin[15] => Add1.IN29
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN11
Qin[16] => Add1.IN28
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN10
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage9
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[9] => Add2.IN18
Iin[9] => Add3.IN18
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN17
Iin[10] => Add3.IN17
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN16
Iin[11] => Add3.IN16
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN15
Iin[12] => Add3.IN15
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN14
Iin[13] => Add3.IN14
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN13
Iin[14] => Add3.IN13
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN12
Iin[15] => Add3.IN12
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN11
Iin[16] => Add3.IN11
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add1.IN36
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[9] => Add0.IN18
Qin[10] => Add1.IN35
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN17
Qin[11] => Add1.IN34
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN16
Qin[12] => Add1.IN33
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN15
Qin[13] => Add1.IN32
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN14
Qin[14] => Add1.IN31
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN13
Qin[15] => Add1.IN30
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN12
Qin[16] => Add1.IN29
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN11
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage10
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[10] => Add2.IN18
Iin[10] => Add3.IN18
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN17
Iin[11] => Add3.IN17
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN16
Iin[12] => Add3.IN16
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN15
Iin[13] => Add3.IN15
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN14
Iin[14] => Add3.IN14
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN13
Iin[15] => Add3.IN13
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN12
Iin[16] => Add3.IN12
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add1.IN36
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[10] => Add0.IN18
Qin[11] => Add1.IN35
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN17
Qin[12] => Add1.IN34
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN16
Qin[13] => Add1.IN33
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN15
Qin[14] => Add1.IN32
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN14
Qin[15] => Add1.IN31
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN13
Qin[16] => Add1.IN30
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN12
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|cordic:rx_cordic|cordic_stage:cordic_stage11
clk => Iout[16]~reg0.CLK
clk => Iout[15]~reg0.CLK
clk => Iout[14]~reg0.CLK
clk => Iout[13]~reg0.CLK
clk => Iout[12]~reg0.CLK
clk => Iout[11]~reg0.CLK
clk => Iout[10]~reg0.CLK
clk => Iout[9]~reg0.CLK
clk => Iout[8]~reg0.CLK
clk => Iout[7]~reg0.CLK
clk => Iout[6]~reg0.CLK
clk => Iout[5]~reg0.CLK
clk => Iout[4]~reg0.CLK
clk => Iout[3]~reg0.CLK
clk => Iout[2]~reg0.CLK
clk => Iout[1]~reg0.CLK
clk => Iout[0]~reg0.CLK
clk => Qout[17]~reg0.CLK
clk => Qout[16]~reg0.CLK
clk => Qout[15]~reg0.CLK
clk => Qout[14]~reg0.CLK
clk => Qout[13]~reg0.CLK
clk => Qout[12]~reg0.CLK
clk => Qout[11]~reg0.CLK
clk => Qout[10]~reg0.CLK
clk => Qout[9]~reg0.CLK
clk => Qout[8]~reg0.CLK
clk => Qout[7]~reg0.CLK
clk => Qout[6]~reg0.CLK
clk => Qout[5]~reg0.CLK
clk => Qout[4]~reg0.CLK
clk => Qout[3]~reg0.CLK
clk => Qout[2]~reg0.CLK
clk => Qout[1]~reg0.CLK
clk => Qout[0]~reg0.CLK
clk => PHout[14]~reg0.CLK
clk => PHout[13]~reg0.CLK
clk => PHout[12]~reg0.CLK
clk => PHout[11]~reg0.CLK
clk => PHout[10]~reg0.CLK
clk => PHout[9]~reg0.CLK
clk => PHout[8]~reg0.CLK
clk => PHout[7]~reg0.CLK
clk => PHout[6]~reg0.CLK
clk => PHout[5]~reg0.CLK
clk => PHout[4]~reg0.CLK
clk => PHout[3]~reg0.CLK
clk => PHout[2]~reg0.CLK
clk => PHout[1]~reg0.CLK
clk => PHout[0]~reg0.CLK
clk => Iout[17]~reg0.CLK
reset => Iout~18.OUTPUTSELECT
reset => Iout~19.OUTPUTSELECT
reset => Iout~20.OUTPUTSELECT
reset => Iout~21.OUTPUTSELECT
reset => Iout~22.OUTPUTSELECT
reset => Iout~23.OUTPUTSELECT
reset => Iout~24.OUTPUTSELECT
reset => Iout~25.OUTPUTSELECT
reset => Iout~26.OUTPUTSELECT
reset => Iout~27.OUTPUTSELECT
reset => Iout~28.OUTPUTSELECT
reset => Iout~29.OUTPUTSELECT
reset => Iout~30.OUTPUTSELECT
reset => Iout~31.OUTPUTSELECT
reset => Iout~32.OUTPUTSELECT
reset => Iout~33.OUTPUTSELECT
reset => Iout~34.OUTPUTSELECT
reset => Iout~35.OUTPUTSELECT
reset => Qout~18.OUTPUTSELECT
reset => Qout~19.OUTPUTSELECT
reset => Qout~20.OUTPUTSELECT
reset => Qout~21.OUTPUTSELECT
reset => Qout~22.OUTPUTSELECT
reset => Qout~23.OUTPUTSELECT
reset => Qout~24.OUTPUTSELECT
reset => Qout~25.OUTPUTSELECT
reset => Qout~26.OUTPUTSELECT
reset => Qout~27.OUTPUTSELECT
reset => Qout~28.OUTPUTSELECT
reset => Qout~29.OUTPUTSELECT
reset => Qout~30.OUTPUTSELECT
reset => Qout~31.OUTPUTSELECT
reset => Qout~32.OUTPUTSELECT
reset => Qout~33.OUTPUTSELECT
reset => Qout~34.OUTPUTSELECT
reset => Qout~35.OUTPUTSELECT
reset => PHout~15.OUTPUTSELECT
reset => PHout~16.OUTPUTSELECT
reset => PHout~17.OUTPUTSELECT
reset => PHout~18.OUTPUTSELECT
reset => PHout~19.OUTPUTSELECT
reset => PHout~20.OUTPUTSELECT
reset => PHout~21.OUTPUTSELECT
reset => PHout~22.OUTPUTSELECT
reset => PHout~23.OUTPUTSELECT
reset => PHout~24.OUTPUTSELECT
reset => PHout~25.OUTPUTSELECT
reset => PHout~26.OUTPUTSELECT
reset => PHout~27.OUTPUTSELECT
reset => PHout~28.OUTPUTSELECT
reset => PHout~29.OUTPUTSELECT
Iin[0] => Add0.IN36
Iin[0] => Add1.IN18
Iin[1] => Add0.IN35
Iin[1] => Add1.IN17
Iin[2] => Add0.IN34
Iin[2] => Add1.IN16
Iin[3] => Add0.IN33
Iin[3] => Add1.IN15
Iin[4] => Add0.IN32
Iin[4] => Add1.IN14
Iin[5] => Add0.IN31
Iin[5] => Add1.IN13
Iin[6] => Add0.IN30
Iin[6] => Add1.IN12
Iin[7] => Add0.IN29
Iin[7] => Add1.IN11
Iin[8] => Add0.IN28
Iin[8] => Add1.IN10
Iin[9] => Add0.IN27
Iin[9] => Add1.IN9
Iin[10] => Add0.IN26
Iin[10] => Add1.IN8
Iin[11] => Add0.IN25
Iin[11] => Add1.IN7
Iin[11] => Add2.IN18
Iin[11] => Add3.IN18
Iin[12] => Add0.IN24
Iin[12] => Add1.IN6
Iin[12] => Add2.IN17
Iin[12] => Add3.IN17
Iin[13] => Add0.IN23
Iin[13] => Add1.IN5
Iin[13] => Add2.IN16
Iin[13] => Add3.IN16
Iin[14] => Add0.IN22
Iin[14] => Add1.IN4
Iin[14] => Add2.IN15
Iin[14] => Add3.IN15
Iin[15] => Add0.IN21
Iin[15] => Add1.IN3
Iin[15] => Add2.IN14
Iin[15] => Add3.IN14
Iin[16] => Add0.IN20
Iin[16] => Add1.IN2
Iin[16] => Add2.IN13
Iin[16] => Add3.IN13
Iin[17] => Add0.IN19
Iin[17] => Add1.IN1
Iin[17] => Add2.IN1
Iin[17] => Add2.IN2
Iin[17] => Add2.IN3
Iin[17] => Add2.IN4
Iin[17] => Add2.IN5
Iin[17] => Add2.IN6
Iin[17] => Add2.IN7
Iin[17] => Add2.IN8
Iin[17] => Add2.IN9
Iin[17] => Add2.IN10
Iin[17] => Add2.IN11
Iin[17] => Add2.IN12
Iin[17] => Add3.IN1
Iin[17] => Add3.IN2
Iin[17] => Add3.IN3
Iin[17] => Add3.IN4
Iin[17] => Add3.IN5
Iin[17] => Add3.IN6
Iin[17] => Add3.IN7
Iin[17] => Add3.IN8
Iin[17] => Add3.IN9
Iin[17] => Add3.IN10
Iin[17] => Add3.IN11
Iin[17] => Add3.IN12
Qin[0] => Add2.IN36
Qin[0] => Add3.IN36
Qin[1] => Add2.IN35
Qin[1] => Add3.IN35
Qin[2] => Add2.IN34
Qin[2] => Add3.IN34
Qin[3] => Add2.IN33
Qin[3] => Add3.IN33
Qin[4] => Add2.IN32
Qin[4] => Add3.IN32
Qin[5] => Add2.IN31
Qin[5] => Add3.IN31
Qin[6] => Add2.IN30
Qin[6] => Add3.IN30
Qin[7] => Add2.IN29
Qin[7] => Add3.IN29
Qin[8] => Add2.IN28
Qin[8] => Add3.IN28
Qin[9] => Add2.IN27
Qin[9] => Add3.IN27
Qin[10] => Add2.IN26
Qin[10] => Add3.IN26
Qin[11] => Add1.IN36
Qin[11] => Add2.IN25
Qin[11] => Add3.IN25
Qin[11] => Add0.IN18
Qin[12] => Add1.IN35
Qin[12] => Add2.IN24
Qin[12] => Add3.IN24
Qin[12] => Add0.IN17
Qin[13] => Add1.IN34
Qin[13] => Add2.IN23
Qin[13] => Add3.IN23
Qin[13] => Add0.IN16
Qin[14] => Add1.IN33
Qin[14] => Add2.IN22
Qin[14] => Add3.IN22
Qin[14] => Add0.IN15
Qin[15] => Add1.IN32
Qin[15] => Add2.IN21
Qin[15] => Add3.IN21
Qin[15] => Add0.IN14
Qin[16] => Add1.IN31
Qin[16] => Add2.IN20
Qin[16] => Add3.IN20
Qin[16] => Add0.IN13
Qin[17] => Add1.IN19
Qin[17] => Add1.IN20
Qin[17] => Add1.IN21
Qin[17] => Add1.IN22
Qin[17] => Add1.IN23
Qin[17] => Add1.IN24
Qin[17] => Add1.IN25
Qin[17] => Add1.IN26
Qin[17] => Add1.IN27
Qin[17] => Add1.IN28
Qin[17] => Add1.IN29
Qin[17] => Add1.IN30
Qin[17] => Add2.IN19
Qin[17] => Add3.IN19
Qin[17] => Add0.IN1
Qin[17] => Add0.IN2
Qin[17] => Add0.IN3
Qin[17] => Add0.IN4
Qin[17] => Add0.IN5
Qin[17] => Add0.IN6
Qin[17] => Add0.IN7
Qin[17] => Add0.IN8
Qin[17] => Add0.IN9
Qin[17] => Add0.IN10
Qin[17] => Add0.IN11
Qin[17] => Add0.IN12
PHin[0] => Add4.IN30
PHin[0] => Add5.IN15
PHin[1] => Add4.IN29
PHin[1] => Add5.IN14
PHin[2] => Add4.IN28
PHin[2] => Add5.IN13
PHin[3] => Add4.IN27
PHin[3] => Add5.IN12
PHin[4] => Add4.IN26
PHin[4] => Add5.IN11
PHin[5] => Add4.IN25
PHin[5] => Add5.IN10
PHin[6] => Add4.IN24
PHin[6] => Add5.IN9
PHin[7] => Add4.IN23
PHin[7] => Add5.IN8
PHin[8] => Add4.IN22
PHin[8] => Add5.IN7
PHin[9] => Add4.IN21
PHin[9] => Add5.IN6
PHin[10] => Add4.IN20
PHin[10] => Add5.IN5
PHin[11] => Add4.IN19
PHin[11] => Add5.IN4
PHin[12] => Add4.IN18
PHin[12] => Add5.IN3
PHin[13] => Add4.IN17
PHin[13] => Add5.IN2
PHin[14] => Add4.IN16
PHin[14] => Add5.IN1
PHin[14] => Iout~0.OUTPUTSELECT
PHin[14] => Iout~1.OUTPUTSELECT
PHin[14] => Iout~2.OUTPUTSELECT
PHin[14] => Iout~3.OUTPUTSELECT
PHin[14] => Iout~4.OUTPUTSELECT
PHin[14] => Iout~5.OUTPUTSELECT
PHin[14] => Iout~6.OUTPUTSELECT
PHin[14] => Iout~7.OUTPUTSELECT
PHin[14] => Iout~8.OUTPUTSELECT
PHin[14] => Iout~9.OUTPUTSELECT
PHin[14] => Iout~10.OUTPUTSELECT
PHin[14] => Iout~11.OUTPUTSELECT
PHin[14] => Iout~12.OUTPUTSELECT
PHin[14] => Iout~13.OUTPUTSELECT
PHin[14] => Iout~14.OUTPUTSELECT
PHin[14] => Iout~15.OUTPUTSELECT
PHin[14] => Iout~16.OUTPUTSELECT
PHin[14] => Iout~17.OUTPUTSELECT
PHin[14] => Qout~0.OUTPUTSELECT
PHin[14] => Qout~1.OUTPUTSELECT
PHin[14] => Qout~2.OUTPUTSELECT
PHin[14] => Qout~3.OUTPUTSELECT
PHin[14] => Qout~4.OUTPUTSELECT
PHin[14] => Qout~5.OUTPUTSELECT
PHin[14] => Qout~6.OUTPUTSELECT
PHin[14] => Qout~7.OUTPUTSELECT
PHin[14] => Qout~8.OUTPUTSELECT
PHin[14] => Qout~9.OUTPUTSELECT
PHin[14] => Qout~10.OUTPUTSELECT
PHin[14] => Qout~11.OUTPUTSELECT
PHin[14] => Qout~12.OUTPUTSELECT
PHin[14] => Qout~13.OUTPUTSELECT
PHin[14] => Qout~14.OUTPUTSELECT
PHin[14] => Qout~15.OUTPUTSELECT
PHin[14] => Qout~16.OUTPUTSELECT
PHin[14] => Qout~17.OUTPUTSELECT
PHin[14] => PHout~0.OUTPUTSELECT
PHin[14] => PHout~1.OUTPUTSELECT
PHin[14] => PHout~2.OUTPUTSELECT
PHin[14] => PHout~3.OUTPUTSELECT
PHin[14] => PHout~4.OUTPUTSELECT
PHin[14] => PHout~5.OUTPUTSELECT
PHin[14] => PHout~6.OUTPUTSELECT
PHin[14] => PHout~7.OUTPUTSELECT
PHin[14] => PHout~8.OUTPUTSELECT
PHin[14] => PHout~9.OUTPUTSELECT
PHin[14] => PHout~10.OUTPUTSELECT
PHin[14] => PHout~11.OUTPUTSELECT
PHin[14] => PHout~12.OUTPUTSELECT
PHin[14] => PHout~13.OUTPUTSELECT
PHin[14] => PHout~14.OUTPUTSELECT
coeff[0] => Add5.IN30
coeff[0] => Add4.IN15
coeff[1] => Add5.IN29
coeff[1] => Add4.IN14
coeff[2] => Add5.IN28
coeff[2] => Add4.IN13
coeff[3] => Add5.IN27
coeff[3] => Add4.IN12
coeff[4] => Add5.IN26
coeff[4] => Add4.IN11
coeff[5] => Add5.IN25
coeff[5] => Add4.IN10
coeff[6] => Add5.IN24
coeff[6] => Add4.IN9
coeff[7] => Add5.IN23
coeff[7] => Add4.IN8
coeff[8] => Add5.IN22
coeff[8] => Add4.IN7
coeff[9] => Add5.IN21
coeff[9] => Add4.IN6
coeff[10] => Add5.IN20
coeff[10] => Add4.IN5
coeff[11] => Add5.IN19
coeff[11] => Add4.IN4
coeff[12] => Add5.IN18
coeff[12] => Add4.IN3
coeff[13] => Add5.IN17
coeff[13] => Add4.IN2
coeff[14] => Add5.IN16
coeff[14] => Add4.IN1
Iout[0] <= Iout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[1] <= Iout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[2] <= Iout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[3] <= Iout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[4] <= Iout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[5] <= Iout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[6] <= Iout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[7] <= Iout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[8] <= Iout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[9] <= Iout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[10] <= Iout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[11] <= Iout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[12] <= Iout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[13] <= Iout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[14] <= Iout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[15] <= Iout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[16] <= Iout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Iout[17] <= Iout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[0] <= Qout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[1] <= Qout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[2] <= Qout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[3] <= Qout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[4] <= Qout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[5] <= Qout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[6] <= Qout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[7] <= Qout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[8] <= Qout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[9] <= Qout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[10] <= Qout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[11] <= Qout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[12] <= Qout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[13] <= Qout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[14] <= Qout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[15] <= Qout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[16] <= Qout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Qout[17] <= Qout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[0] <= PHout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[1] <= PHout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[2] <= PHout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[3] <= PHout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[4] <= PHout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[5] <= PHout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[6] <= PHout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[7] <= PHout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[8] <= PHout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[9] <= PHout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[10] <= PHout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[11] <= PHout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[12] <= PHout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[13] <= PHout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PHout[14] <= PHout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdfull <= dcfifo:dcfifo_component.rdfull
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
rdusedw[10] <= dcfifo:dcfifo_component.rdusedw
rdusedw[11] <= dcfifo:dcfifo_component.rdusedw
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw
wrusedw[11] <= dcfifo:dcfifo_component.wrusedw


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_6bf1:auto_generated.data[0]
data[1] => dcfifo_6bf1:auto_generated.data[1]
data[2] => dcfifo_6bf1:auto_generated.data[2]
data[3] => dcfifo_6bf1:auto_generated.data[3]
data[4] => dcfifo_6bf1:auto_generated.data[4]
data[5] => dcfifo_6bf1:auto_generated.data[5]
data[6] => dcfifo_6bf1:auto_generated.data[6]
data[7] => dcfifo_6bf1:auto_generated.data[7]
data[8] => dcfifo_6bf1:auto_generated.data[8]
data[9] => dcfifo_6bf1:auto_generated.data[9]
data[10] => dcfifo_6bf1:auto_generated.data[10]
data[11] => dcfifo_6bf1:auto_generated.data[11]
data[12] => dcfifo_6bf1:auto_generated.data[12]
data[13] => dcfifo_6bf1:auto_generated.data[13]
data[14] => dcfifo_6bf1:auto_generated.data[14]
data[15] => dcfifo_6bf1:auto_generated.data[15]
q[0] <= dcfifo_6bf1:auto_generated.q[0]
q[1] <= dcfifo_6bf1:auto_generated.q[1]
q[2] <= dcfifo_6bf1:auto_generated.q[2]
q[3] <= dcfifo_6bf1:auto_generated.q[3]
q[4] <= dcfifo_6bf1:auto_generated.q[4]
q[5] <= dcfifo_6bf1:auto_generated.q[5]
q[6] <= dcfifo_6bf1:auto_generated.q[6]
q[7] <= dcfifo_6bf1:auto_generated.q[7]
q[8] <= dcfifo_6bf1:auto_generated.q[8]
q[9] <= dcfifo_6bf1:auto_generated.q[9]
q[10] <= dcfifo_6bf1:auto_generated.q[10]
q[11] <= dcfifo_6bf1:auto_generated.q[11]
q[12] <= dcfifo_6bf1:auto_generated.q[12]
q[13] <= dcfifo_6bf1:auto_generated.q[13]
q[14] <= dcfifo_6bf1:auto_generated.q[14]
q[15] <= dcfifo_6bf1:auto_generated.q[15]
rdclk => dcfifo_6bf1:auto_generated.rdclk
rdreq => dcfifo_6bf1:auto_generated.rdreq
wrclk => dcfifo_6bf1:auto_generated.wrclk
wrreq => dcfifo_6bf1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= <UNC>
rdfull <= dcfifo_6bf1:auto_generated.rdfull
wrempty <= dcfifo_6bf1:auto_generated.wrempty
wrfull <= dcfifo_6bf1:auto_generated.wrfull
rdusedw[0] <= dcfifo_6bf1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_6bf1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_6bf1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_6bf1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_6bf1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_6bf1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_6bf1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_6bf1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_6bf1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_6bf1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_6bf1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_6bf1:auto_generated.rdusedw[11]
wrusedw[0] <= dcfifo_6bf1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_6bf1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_6bf1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_6bf1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_6bf1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_6bf1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_6bf1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_6bf1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_6bf1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_6bf1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_6bf1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_6bf1:auto_generated.wrusedw[11]


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated
data[0] => altsyncram_vpu:fifo_ram.data_a[0]
data[1] => altsyncram_vpu:fifo_ram.data_a[1]
data[2] => altsyncram_vpu:fifo_ram.data_a[2]
data[3] => altsyncram_vpu:fifo_ram.data_a[3]
data[4] => altsyncram_vpu:fifo_ram.data_a[4]
data[5] => altsyncram_vpu:fifo_ram.data_a[5]
data[6] => altsyncram_vpu:fifo_ram.data_a[6]
data[7] => altsyncram_vpu:fifo_ram.data_a[7]
data[8] => altsyncram_vpu:fifo_ram.data_a[8]
data[9] => altsyncram_vpu:fifo_ram.data_a[9]
data[10] => altsyncram_vpu:fifo_ram.data_a[10]
data[11] => altsyncram_vpu:fifo_ram.data_a[11]
data[12] => altsyncram_vpu:fifo_ram.data_a[12]
data[13] => altsyncram_vpu:fifo_ram.data_a[13]
data[14] => altsyncram_vpu:fifo_ram.data_a[14]
data[15] => altsyncram_vpu:fifo_ram.data_a[15]
q[0] <= altsyncram_vpu:fifo_ram.q_b[0]
q[1] <= altsyncram_vpu:fifo_ram.q_b[1]
q[2] <= altsyncram_vpu:fifo_ram.q_b[2]
q[3] <= altsyncram_vpu:fifo_ram.q_b[3]
q[4] <= altsyncram_vpu:fifo_ram.q_b[4]
q[5] <= altsyncram_vpu:fifo_ram.q_b[5]
q[6] <= altsyncram_vpu:fifo_ram.q_b[6]
q[7] <= altsyncram_vpu:fifo_ram.q_b[7]
q[8] <= altsyncram_vpu:fifo_ram.q_b[8]
q[9] <= altsyncram_vpu:fifo_ram.q_b[9]
q[10] <= altsyncram_vpu:fifo_ram.q_b[10]
q[11] <= altsyncram_vpu:fifo_ram.q_b[11]
q[12] <= altsyncram_vpu:fifo_ram.q_b[12]
q[13] <= altsyncram_vpu:fifo_ram.q_b[13]
q[14] <= altsyncram_vpu:fifo_ram.q_b[14]
q[15] <= altsyncram_vpu:fifo_ram.q_b[15]
rdclk => a_graycounter_r96:rdptr_g1p.clock
rdclk => altsyncram_vpu:fifo_ram.clock1
rdclk => alt_synch_pipe_297:rdfull_reg.clock
rdclk => dffpipe_c09:rs_brp.clock
rdclk => dffpipe_c09:rs_bwp.clock
rdclk => alt_synch_pipe_iv7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdfull <= int_rdfull.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_kk6:wrptr_g1p.clock
wrclk => a_graycounter_jk6:wrptr_gp.clock
wrclk => altsyncram_vpu:fifo_ram.clock0
wrclk => alt_synch_pipe_397:wrempty_reg.clock
wrclk => dffpipe_c09:ws_brp.clock
wrclk => dffpipe_c09:ws_bwp.clock
wrclk => alt_synch_pipe_jv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => previous_wrfull.CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_gray2bin_ndb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_gray2bin_ndb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_gray2bin_ndb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_gray2bin_ndb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= gray[12].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN1
gray[12] => bin[12].DATAIN
gray[12] => xor11.IN0


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p
clock => counter_ffa[12].CLK
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_ffa[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_kk6:wrptr_g1p
clock => counter_ffa[12].CLK
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_ffa[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp
clock => counter_ffa[12].CLK
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_ffa[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_ffa[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram
address_a[0] => altsyncram_aec1:altsyncram5.address_b[0]
address_a[1] => altsyncram_aec1:altsyncram5.address_b[1]
address_a[2] => altsyncram_aec1:altsyncram5.address_b[2]
address_a[3] => altsyncram_aec1:altsyncram5.address_b[3]
address_a[4] => altsyncram_aec1:altsyncram5.address_b[4]
address_a[5] => altsyncram_aec1:altsyncram5.address_b[5]
address_a[6] => altsyncram_aec1:altsyncram5.address_b[6]
address_a[7] => altsyncram_aec1:altsyncram5.address_b[7]
address_a[8] => altsyncram_aec1:altsyncram5.address_b[8]
address_a[9] => altsyncram_aec1:altsyncram5.address_b[9]
address_a[10] => altsyncram_aec1:altsyncram5.address_b[10]
address_a[11] => altsyncram_aec1:altsyncram5.address_b[11]
address_b[0] => altsyncram_aec1:altsyncram5.address_a[0]
address_b[1] => altsyncram_aec1:altsyncram5.address_a[1]
address_b[2] => altsyncram_aec1:altsyncram5.address_a[2]
address_b[3] => altsyncram_aec1:altsyncram5.address_a[3]
address_b[4] => altsyncram_aec1:altsyncram5.address_a[4]
address_b[5] => altsyncram_aec1:altsyncram5.address_a[5]
address_b[6] => altsyncram_aec1:altsyncram5.address_a[6]
address_b[7] => altsyncram_aec1:altsyncram5.address_a[7]
address_b[8] => altsyncram_aec1:altsyncram5.address_a[8]
address_b[9] => altsyncram_aec1:altsyncram5.address_a[9]
address_b[10] => altsyncram_aec1:altsyncram5.address_a[10]
address_b[11] => altsyncram_aec1:altsyncram5.address_a[11]
addressstall_b => altsyncram_aec1:altsyncram5.addressstall_a
clock0 => altsyncram_aec1:altsyncram5.clock1
clock1 => altsyncram_aec1:altsyncram5.clock0
clocken1 => altsyncram_aec1:altsyncram5.clocken0
data_a[0] => altsyncram_aec1:altsyncram5.data_b[0]
data_a[1] => altsyncram_aec1:altsyncram5.data_b[1]
data_a[2] => altsyncram_aec1:altsyncram5.data_b[2]
data_a[3] => altsyncram_aec1:altsyncram5.data_b[3]
data_a[4] => altsyncram_aec1:altsyncram5.data_b[4]
data_a[5] => altsyncram_aec1:altsyncram5.data_b[5]
data_a[6] => altsyncram_aec1:altsyncram5.data_b[6]
data_a[7] => altsyncram_aec1:altsyncram5.data_b[7]
data_a[8] => altsyncram_aec1:altsyncram5.data_b[8]
data_a[9] => altsyncram_aec1:altsyncram5.data_b[9]
data_a[10] => altsyncram_aec1:altsyncram5.data_b[10]
data_a[11] => altsyncram_aec1:altsyncram5.data_b[11]
data_a[12] => altsyncram_aec1:altsyncram5.data_b[12]
data_a[13] => altsyncram_aec1:altsyncram5.data_b[13]
data_a[14] => altsyncram_aec1:altsyncram5.data_b[14]
data_a[15] => altsyncram_aec1:altsyncram5.data_b[15]
q_b[0] <= altsyncram_aec1:altsyncram5.q_a[0]
q_b[1] <= altsyncram_aec1:altsyncram5.q_a[1]
q_b[2] <= altsyncram_aec1:altsyncram5.q_a[2]
q_b[3] <= altsyncram_aec1:altsyncram5.q_a[3]
q_b[4] <= altsyncram_aec1:altsyncram5.q_a[4]
q_b[5] <= altsyncram_aec1:altsyncram5.q_a[5]
q_b[6] <= altsyncram_aec1:altsyncram5.q_a[6]
q_b[7] <= altsyncram_aec1:altsyncram5.q_a[7]
q_b[8] <= altsyncram_aec1:altsyncram5.q_a[8]
q_b[9] <= altsyncram_aec1:altsyncram5.q_a[9]
q_b[10] <= altsyncram_aec1:altsyncram5.q_a[10]
q_b[11] <= altsyncram_aec1:altsyncram5.q_a[11]
q_b[12] <= altsyncram_aec1:altsyncram5.q_a[12]
q_b[13] <= altsyncram_aec1:altsyncram5.q_a[13]
q_b[14] <= altsyncram_aec1:altsyncram5.q_a[14]
q_b[15] <= altsyncram_aec1:altsyncram5.q_a[15]
wren_a => altsyncram_aec1:altsyncram5.clocken1
wren_a => altsyncram_aec1:altsyncram5.wren_b


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5
address_a[0] => ram_block6a0.PORTAADDR
address_a[0] => ram_block6a1.PORTAADDR
address_a[0] => ram_block6a2.PORTAADDR
address_a[0] => ram_block6a3.PORTAADDR
address_a[0] => ram_block6a4.PORTAADDR
address_a[0] => ram_block6a5.PORTAADDR
address_a[0] => ram_block6a6.PORTAADDR
address_a[0] => ram_block6a7.PORTAADDR
address_a[0] => ram_block6a8.PORTAADDR
address_a[0] => ram_block6a9.PORTAADDR
address_a[0] => ram_block6a10.PORTAADDR
address_a[0] => ram_block6a11.PORTAADDR
address_a[0] => ram_block6a12.PORTAADDR
address_a[0] => ram_block6a13.PORTAADDR
address_a[0] => ram_block6a14.PORTAADDR
address_a[0] => ram_block6a15.PORTAADDR
address_a[1] => ram_block6a0.PORTAADDR1
address_a[1] => ram_block6a1.PORTAADDR1
address_a[1] => ram_block6a2.PORTAADDR1
address_a[1] => ram_block6a3.PORTAADDR1
address_a[1] => ram_block6a4.PORTAADDR1
address_a[1] => ram_block6a5.PORTAADDR1
address_a[1] => ram_block6a6.PORTAADDR1
address_a[1] => ram_block6a7.PORTAADDR1
address_a[1] => ram_block6a8.PORTAADDR1
address_a[1] => ram_block6a9.PORTAADDR1
address_a[1] => ram_block6a10.PORTAADDR1
address_a[1] => ram_block6a11.PORTAADDR1
address_a[1] => ram_block6a12.PORTAADDR1
address_a[1] => ram_block6a13.PORTAADDR1
address_a[1] => ram_block6a14.PORTAADDR1
address_a[1] => ram_block6a15.PORTAADDR1
address_a[2] => ram_block6a0.PORTAADDR2
address_a[2] => ram_block6a1.PORTAADDR2
address_a[2] => ram_block6a2.PORTAADDR2
address_a[2] => ram_block6a3.PORTAADDR2
address_a[2] => ram_block6a4.PORTAADDR2
address_a[2] => ram_block6a5.PORTAADDR2
address_a[2] => ram_block6a6.PORTAADDR2
address_a[2] => ram_block6a7.PORTAADDR2
address_a[2] => ram_block6a8.PORTAADDR2
address_a[2] => ram_block6a9.PORTAADDR2
address_a[2] => ram_block6a10.PORTAADDR2
address_a[2] => ram_block6a11.PORTAADDR2
address_a[2] => ram_block6a12.PORTAADDR2
address_a[2] => ram_block6a13.PORTAADDR2
address_a[2] => ram_block6a14.PORTAADDR2
address_a[2] => ram_block6a15.PORTAADDR2
address_a[3] => ram_block6a0.PORTAADDR3
address_a[3] => ram_block6a1.PORTAADDR3
address_a[3] => ram_block6a2.PORTAADDR3
address_a[3] => ram_block6a3.PORTAADDR3
address_a[3] => ram_block6a4.PORTAADDR3
address_a[3] => ram_block6a5.PORTAADDR3
address_a[3] => ram_block6a6.PORTAADDR3
address_a[3] => ram_block6a7.PORTAADDR3
address_a[3] => ram_block6a8.PORTAADDR3
address_a[3] => ram_block6a9.PORTAADDR3
address_a[3] => ram_block6a10.PORTAADDR3
address_a[3] => ram_block6a11.PORTAADDR3
address_a[3] => ram_block6a12.PORTAADDR3
address_a[3] => ram_block6a13.PORTAADDR3
address_a[3] => ram_block6a14.PORTAADDR3
address_a[3] => ram_block6a15.PORTAADDR3
address_a[4] => ram_block6a0.PORTAADDR4
address_a[4] => ram_block6a1.PORTAADDR4
address_a[4] => ram_block6a2.PORTAADDR4
address_a[4] => ram_block6a3.PORTAADDR4
address_a[4] => ram_block6a4.PORTAADDR4
address_a[4] => ram_block6a5.PORTAADDR4
address_a[4] => ram_block6a6.PORTAADDR4
address_a[4] => ram_block6a7.PORTAADDR4
address_a[4] => ram_block6a8.PORTAADDR4
address_a[4] => ram_block6a9.PORTAADDR4
address_a[4] => ram_block6a10.PORTAADDR4
address_a[4] => ram_block6a11.PORTAADDR4
address_a[4] => ram_block6a12.PORTAADDR4
address_a[4] => ram_block6a13.PORTAADDR4
address_a[4] => ram_block6a14.PORTAADDR4
address_a[4] => ram_block6a15.PORTAADDR4
address_a[5] => ram_block6a0.PORTAADDR5
address_a[5] => ram_block6a1.PORTAADDR5
address_a[5] => ram_block6a2.PORTAADDR5
address_a[5] => ram_block6a3.PORTAADDR5
address_a[5] => ram_block6a4.PORTAADDR5
address_a[5] => ram_block6a5.PORTAADDR5
address_a[5] => ram_block6a6.PORTAADDR5
address_a[5] => ram_block6a7.PORTAADDR5
address_a[5] => ram_block6a8.PORTAADDR5
address_a[5] => ram_block6a9.PORTAADDR5
address_a[5] => ram_block6a10.PORTAADDR5
address_a[5] => ram_block6a11.PORTAADDR5
address_a[5] => ram_block6a12.PORTAADDR5
address_a[5] => ram_block6a13.PORTAADDR5
address_a[5] => ram_block6a14.PORTAADDR5
address_a[5] => ram_block6a15.PORTAADDR5
address_a[6] => ram_block6a0.PORTAADDR6
address_a[6] => ram_block6a1.PORTAADDR6
address_a[6] => ram_block6a2.PORTAADDR6
address_a[6] => ram_block6a3.PORTAADDR6
address_a[6] => ram_block6a4.PORTAADDR6
address_a[6] => ram_block6a5.PORTAADDR6
address_a[6] => ram_block6a6.PORTAADDR6
address_a[6] => ram_block6a7.PORTAADDR6
address_a[6] => ram_block6a8.PORTAADDR6
address_a[6] => ram_block6a9.PORTAADDR6
address_a[6] => ram_block6a10.PORTAADDR6
address_a[6] => ram_block6a11.PORTAADDR6
address_a[6] => ram_block6a12.PORTAADDR6
address_a[6] => ram_block6a13.PORTAADDR6
address_a[6] => ram_block6a14.PORTAADDR6
address_a[6] => ram_block6a15.PORTAADDR6
address_a[7] => ram_block6a0.PORTAADDR7
address_a[7] => ram_block6a1.PORTAADDR7
address_a[7] => ram_block6a2.PORTAADDR7
address_a[7] => ram_block6a3.PORTAADDR7
address_a[7] => ram_block6a4.PORTAADDR7
address_a[7] => ram_block6a5.PORTAADDR7
address_a[7] => ram_block6a6.PORTAADDR7
address_a[7] => ram_block6a7.PORTAADDR7
address_a[7] => ram_block6a8.PORTAADDR7
address_a[7] => ram_block6a9.PORTAADDR7
address_a[7] => ram_block6a10.PORTAADDR7
address_a[7] => ram_block6a11.PORTAADDR7
address_a[7] => ram_block6a12.PORTAADDR7
address_a[7] => ram_block6a13.PORTAADDR7
address_a[7] => ram_block6a14.PORTAADDR7
address_a[7] => ram_block6a15.PORTAADDR7
address_a[8] => ram_block6a0.PORTAADDR8
address_a[8] => ram_block6a1.PORTAADDR8
address_a[8] => ram_block6a2.PORTAADDR8
address_a[8] => ram_block6a3.PORTAADDR8
address_a[8] => ram_block6a4.PORTAADDR8
address_a[8] => ram_block6a5.PORTAADDR8
address_a[8] => ram_block6a6.PORTAADDR8
address_a[8] => ram_block6a7.PORTAADDR8
address_a[8] => ram_block6a8.PORTAADDR8
address_a[8] => ram_block6a9.PORTAADDR8
address_a[8] => ram_block6a10.PORTAADDR8
address_a[8] => ram_block6a11.PORTAADDR8
address_a[8] => ram_block6a12.PORTAADDR8
address_a[8] => ram_block6a13.PORTAADDR8
address_a[8] => ram_block6a14.PORTAADDR8
address_a[8] => ram_block6a15.PORTAADDR8
address_a[9] => ram_block6a0.PORTAADDR9
address_a[9] => ram_block6a1.PORTAADDR9
address_a[9] => ram_block6a2.PORTAADDR9
address_a[9] => ram_block6a3.PORTAADDR9
address_a[9] => ram_block6a4.PORTAADDR9
address_a[9] => ram_block6a5.PORTAADDR9
address_a[9] => ram_block6a6.PORTAADDR9
address_a[9] => ram_block6a7.PORTAADDR9
address_a[9] => ram_block6a8.PORTAADDR9
address_a[9] => ram_block6a9.PORTAADDR9
address_a[9] => ram_block6a10.PORTAADDR9
address_a[9] => ram_block6a11.PORTAADDR9
address_a[9] => ram_block6a12.PORTAADDR9
address_a[9] => ram_block6a13.PORTAADDR9
address_a[9] => ram_block6a14.PORTAADDR9
address_a[9] => ram_block6a15.PORTAADDR9
address_a[10] => ram_block6a0.PORTAADDR10
address_a[10] => ram_block6a1.PORTAADDR10
address_a[10] => ram_block6a2.PORTAADDR10
address_a[10] => ram_block6a3.PORTAADDR10
address_a[10] => ram_block6a4.PORTAADDR10
address_a[10] => ram_block6a5.PORTAADDR10
address_a[10] => ram_block6a6.PORTAADDR10
address_a[10] => ram_block6a7.PORTAADDR10
address_a[10] => ram_block6a8.PORTAADDR10
address_a[10] => ram_block6a9.PORTAADDR10
address_a[10] => ram_block6a10.PORTAADDR10
address_a[10] => ram_block6a11.PORTAADDR10
address_a[10] => ram_block6a12.PORTAADDR10
address_a[10] => ram_block6a13.PORTAADDR10
address_a[10] => ram_block6a14.PORTAADDR10
address_a[10] => ram_block6a15.PORTAADDR10
address_a[11] => ram_block6a0.PORTAADDR11
address_a[11] => ram_block6a1.PORTAADDR11
address_a[11] => ram_block6a2.PORTAADDR11
address_a[11] => ram_block6a3.PORTAADDR11
address_a[11] => ram_block6a4.PORTAADDR11
address_a[11] => ram_block6a5.PORTAADDR11
address_a[11] => ram_block6a6.PORTAADDR11
address_a[11] => ram_block6a7.PORTAADDR11
address_a[11] => ram_block6a8.PORTAADDR11
address_a[11] => ram_block6a9.PORTAADDR11
address_a[11] => ram_block6a10.PORTAADDR11
address_a[11] => ram_block6a11.PORTAADDR11
address_a[11] => ram_block6a12.PORTAADDR11
address_a[11] => ram_block6a13.PORTAADDR11
address_a[11] => ram_block6a14.PORTAADDR11
address_a[11] => ram_block6a15.PORTAADDR11
address_b[0] => ram_block6a0.PORTBADDR
address_b[0] => ram_block6a1.PORTBADDR
address_b[0] => ram_block6a2.PORTBADDR
address_b[0] => ram_block6a3.PORTBADDR
address_b[0] => ram_block6a4.PORTBADDR
address_b[0] => ram_block6a5.PORTBADDR
address_b[0] => ram_block6a6.PORTBADDR
address_b[0] => ram_block6a7.PORTBADDR
address_b[0] => ram_block6a8.PORTBADDR
address_b[0] => ram_block6a9.PORTBADDR
address_b[0] => ram_block6a10.PORTBADDR
address_b[0] => ram_block6a11.PORTBADDR
address_b[0] => ram_block6a12.PORTBADDR
address_b[0] => ram_block6a13.PORTBADDR
address_b[0] => ram_block6a14.PORTBADDR
address_b[0] => ram_block6a15.PORTBADDR
address_b[1] => ram_block6a0.PORTBADDR1
address_b[1] => ram_block6a1.PORTBADDR1
address_b[1] => ram_block6a2.PORTBADDR1
address_b[1] => ram_block6a3.PORTBADDR1
address_b[1] => ram_block6a4.PORTBADDR1
address_b[1] => ram_block6a5.PORTBADDR1
address_b[1] => ram_block6a6.PORTBADDR1
address_b[1] => ram_block6a7.PORTBADDR1
address_b[1] => ram_block6a8.PORTBADDR1
address_b[1] => ram_block6a9.PORTBADDR1
address_b[1] => ram_block6a10.PORTBADDR1
address_b[1] => ram_block6a11.PORTBADDR1
address_b[1] => ram_block6a12.PORTBADDR1
address_b[1] => ram_block6a13.PORTBADDR1
address_b[1] => ram_block6a14.PORTBADDR1
address_b[1] => ram_block6a15.PORTBADDR1
address_b[2] => ram_block6a0.PORTBADDR2
address_b[2] => ram_block6a1.PORTBADDR2
address_b[2] => ram_block6a2.PORTBADDR2
address_b[2] => ram_block6a3.PORTBADDR2
address_b[2] => ram_block6a4.PORTBADDR2
address_b[2] => ram_block6a5.PORTBADDR2
address_b[2] => ram_block6a6.PORTBADDR2
address_b[2] => ram_block6a7.PORTBADDR2
address_b[2] => ram_block6a8.PORTBADDR2
address_b[2] => ram_block6a9.PORTBADDR2
address_b[2] => ram_block6a10.PORTBADDR2
address_b[2] => ram_block6a11.PORTBADDR2
address_b[2] => ram_block6a12.PORTBADDR2
address_b[2] => ram_block6a13.PORTBADDR2
address_b[2] => ram_block6a14.PORTBADDR2
address_b[2] => ram_block6a15.PORTBADDR2
address_b[3] => ram_block6a0.PORTBADDR3
address_b[3] => ram_block6a1.PORTBADDR3
address_b[3] => ram_block6a2.PORTBADDR3
address_b[3] => ram_block6a3.PORTBADDR3
address_b[3] => ram_block6a4.PORTBADDR3
address_b[3] => ram_block6a5.PORTBADDR3
address_b[3] => ram_block6a6.PORTBADDR3
address_b[3] => ram_block6a7.PORTBADDR3
address_b[3] => ram_block6a8.PORTBADDR3
address_b[3] => ram_block6a9.PORTBADDR3
address_b[3] => ram_block6a10.PORTBADDR3
address_b[3] => ram_block6a11.PORTBADDR3
address_b[3] => ram_block6a12.PORTBADDR3
address_b[3] => ram_block6a13.PORTBADDR3
address_b[3] => ram_block6a14.PORTBADDR3
address_b[3] => ram_block6a15.PORTBADDR3
address_b[4] => ram_block6a0.PORTBADDR4
address_b[4] => ram_block6a1.PORTBADDR4
address_b[4] => ram_block6a2.PORTBADDR4
address_b[4] => ram_block6a3.PORTBADDR4
address_b[4] => ram_block6a4.PORTBADDR4
address_b[4] => ram_block6a5.PORTBADDR4
address_b[4] => ram_block6a6.PORTBADDR4
address_b[4] => ram_block6a7.PORTBADDR4
address_b[4] => ram_block6a8.PORTBADDR4
address_b[4] => ram_block6a9.PORTBADDR4
address_b[4] => ram_block6a10.PORTBADDR4
address_b[4] => ram_block6a11.PORTBADDR4
address_b[4] => ram_block6a12.PORTBADDR4
address_b[4] => ram_block6a13.PORTBADDR4
address_b[4] => ram_block6a14.PORTBADDR4
address_b[4] => ram_block6a15.PORTBADDR4
address_b[5] => ram_block6a0.PORTBADDR5
address_b[5] => ram_block6a1.PORTBADDR5
address_b[5] => ram_block6a2.PORTBADDR5
address_b[5] => ram_block6a3.PORTBADDR5
address_b[5] => ram_block6a4.PORTBADDR5
address_b[5] => ram_block6a5.PORTBADDR5
address_b[5] => ram_block6a6.PORTBADDR5
address_b[5] => ram_block6a7.PORTBADDR5
address_b[5] => ram_block6a8.PORTBADDR5
address_b[5] => ram_block6a9.PORTBADDR5
address_b[5] => ram_block6a10.PORTBADDR5
address_b[5] => ram_block6a11.PORTBADDR5
address_b[5] => ram_block6a12.PORTBADDR5
address_b[5] => ram_block6a13.PORTBADDR5
address_b[5] => ram_block6a14.PORTBADDR5
address_b[5] => ram_block6a15.PORTBADDR5
address_b[6] => ram_block6a0.PORTBADDR6
address_b[6] => ram_block6a1.PORTBADDR6
address_b[6] => ram_block6a2.PORTBADDR6
address_b[6] => ram_block6a3.PORTBADDR6
address_b[6] => ram_block6a4.PORTBADDR6
address_b[6] => ram_block6a5.PORTBADDR6
address_b[6] => ram_block6a6.PORTBADDR6
address_b[6] => ram_block6a7.PORTBADDR6
address_b[6] => ram_block6a8.PORTBADDR6
address_b[6] => ram_block6a9.PORTBADDR6
address_b[6] => ram_block6a10.PORTBADDR6
address_b[6] => ram_block6a11.PORTBADDR6
address_b[6] => ram_block6a12.PORTBADDR6
address_b[6] => ram_block6a13.PORTBADDR6
address_b[6] => ram_block6a14.PORTBADDR6
address_b[6] => ram_block6a15.PORTBADDR6
address_b[7] => ram_block6a0.PORTBADDR7
address_b[7] => ram_block6a1.PORTBADDR7
address_b[7] => ram_block6a2.PORTBADDR7
address_b[7] => ram_block6a3.PORTBADDR7
address_b[7] => ram_block6a4.PORTBADDR7
address_b[7] => ram_block6a5.PORTBADDR7
address_b[7] => ram_block6a6.PORTBADDR7
address_b[7] => ram_block6a7.PORTBADDR7
address_b[7] => ram_block6a8.PORTBADDR7
address_b[7] => ram_block6a9.PORTBADDR7
address_b[7] => ram_block6a10.PORTBADDR7
address_b[7] => ram_block6a11.PORTBADDR7
address_b[7] => ram_block6a12.PORTBADDR7
address_b[7] => ram_block6a13.PORTBADDR7
address_b[7] => ram_block6a14.PORTBADDR7
address_b[7] => ram_block6a15.PORTBADDR7
address_b[8] => ram_block6a0.PORTBADDR8
address_b[8] => ram_block6a1.PORTBADDR8
address_b[8] => ram_block6a2.PORTBADDR8
address_b[8] => ram_block6a3.PORTBADDR8
address_b[8] => ram_block6a4.PORTBADDR8
address_b[8] => ram_block6a5.PORTBADDR8
address_b[8] => ram_block6a6.PORTBADDR8
address_b[8] => ram_block6a7.PORTBADDR8
address_b[8] => ram_block6a8.PORTBADDR8
address_b[8] => ram_block6a9.PORTBADDR8
address_b[8] => ram_block6a10.PORTBADDR8
address_b[8] => ram_block6a11.PORTBADDR8
address_b[8] => ram_block6a12.PORTBADDR8
address_b[8] => ram_block6a13.PORTBADDR8
address_b[8] => ram_block6a14.PORTBADDR8
address_b[8] => ram_block6a15.PORTBADDR8
address_b[9] => ram_block6a0.PORTBADDR9
address_b[9] => ram_block6a1.PORTBADDR9
address_b[9] => ram_block6a2.PORTBADDR9
address_b[9] => ram_block6a3.PORTBADDR9
address_b[9] => ram_block6a4.PORTBADDR9
address_b[9] => ram_block6a5.PORTBADDR9
address_b[9] => ram_block6a6.PORTBADDR9
address_b[9] => ram_block6a7.PORTBADDR9
address_b[9] => ram_block6a8.PORTBADDR9
address_b[9] => ram_block6a9.PORTBADDR9
address_b[9] => ram_block6a10.PORTBADDR9
address_b[9] => ram_block6a11.PORTBADDR9
address_b[9] => ram_block6a12.PORTBADDR9
address_b[9] => ram_block6a13.PORTBADDR9
address_b[9] => ram_block6a14.PORTBADDR9
address_b[9] => ram_block6a15.PORTBADDR9
address_b[10] => ram_block6a0.PORTBADDR10
address_b[10] => ram_block6a1.PORTBADDR10
address_b[10] => ram_block6a2.PORTBADDR10
address_b[10] => ram_block6a3.PORTBADDR10
address_b[10] => ram_block6a4.PORTBADDR10
address_b[10] => ram_block6a5.PORTBADDR10
address_b[10] => ram_block6a6.PORTBADDR10
address_b[10] => ram_block6a7.PORTBADDR10
address_b[10] => ram_block6a8.PORTBADDR10
address_b[10] => ram_block6a9.PORTBADDR10
address_b[10] => ram_block6a10.PORTBADDR10
address_b[10] => ram_block6a11.PORTBADDR10
address_b[10] => ram_block6a12.PORTBADDR10
address_b[10] => ram_block6a13.PORTBADDR10
address_b[10] => ram_block6a14.PORTBADDR10
address_b[10] => ram_block6a15.PORTBADDR10
address_b[11] => ram_block6a0.PORTBADDR11
address_b[11] => ram_block6a1.PORTBADDR11
address_b[11] => ram_block6a2.PORTBADDR11
address_b[11] => ram_block6a3.PORTBADDR11
address_b[11] => ram_block6a4.PORTBADDR11
address_b[11] => ram_block6a5.PORTBADDR11
address_b[11] => ram_block6a6.PORTBADDR11
address_b[11] => ram_block6a7.PORTBADDR11
address_b[11] => ram_block6a8.PORTBADDR11
address_b[11] => ram_block6a9.PORTBADDR11
address_b[11] => ram_block6a10.PORTBADDR11
address_b[11] => ram_block6a11.PORTBADDR11
address_b[11] => ram_block6a12.PORTBADDR11
address_b[11] => ram_block6a13.PORTBADDR11
address_b[11] => ram_block6a14.PORTBADDR11
address_b[11] => ram_block6a15.PORTBADDR11
addressstall_a => ram_block6a0.PORTAADDRSTALL
addressstall_a => ram_block6a1.PORTAADDRSTALL
addressstall_a => ram_block6a2.PORTAADDRSTALL
addressstall_a => ram_block6a3.PORTAADDRSTALL
addressstall_a => ram_block6a4.PORTAADDRSTALL
addressstall_a => ram_block6a5.PORTAADDRSTALL
addressstall_a => ram_block6a6.PORTAADDRSTALL
addressstall_a => ram_block6a7.PORTAADDRSTALL
addressstall_a => ram_block6a8.PORTAADDRSTALL
addressstall_a => ram_block6a9.PORTAADDRSTALL
addressstall_a => ram_block6a10.PORTAADDRSTALL
addressstall_a => ram_block6a11.PORTAADDRSTALL
addressstall_a => ram_block6a12.PORTAADDRSTALL
addressstall_a => ram_block6a13.PORTAADDRSTALL
addressstall_a => ram_block6a14.PORTAADDRSTALL
addressstall_a => ram_block6a15.PORTAADDRSTALL
clock0 => ram_block6a0.CLK0
clock0 => ram_block6a1.CLK0
clock0 => ram_block6a2.CLK0
clock0 => ram_block6a3.CLK0
clock0 => ram_block6a4.CLK0
clock0 => ram_block6a5.CLK0
clock0 => ram_block6a6.CLK0
clock0 => ram_block6a7.CLK0
clock0 => ram_block6a8.CLK0
clock0 => ram_block6a9.CLK0
clock0 => ram_block6a10.CLK0
clock0 => ram_block6a11.CLK0
clock0 => ram_block6a12.CLK0
clock0 => ram_block6a13.CLK0
clock0 => ram_block6a14.CLK0
clock0 => ram_block6a15.CLK0
clock1 => ram_block6a0.CLK1
clock1 => ram_block6a1.CLK1
clock1 => ram_block6a2.CLK1
clock1 => ram_block6a3.CLK1
clock1 => ram_block6a4.CLK1
clock1 => ram_block6a5.CLK1
clock1 => ram_block6a6.CLK1
clock1 => ram_block6a7.CLK1
clock1 => ram_block6a8.CLK1
clock1 => ram_block6a9.CLK1
clock1 => ram_block6a10.CLK1
clock1 => ram_block6a11.CLK1
clock1 => ram_block6a12.CLK1
clock1 => ram_block6a13.CLK1
clock1 => ram_block6a14.CLK1
clock1 => ram_block6a15.CLK1
clocken0 => ram_block6a0.ENA0
clocken0 => ram_block6a1.ENA0
clocken0 => ram_block6a2.ENA0
clocken0 => ram_block6a3.ENA0
clocken0 => ram_block6a4.ENA0
clocken0 => ram_block6a5.ENA0
clocken0 => ram_block6a6.ENA0
clocken0 => ram_block6a7.ENA0
clocken0 => ram_block6a8.ENA0
clocken0 => ram_block6a9.ENA0
clocken0 => ram_block6a10.ENA0
clocken0 => ram_block6a11.ENA0
clocken0 => ram_block6a12.ENA0
clocken0 => ram_block6a13.ENA0
clocken0 => ram_block6a14.ENA0
clocken0 => ram_block6a15.ENA0
clocken1 => ram_block6a0.ENA1
clocken1 => ram_block6a1.ENA1
clocken1 => ram_block6a2.ENA1
clocken1 => ram_block6a3.ENA1
clocken1 => ram_block6a4.ENA1
clocken1 => ram_block6a5.ENA1
clocken1 => ram_block6a6.ENA1
clocken1 => ram_block6a7.ENA1
clocken1 => ram_block6a8.ENA1
clocken1 => ram_block6a9.ENA1
clocken1 => ram_block6a10.ENA1
clocken1 => ram_block6a11.ENA1
clocken1 => ram_block6a12.ENA1
clocken1 => ram_block6a13.ENA1
clocken1 => ram_block6a14.ENA1
clocken1 => ram_block6a15.ENA1
data_a[0] => ram_block6a0.PORTADATAIN
data_a[1] => ram_block6a1.PORTADATAIN
data_a[2] => ram_block6a2.PORTADATAIN
data_a[3] => ram_block6a3.PORTADATAIN
data_a[4] => ram_block6a4.PORTADATAIN
data_a[5] => ram_block6a5.PORTADATAIN
data_a[6] => ram_block6a6.PORTADATAIN
data_a[7] => ram_block6a7.PORTADATAIN
data_a[8] => ram_block6a8.PORTADATAIN
data_a[9] => ram_block6a9.PORTADATAIN
data_a[10] => ram_block6a10.PORTADATAIN
data_a[11] => ram_block6a11.PORTADATAIN
data_a[12] => ram_block6a12.PORTADATAIN
data_a[13] => ram_block6a13.PORTADATAIN
data_a[14] => ram_block6a14.PORTADATAIN
data_a[15] => ram_block6a15.PORTADATAIN
data_b[0] => ram_block6a0.PORTBDATAIN
data_b[1] => ram_block6a1.PORTBDATAIN
data_b[2] => ram_block6a2.PORTBDATAIN
data_b[3] => ram_block6a3.PORTBDATAIN
data_b[4] => ram_block6a4.PORTBDATAIN
data_b[5] => ram_block6a5.PORTBDATAIN
data_b[6] => ram_block6a6.PORTBDATAIN
data_b[7] => ram_block6a7.PORTBDATAIN
data_b[8] => ram_block6a8.PORTBDATAIN
data_b[9] => ram_block6a9.PORTBDATAIN
data_b[10] => ram_block6a10.PORTBDATAIN
data_b[11] => ram_block6a11.PORTBDATAIN
data_b[12] => ram_block6a12.PORTBDATAIN
data_b[13] => ram_block6a13.PORTBDATAIN
data_b[14] => ram_block6a14.PORTBDATAIN
data_b[15] => ram_block6a15.PORTBDATAIN
q_a[0] <= ram_block6a0.PORTADATAOUT
q_a[1] <= ram_block6a1.PORTADATAOUT
q_a[2] <= ram_block6a2.PORTADATAOUT
q_a[3] <= ram_block6a3.PORTADATAOUT
q_a[4] <= ram_block6a4.PORTADATAOUT
q_a[5] <= ram_block6a5.PORTADATAOUT
q_a[6] <= ram_block6a6.PORTADATAOUT
q_a[7] <= ram_block6a7.PORTADATAOUT
q_a[8] <= ram_block6a8.PORTADATAOUT
q_a[9] <= ram_block6a9.PORTADATAOUT
q_a[10] <= ram_block6a10.PORTADATAOUT
q_a[11] <= ram_block6a11.PORTADATAOUT
q_a[12] <= ram_block6a12.PORTADATAOUT
q_a[13] <= ram_block6a13.PORTADATAOUT
q_a[14] <= ram_block6a14.PORTADATAOUT
q_a[15] <= ram_block6a15.PORTADATAOUT
q_b[0] <= ram_block6a0.PORTBDATAOUT
q_b[1] <= ram_block6a1.PORTBDATAOUT
q_b[2] <= ram_block6a2.PORTBDATAOUT
q_b[3] <= ram_block6a3.PORTBDATAOUT
q_b[4] <= ram_block6a4.PORTBDATAOUT
q_b[5] <= ram_block6a5.PORTBDATAOUT
q_b[6] <= ram_block6a6.PORTBDATAOUT
q_b[7] <= ram_block6a7.PORTBDATAOUT
q_b[8] <= ram_block6a8.PORTBDATAOUT
q_b[9] <= ram_block6a9.PORTBDATAOUT
q_b[10] <= ram_block6a10.PORTBDATAOUT
q_b[11] <= ram_block6a11.PORTBDATAOUT
q_b[12] <= ram_block6a12.PORTBDATAOUT
q_b[13] <= ram_block6a13.PORTBDATAOUT
q_b[14] <= ram_block6a14.PORTBDATAOUT
q_b[15] <= ram_block6a15.PORTBDATAOUT
wren_a => ram_block6a0.PORTAWE
wren_a => ram_block6a1.PORTAWE
wren_a => ram_block6a2.PORTAWE
wren_a => ram_block6a3.PORTAWE
wren_a => ram_block6a4.PORTAWE
wren_a => ram_block6a5.PORTAWE
wren_a => ram_block6a6.PORTAWE
wren_a => ram_block6a7.PORTAWE
wren_a => ram_block6a8.PORTAWE
wren_a => ram_block6a9.PORTAWE
wren_a => ram_block6a10.PORTAWE
wren_a => ram_block6a11.PORTAWE
wren_a => ram_block6a12.PORTAWE
wren_a => ram_block6a13.PORTAWE
wren_a => ram_block6a14.PORTAWE
wren_a => ram_block6a15.PORTAWE
wren_b => ram_block6a0.PORTBRE
wren_b => ram_block6a1.PORTBRE
wren_b => ram_block6a2.PORTBRE
wren_b => ram_block6a3.PORTBRE
wren_b => ram_block6a4.PORTBRE
wren_b => ram_block6a5.PORTBRE
wren_b => ram_block6a6.PORTBRE
wren_b => ram_block6a7.PORTBRE
wren_b => ram_block6a8.PORTBRE
wren_b => ram_block6a9.PORTBRE
wren_b => ram_block6a10.PORTBRE
wren_b => ram_block6a11.PORTBRE
wren_b => ram_block6a12.PORTBRE
wren_b => ram_block6a13.PORTBRE
wren_b => ram_block6a14.PORTBRE
wren_b => ram_block6a15.PORTBRE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_297:rdfull_reg
clock => dffpipe_s98:dffpipe7.clock
d[0] => dffpipe_s98:dffpipe7.d[0]
q[0] <= dffpipe_s98:dffpipe7.q[0]


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_297:rdfull_reg|dffpipe_s98:dffpipe7
clock => dffe8a[0].CLK
q[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe9a[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe9a[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp
clock => dffpipe_d09:dffpipe10.clock
d[0] => dffpipe_d09:dffpipe10.d[0]
d[1] => dffpipe_d09:dffpipe10.d[1]
d[2] => dffpipe_d09:dffpipe10.d[2]
d[3] => dffpipe_d09:dffpipe10.d[3]
d[4] => dffpipe_d09:dffpipe10.d[4]
d[5] => dffpipe_d09:dffpipe10.d[5]
d[6] => dffpipe_d09:dffpipe10.d[6]
d[7] => dffpipe_d09:dffpipe10.d[7]
d[8] => dffpipe_d09:dffpipe10.d[8]
d[9] => dffpipe_d09:dffpipe10.d[9]
d[10] => dffpipe_d09:dffpipe10.d[10]
d[11] => dffpipe_d09:dffpipe10.d[11]
d[12] => dffpipe_d09:dffpipe10.d[12]
q[0] <= dffpipe_d09:dffpipe10.q[0]
q[1] <= dffpipe_d09:dffpipe10.q[1]
q[2] <= dffpipe_d09:dffpipe10.q[2]
q[3] <= dffpipe_d09:dffpipe10.q[3]
q[4] <= dffpipe_d09:dffpipe10.q[4]
q[5] <= dffpipe_d09:dffpipe10.q[5]
q[6] <= dffpipe_d09:dffpipe10.q[6]
q[7] <= dffpipe_d09:dffpipe10.q[7]
q[8] <= dffpipe_d09:dffpipe10.q[8]
q[9] <= dffpipe_d09:dffpipe10.q[9]
q[10] <= dffpipe_d09:dffpipe10.q[10]
q[11] <= dffpipe_d09:dffpipe10.q[11]
q[12] <= dffpipe_d09:dffpipe10.q[12]


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10
clock => dffe11a[12].CLK
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe11a[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_397:wrempty_reg
clock => dffpipe_t98:dffpipe12.clock
d[0] => dffpipe_t98:dffpipe12.d[0]
q[0] <= dffpipe_t98:dffpipe12.q[0]


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_397:wrempty_reg|dffpipe_t98:dffpipe12
clock => dffe13a[0].CLK
q[0] <= dffe13a[0].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe9a[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp
clock => dffe9a[12].CLK
clock => dffe9a[11].CLK
clock => dffe9a[10].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe9a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe9a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe9a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe9a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe9a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe9a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe9a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe9a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe9a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe9a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe9a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe9a[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp
clock => dffpipe_e09:dffpipe14.clock
d[0] => dffpipe_e09:dffpipe14.d[0]
d[1] => dffpipe_e09:dffpipe14.d[1]
d[2] => dffpipe_e09:dffpipe14.d[2]
d[3] => dffpipe_e09:dffpipe14.d[3]
d[4] => dffpipe_e09:dffpipe14.d[4]
d[5] => dffpipe_e09:dffpipe14.d[5]
d[6] => dffpipe_e09:dffpipe14.d[6]
d[7] => dffpipe_e09:dffpipe14.d[7]
d[8] => dffpipe_e09:dffpipe14.d[8]
d[9] => dffpipe_e09:dffpipe14.d[9]
d[10] => dffpipe_e09:dffpipe14.d[10]
d[11] => dffpipe_e09:dffpipe14.d[11]
d[12] => dffpipe_e09:dffpipe14.d[12]
q[0] <= dffpipe_e09:dffpipe14.q[0]
q[1] <= dffpipe_e09:dffpipe14.q[1]
q[2] <= dffpipe_e09:dffpipe14.q[2]
q[3] <= dffpipe_e09:dffpipe14.q[3]
q[4] <= dffpipe_e09:dffpipe14.q[4]
q[5] <= dffpipe_e09:dffpipe14.q[5]
q[6] <= dffpipe_e09:dffpipe14.q[6]
q[7] <= dffpipe_e09:dffpipe14.q[7]
q[8] <= dffpipe_e09:dffpipe14.q[8]
q[9] <= dffpipe_e09:dffpipe14.q[9]
q[10] <= dffpipe_e09:dffpipe14.q[10]
q[11] <= dffpipe_e09:dffpipe14.q[11]
q[12] <= dffpipe_e09:dffpipe14.q[12]


|Mercury|Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14
clock => dffe15a[12].CLK
clock => dffe15a[11].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe15a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe15a[12].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo
data[0] => data[0]~15.IN1
data[1] => data[1]~14.IN1
data[2] => data[2]~13.IN1
data[3] => data[3]~12.IN1
data[4] => data[4]~11.IN1
data[5] => data[5]~10.IN1
data[6] => data[6]~9.IN1
data[7] => data[7]~8.IN1
data[8] => data[8]~7.IN1
data[9] => data[9]~6.IN1
data[10] => data[10]~5.IN1
data[11] => data[11]~4.IN1
data[12] => data[12]~3.IN1
data[13] => data[13]~2.IN1
data[14] => data[14]~1.IN1
data[15] => data[15]~0.IN1
rdclk => rdclk~0.IN1
rdreq => rdreq~0.IN1
wrclk => wrclk~0.IN1
wrreq => wrreq~0.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrempty <= dcfifo:dcfifo_component.wrempty
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw
wrusedw[10] <= dcfifo:dcfifo_component.wrusedw


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_pre1:auto_generated.data[0]
data[1] => dcfifo_pre1:auto_generated.data[1]
data[2] => dcfifo_pre1:auto_generated.data[2]
data[3] => dcfifo_pre1:auto_generated.data[3]
data[4] => dcfifo_pre1:auto_generated.data[4]
data[5] => dcfifo_pre1:auto_generated.data[5]
data[6] => dcfifo_pre1:auto_generated.data[6]
data[7] => dcfifo_pre1:auto_generated.data[7]
data[8] => dcfifo_pre1:auto_generated.data[8]
data[9] => dcfifo_pre1:auto_generated.data[9]
data[10] => dcfifo_pre1:auto_generated.data[10]
data[11] => dcfifo_pre1:auto_generated.data[11]
data[12] => dcfifo_pre1:auto_generated.data[12]
data[13] => dcfifo_pre1:auto_generated.data[13]
data[14] => dcfifo_pre1:auto_generated.data[14]
data[15] => dcfifo_pre1:auto_generated.data[15]
q[0] <= dcfifo_pre1:auto_generated.q[0]
q[1] <= dcfifo_pre1:auto_generated.q[1]
q[2] <= dcfifo_pre1:auto_generated.q[2]
q[3] <= dcfifo_pre1:auto_generated.q[3]
q[4] <= dcfifo_pre1:auto_generated.q[4]
q[5] <= dcfifo_pre1:auto_generated.q[5]
q[6] <= dcfifo_pre1:auto_generated.q[6]
q[7] <= dcfifo_pre1:auto_generated.q[7]
q[8] <= dcfifo_pre1:auto_generated.q[8]
q[9] <= dcfifo_pre1:auto_generated.q[9]
q[10] <= dcfifo_pre1:auto_generated.q[10]
q[11] <= dcfifo_pre1:auto_generated.q[11]
q[12] <= dcfifo_pre1:auto_generated.q[12]
q[13] <= dcfifo_pre1:auto_generated.q[13]
q[14] <= dcfifo_pre1:auto_generated.q[14]
q[15] <= dcfifo_pre1:auto_generated.q[15]
rdclk => dcfifo_pre1:auto_generated.rdclk
rdreq => dcfifo_pre1:auto_generated.rdreq
wrclk => dcfifo_pre1:auto_generated.wrclk
wrreq => dcfifo_pre1:auto_generated.wrreq
aclr => ~NO_FANOUT~
rdempty <= dcfifo_pre1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= dcfifo_pre1:auto_generated.wrempty
wrfull <= dcfifo_pre1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
rdusedw[9] <= <UNC>
rdusedw[10] <= <UNC>
wrusedw[0] <= dcfifo_pre1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_pre1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_pre1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_pre1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_pre1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_pre1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_pre1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_pre1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_pre1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_pre1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_pre1:auto_generated.wrusedw[10]


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated
data[0] => altsyncram_tpu:fifo_ram.data_a[0]
data[1] => altsyncram_tpu:fifo_ram.data_a[1]
data[2] => altsyncram_tpu:fifo_ram.data_a[2]
data[3] => altsyncram_tpu:fifo_ram.data_a[3]
data[4] => altsyncram_tpu:fifo_ram.data_a[4]
data[5] => altsyncram_tpu:fifo_ram.data_a[5]
data[6] => altsyncram_tpu:fifo_ram.data_a[6]
data[7] => altsyncram_tpu:fifo_ram.data_a[7]
data[8] => altsyncram_tpu:fifo_ram.data_a[8]
data[9] => altsyncram_tpu:fifo_ram.data_a[9]
data[10] => altsyncram_tpu:fifo_ram.data_a[10]
data[11] => altsyncram_tpu:fifo_ram.data_a[11]
data[12] => altsyncram_tpu:fifo_ram.data_a[12]
data[13] => altsyncram_tpu:fifo_ram.data_a[13]
data[14] => altsyncram_tpu:fifo_ram.data_a[14]
data[15] => altsyncram_tpu:fifo_ram.data_a[15]
q[0] <= altsyncram_tpu:fifo_ram.q_b[0]
q[1] <= altsyncram_tpu:fifo_ram.q_b[1]
q[2] <= altsyncram_tpu:fifo_ram.q_b[2]
q[3] <= altsyncram_tpu:fifo_ram.q_b[3]
q[4] <= altsyncram_tpu:fifo_ram.q_b[4]
q[5] <= altsyncram_tpu:fifo_ram.q_b[5]
q[6] <= altsyncram_tpu:fifo_ram.q_b[6]
q[7] <= altsyncram_tpu:fifo_ram.q_b[7]
q[8] <= altsyncram_tpu:fifo_ram.q_b[8]
q[9] <= altsyncram_tpu:fifo_ram.q_b[9]
q[10] <= altsyncram_tpu:fifo_ram.q_b[10]
q[11] <= altsyncram_tpu:fifo_ram.q_b[11]
q[12] <= altsyncram_tpu:fifo_ram.q_b[12]
q[13] <= altsyncram_tpu:fifo_ram.q_b[13]
q[14] <= altsyncram_tpu:fifo_ram.q_b[14]
q[15] <= altsyncram_tpu:fifo_ram.q_b[15]
rdclk => a_graycounter_q96:rdptr_g1p.clock
rdclk => altsyncram_tpu:fifo_ram.clock1
rdclk => alt_synch_pipe_hv7:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => previous_rdempty.CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= rdempty_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
rdreq => altsyncram_tpu:fifo_ram.clocken1
rdreq => rdcnt_addr_ena.IN0
rdreq => rdptr_g[11].ENA
rdreq => rdptr_g[10].ENA
rdreq => rdptr_g[9].ENA
rdreq => rdptr_g[8].ENA
rdreq => rdptr_g[7].ENA
rdreq => rdptr_g[6].ENA
rdreq => rdptr_g[5].ENA
rdreq => rdptr_g[4].ENA
rdreq => rdptr_g[3].ENA
rdreq => rdptr_g[2].ENA
rdreq => rdptr_g[1].ENA
rdreq => rdptr_g[0].ENA
wrclk => a_graycounter_lk6:wrptr_g1p.clock
wrclk => a_graycounter_ik6:wrptr_gp.clock
wrclk => altsyncram_tpu:fifo_ram.clock0
wrclk => alt_synch_pipe_497:wrempty_reg.clock
wrclk => dffpipe_b09:ws_brp.clock
wrclk => dffpipe_b09:ws_bwp.clock
wrclk => alt_synch_pipe_kv7:ws_dgrp.clock
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrempty <= int_wrempty.DB_MAX_OUTPUT_PORT_TYPE
wrfull <= wrfull_eq_comp_aeb_int.DB_MAX_OUTPUT_PORT_TYPE
wrreq => a_graycounter_lk6:wrptr_g1p.cnt_en
wrreq => a_graycounter_ik6:wrptr_gp.cnt_en
wrreq => altsyncram_tpu:fifo_ram.wren_a
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_gray2bin_mdb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_gray2bin_mdb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= gray[11].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN1
gray[11] => bin[11].DATAIN
gray[11] => xor10.IN0


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_q96:rdptr_g1p
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_ffa[11].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_lk6:wrptr_g1p
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= power_modified_counter_values[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_ffa[11].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|a_graycounter_ik6:wrptr_gp
clock => counter_ffa[11].CLK
clock => counter_ffa[10].CLK
clock => counter_ffa[9].CLK
clock => counter_ffa[8].CLK
clock => counter_ffa[7].CLK
clock => counter_ffa[6].CLK
clock => counter_ffa[5].CLK
clock => counter_ffa[4].CLK
clock => counter_ffa[3].CLK
clock => counter_ffa[2].CLK
clock => counter_ffa[1].CLK
clock => counter_ffa[0].CLK
clock => parity_ff.CLK
cnt_en => countera0.DATAA
cnt_en => parity.DATAA
q[0] <= counter_ffa[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_ffa[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_ffa[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_ffa[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_ffa[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_ffa[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_ffa[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_ffa[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_ffa[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_ffa[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_ffa[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_ffa[11].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram
address_a[0] => altsyncram_8ec1:altsyncram4.address_b[0]
address_a[1] => altsyncram_8ec1:altsyncram4.address_b[1]
address_a[2] => altsyncram_8ec1:altsyncram4.address_b[2]
address_a[3] => altsyncram_8ec1:altsyncram4.address_b[3]
address_a[4] => altsyncram_8ec1:altsyncram4.address_b[4]
address_a[5] => altsyncram_8ec1:altsyncram4.address_b[5]
address_a[6] => altsyncram_8ec1:altsyncram4.address_b[6]
address_a[7] => altsyncram_8ec1:altsyncram4.address_b[7]
address_a[8] => altsyncram_8ec1:altsyncram4.address_b[8]
address_a[9] => altsyncram_8ec1:altsyncram4.address_b[9]
address_a[10] => altsyncram_8ec1:altsyncram4.address_b[10]
address_b[0] => altsyncram_8ec1:altsyncram4.address_a[0]
address_b[1] => altsyncram_8ec1:altsyncram4.address_a[1]
address_b[2] => altsyncram_8ec1:altsyncram4.address_a[2]
address_b[3] => altsyncram_8ec1:altsyncram4.address_a[3]
address_b[4] => altsyncram_8ec1:altsyncram4.address_a[4]
address_b[5] => altsyncram_8ec1:altsyncram4.address_a[5]
address_b[6] => altsyncram_8ec1:altsyncram4.address_a[6]
address_b[7] => altsyncram_8ec1:altsyncram4.address_a[7]
address_b[8] => altsyncram_8ec1:altsyncram4.address_a[8]
address_b[9] => altsyncram_8ec1:altsyncram4.address_a[9]
address_b[10] => altsyncram_8ec1:altsyncram4.address_a[10]
addressstall_b => altsyncram_8ec1:altsyncram4.addressstall_a
clock0 => altsyncram_8ec1:altsyncram4.clock1
clock1 => altsyncram_8ec1:altsyncram4.clock0
clocken1 => altsyncram_8ec1:altsyncram4.clocken0
data_a[0] => altsyncram_8ec1:altsyncram4.data_b[0]
data_a[1] => altsyncram_8ec1:altsyncram4.data_b[1]
data_a[2] => altsyncram_8ec1:altsyncram4.data_b[2]
data_a[3] => altsyncram_8ec1:altsyncram4.data_b[3]
data_a[4] => altsyncram_8ec1:altsyncram4.data_b[4]
data_a[5] => altsyncram_8ec1:altsyncram4.data_b[5]
data_a[6] => altsyncram_8ec1:altsyncram4.data_b[6]
data_a[7] => altsyncram_8ec1:altsyncram4.data_b[7]
data_a[8] => altsyncram_8ec1:altsyncram4.data_b[8]
data_a[9] => altsyncram_8ec1:altsyncram4.data_b[9]
data_a[10] => altsyncram_8ec1:altsyncram4.data_b[10]
data_a[11] => altsyncram_8ec1:altsyncram4.data_b[11]
data_a[12] => altsyncram_8ec1:altsyncram4.data_b[12]
data_a[13] => altsyncram_8ec1:altsyncram4.data_b[13]
data_a[14] => altsyncram_8ec1:altsyncram4.data_b[14]
data_a[15] => altsyncram_8ec1:altsyncram4.data_b[15]
q_b[0] <= altsyncram_8ec1:altsyncram4.q_a[0]
q_b[1] <= altsyncram_8ec1:altsyncram4.q_a[1]
q_b[2] <= altsyncram_8ec1:altsyncram4.q_a[2]
q_b[3] <= altsyncram_8ec1:altsyncram4.q_a[3]
q_b[4] <= altsyncram_8ec1:altsyncram4.q_a[4]
q_b[5] <= altsyncram_8ec1:altsyncram4.q_a[5]
q_b[6] <= altsyncram_8ec1:altsyncram4.q_a[6]
q_b[7] <= altsyncram_8ec1:altsyncram4.q_a[7]
q_b[8] <= altsyncram_8ec1:altsyncram4.q_a[8]
q_b[9] <= altsyncram_8ec1:altsyncram4.q_a[9]
q_b[10] <= altsyncram_8ec1:altsyncram4.q_a[10]
q_b[11] <= altsyncram_8ec1:altsyncram4.q_a[11]
q_b[12] <= altsyncram_8ec1:altsyncram4.q_a[12]
q_b[13] <= altsyncram_8ec1:altsyncram4.q_a[13]
q_b[14] <= altsyncram_8ec1:altsyncram4.q_a[14]
q_b[15] <= altsyncram_8ec1:altsyncram4.q_a[15]
wren_a => altsyncram_8ec1:altsyncram4.clocken1
wren_a => altsyncram_8ec1:altsyncram4.wren_b


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram4
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[10] => ram_block5a0.PORTAADDR10
address_a[10] => ram_block5a1.PORTAADDR10
address_a[10] => ram_block5a2.PORTAADDR10
address_a[10] => ram_block5a3.PORTAADDR10
address_a[10] => ram_block5a4.PORTAADDR10
address_a[10] => ram_block5a5.PORTAADDR10
address_a[10] => ram_block5a6.PORTAADDR10
address_a[10] => ram_block5a7.PORTAADDR10
address_a[10] => ram_block5a8.PORTAADDR10
address_a[10] => ram_block5a9.PORTAADDR10
address_a[10] => ram_block5a10.PORTAADDR10
address_a[10] => ram_block5a11.PORTAADDR10
address_a[10] => ram_block5a12.PORTAADDR10
address_a[10] => ram_block5a13.PORTAADDR10
address_a[10] => ram_block5a14.PORTAADDR10
address_a[10] => ram_block5a15.PORTAADDR10
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[10] => ram_block5a0.PORTBADDR10
address_b[10] => ram_block5a1.PORTBADDR10
address_b[10] => ram_block5a2.PORTBADDR10
address_b[10] => ram_block5a3.PORTBADDR10
address_b[10] => ram_block5a4.PORTBADDR10
address_b[10] => ram_block5a5.PORTBADDR10
address_b[10] => ram_block5a6.PORTBADDR10
address_b[10] => ram_block5a7.PORTBADDR10
address_b[10] => ram_block5a8.PORTBADDR10
address_b[10] => ram_block5a9.PORTBADDR10
address_b[10] => ram_block5a10.PORTBADDR10
address_b[10] => ram_block5a11.PORTBADDR10
address_b[10] => ram_block5a12.PORTBADDR10
address_b[10] => ram_block5a13.PORTBADDR10
address_b[10] => ram_block5a14.PORTBADDR10
address_b[10] => ram_block5a15.PORTBADDR10
addressstall_a => ram_block5a0.PORTAADDRSTALL
addressstall_a => ram_block5a1.PORTAADDRSTALL
addressstall_a => ram_block5a2.PORTAADDRSTALL
addressstall_a => ram_block5a3.PORTAADDRSTALL
addressstall_a => ram_block5a4.PORTAADDRSTALL
addressstall_a => ram_block5a5.PORTAADDRSTALL
addressstall_a => ram_block5a6.PORTAADDRSTALL
addressstall_a => ram_block5a7.PORTAADDRSTALL
addressstall_a => ram_block5a8.PORTAADDRSTALL
addressstall_a => ram_block5a9.PORTAADDRSTALL
addressstall_a => ram_block5a10.PORTAADDRSTALL
addressstall_a => ram_block5a11.PORTAADDRSTALL
addressstall_a => ram_block5a12.PORTAADDRSTALL
addressstall_a => ram_block5a13.PORTAADDRSTALL
addressstall_a => ram_block5a14.PORTAADDRSTALL
addressstall_a => ram_block5a15.PORTAADDRSTALL
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock1 => ram_block5a0.CLK1
clock1 => ram_block5a1.CLK1
clock1 => ram_block5a2.CLK1
clock1 => ram_block5a3.CLK1
clock1 => ram_block5a4.CLK1
clock1 => ram_block5a5.CLK1
clock1 => ram_block5a6.CLK1
clock1 => ram_block5a7.CLK1
clock1 => ram_block5a8.CLK1
clock1 => ram_block5a9.CLK1
clock1 => ram_block5a10.CLK1
clock1 => ram_block5a11.CLK1
clock1 => ram_block5a12.CLK1
clock1 => ram_block5a13.CLK1
clock1 => ram_block5a14.CLK1
clock1 => ram_block5a15.CLK1
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken1 => ram_block5a0.ENA1
clocken1 => ram_block5a1.ENA1
clocken1 => ram_block5a2.ENA1
clocken1 => ram_block5a3.ENA1
clocken1 => ram_block5a4.ENA1
clocken1 => ram_block5a5.ENA1
clocken1 => ram_block5a6.ENA1
clocken1 => ram_block5a7.ENA1
clocken1 => ram_block5a8.ENA1
clocken1 => ram_block5a9.ENA1
clocken1 => ram_block5a10.ENA1
clocken1 => ram_block5a11.ENA1
clocken1 => ram_block5a12.ENA1
clocken1 => ram_block5a13.ENA1
clocken1 => ram_block5a14.ENA1
clocken1 => ram_block5a15.ENA1
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_b[0] => ram_block5a0.PORTBDATAIN
data_b[1] => ram_block5a1.PORTBDATAIN
data_b[2] => ram_block5a2.PORTBDATAIN
data_b[3] => ram_block5a3.PORTBDATAIN
data_b[4] => ram_block5a4.PORTBDATAIN
data_b[5] => ram_block5a5.PORTBDATAIN
data_b[6] => ram_block5a6.PORTBDATAIN
data_b[7] => ram_block5a7.PORTBDATAIN
data_b[8] => ram_block5a8.PORTBDATAIN
data_b[9] => ram_block5a9.PORTBDATAIN
data_b[10] => ram_block5a10.PORTBDATAIN
data_b[11] => ram_block5a11.PORTBDATAIN
data_b[12] => ram_block5a12.PORTBDATAIN
data_b[13] => ram_block5a13.PORTBDATAIN
data_b[14] => ram_block5a14.PORTBDATAIN
data_b[15] => ram_block5a15.PORTBDATAIN
q_a[0] <= ram_block5a0.PORTADATAOUT
q_a[1] <= ram_block5a1.PORTADATAOUT
q_a[2] <= ram_block5a2.PORTADATAOUT
q_a[3] <= ram_block5a3.PORTADATAOUT
q_a[4] <= ram_block5a4.PORTADATAOUT
q_a[5] <= ram_block5a5.PORTADATAOUT
q_a[6] <= ram_block5a6.PORTADATAOUT
q_a[7] <= ram_block5a7.PORTADATAOUT
q_a[8] <= ram_block5a8.PORTADATAOUT
q_a[9] <= ram_block5a9.PORTADATAOUT
q_a[10] <= ram_block5a10.PORTADATAOUT
q_a[11] <= ram_block5a11.PORTADATAOUT
q_a[12] <= ram_block5a12.PORTADATAOUT
q_a[13] <= ram_block5a13.PORTADATAOUT
q_a[14] <= ram_block5a14.PORTADATAOUT
q_a[15] <= ram_block5a15.PORTADATAOUT
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_b => ram_block5a0.PORTBRE
wren_b => ram_block5a1.PORTBRE
wren_b => ram_block5a2.PORTBRE
wren_b => ram_block5a3.PORTBRE
wren_b => ram_block5a4.PORTBRE
wren_b => ram_block5a5.PORTBRE
wren_b => ram_block5a6.PORTBRE
wren_b => ram_block5a7.PORTBRE
wren_b => ram_block5a8.PORTBRE
wren_b => ram_block5a9.PORTBRE
wren_b => ram_block5a10.PORTBRE
wren_b => ram_block5a11.PORTBRE
wren_b => ram_block5a12.PORTBRE
wren_b => ram_block5a13.PORTBRE
wren_b => ram_block5a14.PORTBRE
wren_b => ram_block5a15.PORTBRE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_hv7:rs_dgwp
clock => dffpipe_b09:dffpipe6.clock
d[0] => dffpipe_b09:dffpipe6.d[0]
d[1] => dffpipe_b09:dffpipe6.d[1]
d[2] => dffpipe_b09:dffpipe6.d[2]
d[3] => dffpipe_b09:dffpipe6.d[3]
d[4] => dffpipe_b09:dffpipe6.d[4]
d[5] => dffpipe_b09:dffpipe6.d[5]
d[6] => dffpipe_b09:dffpipe6.d[6]
d[7] => dffpipe_b09:dffpipe6.d[7]
d[8] => dffpipe_b09:dffpipe6.d[8]
d[9] => dffpipe_b09:dffpipe6.d[9]
d[10] => dffpipe_b09:dffpipe6.d[10]
d[11] => dffpipe_b09:dffpipe6.d[11]
q[0] <= dffpipe_b09:dffpipe6.q[0]
q[1] <= dffpipe_b09:dffpipe6.q[1]
q[2] <= dffpipe_b09:dffpipe6.q[2]
q[3] <= dffpipe_b09:dffpipe6.q[3]
q[4] <= dffpipe_b09:dffpipe6.q[4]
q[5] <= dffpipe_b09:dffpipe6.q[5]
q[6] <= dffpipe_b09:dffpipe6.q[6]
q[7] <= dffpipe_b09:dffpipe6.q[7]
q[8] <= dffpipe_b09:dffpipe6.q[8]
q[9] <= dffpipe_b09:dffpipe6.q[9]
q[10] <= dffpipe_b09:dffpipe6.q[10]
q[11] <= dffpipe_b09:dffpipe6.q[11]


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_hv7:rs_dgwp|dffpipe_b09:dffpipe6
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_497:wrempty_reg
clock => dffpipe_u98:dffpipe8.clock
d[0] => dffpipe_u98:dffpipe8.d[0]
q[0] <= dffpipe_u98:dffpipe8.q[0]


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_497:wrempty_reg|dffpipe_u98:dffpipe8
clock => dffe9a[0].CLK
q[0] <= dffe9a[0].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_brp
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|dffpipe_b09:ws_bwp
clock => dffe7a[11].CLK
clock => dffe7a[10].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe7a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe7a[11].DB_MAX_OUTPUT_PORT_TYPE


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp
clock => dffpipe_f09:dffpipe10.clock
d[0] => dffpipe_f09:dffpipe10.d[0]
d[1] => dffpipe_f09:dffpipe10.d[1]
d[2] => dffpipe_f09:dffpipe10.d[2]
d[3] => dffpipe_f09:dffpipe10.d[3]
d[4] => dffpipe_f09:dffpipe10.d[4]
d[5] => dffpipe_f09:dffpipe10.d[5]
d[6] => dffpipe_f09:dffpipe10.d[6]
d[7] => dffpipe_f09:dffpipe10.d[7]
d[8] => dffpipe_f09:dffpipe10.d[8]
d[9] => dffpipe_f09:dffpipe10.d[9]
d[10] => dffpipe_f09:dffpipe10.d[10]
d[11] => dffpipe_f09:dffpipe10.d[11]
q[0] <= dffpipe_f09:dffpipe10.q[0]
q[1] <= dffpipe_f09:dffpipe10.q[1]
q[2] <= dffpipe_f09:dffpipe10.q[2]
q[3] <= dffpipe_f09:dffpipe10.q[3]
q[4] <= dffpipe_f09:dffpipe10.q[4]
q[5] <= dffpipe_f09:dffpipe10.q[5]
q[6] <= dffpipe_f09:dffpipe10.q[6]
q[7] <= dffpipe_f09:dffpipe10.q[7]
q[8] <= dffpipe_f09:dffpipe10.q[8]
q[9] <= dffpipe_f09:dffpipe10.q[9]
q[10] <= dffpipe_f09:dffpipe10.q[10]
q[11] <= dffpipe_f09:dffpipe10.q[11]


|Mercury|Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_pre1:auto_generated|alt_synch_pipe_kv7:ws_dgrp|dffpipe_f09:dffpipe10
clock => dffe11a[11].CLK
clock => dffe11a[10].CLK
clock => dffe11a[9].CLK
clock => dffe11a[8].CLK
clock => dffe11a[7].CLK
clock => dffe11a[6].CLK
clock => dffe11a[5].CLK
clock => dffe11a[4].CLK
clock => dffe11a[3].CLK
clock => dffe11a[2].CLK
clock => dffe11a[1].CLK
clock => dffe11a[0].CLK
q[0] <= dffe11a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe11a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe11a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe11a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe11a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe11a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe11a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe11a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe11a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe11a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe11a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe11a[11].DB_MAX_OUTPUT_PORT_TYPE


