5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd null_stmt1.9.vcd -o null_stmt1.9.cdd -v null_stmt1.9.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" null_stmt1.9.v 10 33 1
2 1 14 8000c 1 3d 121002 0 0 1 34 2 $u0
1 a 12 830004 1 0 0 0 1 33 102
1 b 12 830007 1 0 0 0 1 33 2
4 1 0 0
3 1 main.$u0 "main.$u0" null_stmt1.9.v 0 22 1
2 2 15 50008 1 0 20004 0 0 1 36 0
2 3 15 10001 0 1 400 0 0 a
2 4 15 10008 1 37 11006 2 3
2 5 16 50008 1 0 20004 0 0 1 36 0
2 6 16 10001 0 1 400 0 0 b
2 7 16 10008 1 37 6 5 6
2 8 18 a000d 1 0 20008 0 0 1 36 1
2 9 17 70007 1 1 16 0 0 a
2 10 18 0 1 2d 20086 8 9 1 34 102
2 11 19 0 1 30 2000a 0 0 1 34 1002
2 12 21 50008 1 0 20008 0 0 1 36 1
2 13 21 10001 0 1 400 0 0 a
2 14 21 10008 1 37 a 12 13
2 15 19 140014 1 4e 26002 0 0 1 34 2
2 16 18 160019 0 0 20010 0 0 1 36 1
2 17 18 120012 0 1 400 0 0 b
2 18 18 120019 0 37 6022 16 17
4 14 0 0
4 15 14 14
4 11 15 14
4 18 14 14
4 10 18 11
4 7 10 10
4 4 7 7
3 1 main.$u1 "main.$u1" null_stmt1.9.v 0 31 1
