strict digraph "compose( ,  )" {
	node [label="\N"];
	"212:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9210be6dd0>",
		def_var="['rxclk']",
		fillcolor=deepskyblue,
		label="212:AS
rxclk = rxclk_in;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rxclk_in']"];
	"213:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9210c36a10>",
		def_var="['rxclk_180']",
		fillcolor=deepskyblue,
		label="213:AS
rxclk_180 = ~rxclk;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['rxclk']"];
	"212:AS" -> "213:AS";
	"214:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f9210c36b10>",
		def_var="['locked']",
		fillcolor=deepskyblue,
		label="214:AS
locked = ~reset;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['reset']"];
}
