# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab2_3_1.srcs/sources_1/new/Recreaate_the_earlier_lab2_2.vhd" \

# Do not sort compile order
nosort
