,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/openasic-org/xkISP.git,2022-04-29 07:34:29+00:00,xkISP：Xinkai ISP IP Core (HLS),94,openasic-org/xkISP,486879693,Verilog,xkISP,14096,198,2024-03-31 06:56:56+00:00,"['isp', 'fpga', 'hls', 'rtl']",
1,https://github.com/gzzyyxh/Quafu.git,2022-05-01 05:43:15+00:00,A small SoC with a pipeline 32-bit RISC-V CPU.,2,gzzyyxh/Quafu,487455827,Verilog,Quafu,514,56,2024-04-09 02:49:52+00:00,"['cpu', 'processor', 'risc-v', 'sopc', 'verilog', 'fpga', 'riscv']",https://api.github.com/licenses/mit
2,https://github.com/michaelehab/AES-Verilog.git,2022-04-30 19:52:31+00:00,"Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL",13,michaelehab/AES-Verilog,487368446,Verilog,AES-Verilog,9149,53,2024-04-10 15:54:37+00:00,"['aes', 'aes-128', 'aes-192', 'aes-256', 'aes-decryption', 'aes-encryption', 'cryptography', 'fpga', 'fpga-board', 'fpga-soc', 'rtl', 'verilog', 'verilog-hdl', 'verilog-project', 'encryption', 'encryption-decryption', 'security', 'learn']",None
3,https://github.com/pthalin/video_lag_tester.git,2022-04-23 14:11:36+00:00,A low cost HDMI video lag tester.,3,pthalin/video_lag_tester,484765589,Verilog,video_lag_tester,2782,39,2024-04-03 17:25:50+00:00,[],None
4,https://github.com/MikeS11/MiSTerFPGA_YC_Encoder.git,2022-04-16 16:05:31+00:00,All work releated to the YC / NTSC & PAL Encoder for MiSTerFPGA,4,MikeS11/MiSTerFPGA_YC_Encoder,482299283,Verilog,MiSTerFPGA_YC_Encoder,409683,33,2024-03-04 07:20:00+00:00,[],https://api.github.com/licenses/mit
5,https://github.com/dh219/DSTB.git,2022-04-18 17:45:35+00:00,David's ST Booster,3,dh219/DSTB,482940924,Verilog,DSTB,270,28,2024-02-06 18:20:15+00:00,[],https://api.github.com/licenses/gpl-2.0
6,https://github.com/suisuisi/basic_systemverilog.git,2022-05-01 15:13:07+00:00,Must-have verilog systemverilog modules,7,suisuisi/basic_systemverilog,487568919,Verilog,basic_systemverilog,15051,22,2024-03-16 05:15:05+00:00,[],https://api.github.com/licenses/mit
7,https://github.com/BambooWhispering/FPGA-image-simulation.git,2022-04-25 13:15:52+00:00,FPGA图像处理仿真平台,2,BambooWhispering/FPGA-image-simulation,485378531,Verilog,FPGA-image-simulation,8733,18,2024-01-12 03:39:17+00:00,[],None
8,https://github.com/ee-uet/UETRV_ESoC.git,2022-04-25 06:24:19+00:00,,6,ee-uet/UETRV_ESoC,485247713,Verilog,UETRV_ESoC,211852,17,2022-08-19 10:35:21+00:00,[],None
9,https://github.com/luogantt/verilog-demo.git,2022-04-28 01:39:47+00:00,,7,luogantt/verilog-demo,486408114,Verilog,verilog-demo,21020,16,2024-03-21 13:53:48+00:00,[],None
10,https://github.com/briansune/Delta-Sigma-DAC-Verilog.git,2022-04-22 06:08:55+00:00,Delta Sigma DAC FPGA,4,briansune/Delta-Sigma-DAC-Verilog,484316225,Verilog,Delta-Sigma-DAC-Verilog,2915,16,2024-03-28 07:11:11+00:00,"['dac', 'delta-sigma', 'fpga', 'verilog', 'vlsi']",https://api.github.com/licenses/mit
11,https://github.com/tancheng/VectorCGRA.git,2022-04-21 04:28:17+00:00,CGRA framework with vectorization support.,5,tancheng/VectorCGRA,483905139,Verilog,VectorCGRA,434,15,2024-01-06 03:48:23+00:00,[],https://api.github.com/licenses/bsd-3-clause
12,https://github.com/r09g/iadc.git,2022-04-15 08:07:16+00:00,12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm ,2,r09g/iadc,481885440,Verilog,iadc,100265,14,2024-03-24 07:57:53+00:00,[],https://api.github.com/licenses/mit
13,https://github.com/Chair-for-Security-Engineering/VERICA.git,2022-04-14 07:06:40+00:00,,2,Chair-for-Security-Engineering/VERICA,481502009,Verilog,VERICA,4936,11,2024-03-14 14:49:10+00:00,[],
14,https://github.com/shobro/ACLA.git,2022-04-17 08:40:01+00:00,Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction,2,shobro/ACLA,482470447,Verilog,ACLA,49,11,2023-12-25 11:13:51+00:00,"['approximate-adder', 'approximate-circuits', 'approximate-computing', 'computer-architecture', 'electronic-design-automation', 'logic-synthesis', 'matlab', 'verilog', 'vlsi']",https://api.github.com/licenses/mit
15,https://github.com/txzing/modbus_crc_verilog.git,2022-04-28 09:41:27+00:00,FPGA纯逻辑实现modbus通信,2,txzing/modbus_crc_verilog,486532901,Verilog,modbus_crc_verilog,41638,10,2024-03-26 18:38:08+00:00,[],None
16,https://github.com/sgauthamr2001/FPGA_Genome_Alignment.git,2022-04-18 16:55:17+00:00,Hardware Acceleration of Banded Smith-Waterman Algorithm on an FPGA using Systolic array based architecture.,3,sgauthamr2001/FPGA_Genome_Alignment,482925036,Verilog,FPGA_Genome_Alignment,3937,6,2023-09-05 02:39:32+00:00,[],None
17,https://github.com/JorgeMarinN/3LFCC_AC3E.git,2022-04-28 23:00:52+00:00,SSCS Chipathon 2022 project - DC-DC converter for space - AC3E/Valparaiso/Chile,3,JorgeMarinN/3LFCC_AC3E,486772262,Verilog,3LFCC_AC3E,59827,6,2023-05-05 18:05:10+00:00,[],https://api.github.com/licenses/apache-2.0
18,https://github.com/LGG1997/FPGA_TDC_1_0.git,2022-04-21 17:43:14+00:00,,1,LGG1997/FPGA_TDC_1_0,484149074,Verilog,FPGA_TDC_1_0,918,6,2024-04-08 00:00:53+00:00,[],None
19,https://github.com/antonblanchard/microwatt-caravel.git,2022-04-27 03:46:24+00:00,,3,antonblanchard/microwatt-caravel,486035660,Verilog,microwatt-caravel,167916,5,2023-04-15 11:52:58+00:00,[],https://api.github.com/licenses/apache-2.0
20,https://github.com/yuk1i/RealCPU.git,2022-04-28 12:40:02+00:00,,0,yuk1i/RealCPU,486588912,Verilog,RealCPU,661,5,2024-01-08 08:34:53+00:00,[],https://api.github.com/licenses/gpl-3.0
21,https://github.com/120L022115/EGO1-Multifunctional-Display.git,2022-04-29 05:24:36+00:00,"哈工大数字逻辑与数字系统设计大作业，Verilog，using Vivado, EGO1， see in https://www.bilibili.com/video/BV1gF411a7cx",4,120L022115/EGO1-Multifunctional-Display,486847765,Verilog,EGO1-Multifunctional-Display,6687,5,2023-11-26 06:51:22+00:00,[],https://api.github.com/licenses/gpl-3.0
22,https://github.com/HaoClouds/APB2SPI.git,2022-04-23 11:49:17+00:00,Just for study,0,HaoClouds/APB2SPI,484732611,Verilog,APB2SPI,7,5,2024-01-21 06:53:34+00:00,[],None
23,https://github.com/SE-starshippilot/Pipeline-CPU.git,2022-04-14 13:58:22+00:00,,0,SE-starshippilot/Pipeline-CPU,481625253,Verilog,Pipeline-CPU,235,4,2022-06-02 10:05:59+00:00,[],None
24,https://github.com/jbilander/SF2000-FW.git,2022-04-21 07:42:02+00:00,Firmware for the Spitfire 2000 Amiga Accelerator,1,jbilander/SF2000-FW,483953789,Verilog,SF2000-FW,902,4,2023-07-25 13:37:49+00:00,[],https://api.github.com/licenses/cc-by-sa-4.0
25,https://github.com/griffin9k/ProDOS-NVRAMCard-CPLD.git,2022-05-01 11:47:12+00:00,ProDOS Flash Disk for Apple II,1,griffin9k/ProDOS-NVRAMCard-CPLD,487523047,Verilog,ProDOS-NVRAMCard-CPLD,6837,4,2023-10-25 07:14:56+00:00,[],https://api.github.com/licenses/mit
26,https://github.com/momalab/CoFHEE.git,2022-04-19 07:03:11+00:00,,1,momalab/CoFHEE,483133500,Verilog,CoFHEE,5823,4,2024-02-28 03:52:47+00:00,[],https://api.github.com/licenses/gpl-3.0
27,https://github.com/icyqwq/CordicComputer_Chisel.git,2022-04-25 09:50:11+00:00,A cordic computer implement using chisel,0,icyqwq/CordicComputer_Chisel,485312426,Verilog,CordicComputer_Chisel,6362,4,2023-02-01 01:57:04+00:00,[],https://api.github.com/licenses/mit
28,https://github.com/helium729/vigna.git,2022-04-27 08:58:12+00:00,A FPGA-friendly RISC-V RV32I Microcontroller core.,0,helium729/vigna,486118219,Verilog,vigna,71,4,2023-11-06 03:45:33+00:00,"['fpga', 'risc-v', 'verilog']",https://api.github.com/licenses/mit
29,https://github.com/Vincenzo-Petrolo/DLX-RISC-microprocessor.git,2022-04-27 13:31:22+00:00,DLX microprocessor described in VHDL for the Microelectronic Systems course @ Politecnico di Torino,2,Vincenzo-Petrolo/DLX-RISC-microprocessor,486205026,Verilog,DLX-RISC-microprocessor,153708,4,2024-01-01 15:57:32+00:00,"['dlx', 'dlx-instruction-set', 'dlx-processor', 'innovus', 'microprocessor', 'synopsys', 'verilog', 'vhdl']",None
30,https://github.com/mattvenn/tapeout_100.git,2022-04-29 15:59:30+00:00,,1,mattvenn/tapeout_100,487031610,Verilog,tapeout_100,261834,3,2022-05-15 19:20:12+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/hsiangchengfun/2022_Spring_Computer_Organization.git,2022-04-23 07:13:38+00:00,,0,hsiangchengfun/2022_Spring_Computer_Organization,484675213,Verilog,2022_Spring_Computer_Organization,9628,3,2022-07-27 06:18:16+00:00,[],None
32,https://github.com/lsammarone/open-puf.git,2022-04-25 23:11:37+00:00,An open source PUF IC in SKY130,0,lsammarone/open-puf,485563044,Verilog,open-puf,249588,3,2023-04-23 23:54:45+00:00,[],None
33,https://github.com/zigzagson/ad9238_ethernet.git,2022-04-19 05:10:29+00:00,UESTC 攀登计划 项目一,0,zigzagson/ad9238_ethernet,483103797,Verilog,ad9238_ethernet,6627,3,2024-01-14 08:39:29+00:00,[],None
34,https://github.com/Mr47121836/FPGA.git,2022-04-22 09:01:35+00:00,FPGA实现任意波形发生器,0,Mr47121836/FPGA,484365677,Verilog,FPGA,18031,3,2023-04-26 12:12:38+00:00,[],None
35,https://github.com/Howard-Liang/Image-Processing-Filter.git,2022-04-29 15:19:51+00:00,,0,Howard-Liang/Image-Processing-Filter,487019044,Verilog,Image-Processing-Filter,6117,3,2022-09-09 08:47:39+00:00,[],None
36,https://github.com/merledu/caravel_azadi_soc_iii_dft.git,2022-04-19 17:07:30+00:00,"This project is the extended version of Azadi-SoC, which includes all of the peripherals which were in Azadi-II and few more this time, which were not stable at the time of Azadi-II. The Azadi-III includes the following peripherals. PWM 2-Channel, OpenRAM 1KB x 4 for ICCM 1KB x 4 for DCCM Ibex core(named as brq_core) FPU (single-precision) TileLink (UL) UART QSPI SPI GPIOs Design Goals: Azadi-III is aimed to extend the base ibex core(RV32IMC) with a fully functional single precision floating point unit and RISCV compliant debug module for on chip debugging and some standard peripherals for communicating with other devices. all these modules will be interlinked using standard Tilelink Bus protocol. The project aims at adding DFT support to Caravel chip to enable post fabrication testing using Automatic Testing Equipment (ATE). Scan chain is applied to making a design testable , observable and controllable after it has been manufactured.",0,merledu/caravel_azadi_soc_iii_dft,483337471,Verilog,caravel_azadi_soc_iii_dft,343725,3,2024-04-10 18:34:14+00:00,[],https://api.github.com/licenses/apache-2.0
37,https://github.com/CallumMcDowell/P4P-41.git,2022-04-20 01:56:30+00:00,Extension to RISC-V ISA for an Application-Specific Resource-Scarce Soft-Core CNN Processor (2022),0,CallumMcDowell/P4P-41,483472292,Verilog,P4P-41,20951,3,2023-12-02 20:20:45+00:00,[],None
38,https://github.com/brsf11/Posit-FMAU.git,2022-04-29 12:52:46+00:00,A multiple-precision vectorized fused multiply accumulate arithmetic unit for posit,3,brsf11/Posit-FMAU,486971245,Verilog,Posit-FMAU,87,3,2024-03-15 02:57:01+00:00,[],None
39,https://github.com/JulienOury/GenericSoC.git,2022-04-18 19:12:29+00:00,,0,JulienOury/GenericSoC,482966749,Verilog,GenericSoC,9335,3,2023-05-27 07:52:29+00:00,[],https://api.github.com/licenses/apache-2.0
40,https://github.com/W-Mai/xRV32I.git,2022-04-26 21:44:04+00:00,,0,W-Mai/xRV32I,485956830,Verilog,xRV32I,1650,3,2023-03-30 06:05:24+00:00,[],None
41,https://github.com/DonMaestro/risc-v.git,2022-04-22 13:41:13+00:00,,0,DonMaestro/risc-v,484447894,Verilog,risc-v,1927,3,2022-10-17 18:21:05+00:00,[],None
42,https://github.com/m1geo/arty_hdmi.git,2022-04-15 00:05:01+00:00,A simple test pattern on HDMI display,0,m1geo/arty_hdmi,481783961,Verilog,arty_hdmi,2003,3,2023-11-08 08:10:43+00:00,[],None
43,https://github.com/Kelvinthedrugger/AI-chip-.git,2022-04-29 09:08:51+00:00,This file contains assignment from the ai accelerator course in NCKU,0,Kelvinthedrugger/AI-chip-,486907441,Verilog,AI-chip-,364,3,2024-02-05 15:04:33+00:00,[],https://api.github.com/licenses/apache-2.0
44,https://github.com/cornell-ece5745/ece5745-tapeout.git,2022-04-22 19:03:53+00:00,,0,cornell-ece5745/ece5745-tapeout,484543204,Verilog,ece5745-tapeout,305204,3,2024-03-07 10:10:26+00:00,[],https://api.github.com/licenses/apache-2.0
45,https://github.com/Adi-SRAM25/GPS-Synchronised-Clock.git,2022-04-19 11:43:25+00:00,"Developed a reliable, GPS synchronized time-stamping methodology with sub-second precision. The necessary hardware layout was prepared on Xilinx Vivado in Verilog & programmed using Vitis. Validated the design using ZedBoard, and an onboard PLL-based clock was utilized to synchronize the GPS 1PPS signal.",0,Adi-SRAM25/GPS-Synchronised-Clock,483222110,Verilog,GPS-Synchronised-Clock,20,3,2024-03-11 02:36:53+00:00,[],None
46,https://github.com/yczheng-hit/XC-SoC.git,2022-04-15 01:58:02+00:00,A Simple SoC Based on Cortex-M0,2,yczheng-hit/XC-SoC,481805698,Verilog,XC-SoC,329,3,2024-01-25 14:26:27+00:00,[],None
47,https://github.com/YasminTorki/CompArch_phase1.git,2022-04-24 16:10:55+00:00,,0,YasminTorki/CompArch_phase1,485075609,Verilog,CompArch_phase1,531,2,2023-05-10 10:49:53+00:00,[],None
48,https://github.com/HamzSaleem1305/SIC-LNA.git,2022-04-29 07:35:44+00:00,This is the Github repo for PICO Project: Self-Interference Cancellation Low Noise Amplifier for 5G and beyond,0,HamzSaleem1305/SIC-LNA,486880068,Verilog,SIC-LNA,26790,2,2024-01-21 16:44:57+00:00,[],https://api.github.com/licenses/apache-2.0
49,https://github.com/kamarajvlsi/ECC-Entity-Authentication.git,2022-04-28 06:24:26+00:00,"The proposed ECC processor performs single point multiplication of 256-bit in 1.2062ms with a maximum clock frequency of 192.5MHz, which provides 212.23kbps throughput and occupies 8.23k slices in Virtex-7 FPGA. Incorporating a pipeline in scalar multiplication improves the maximum clock frequency up to 15.12%, which reduces time consumption by 22.36%, which in turn increases the throughput by 22.36%. ",0,kamarajvlsi/ECC-Entity-Authentication,486471822,Verilog,ECC-Entity-Authentication,6,2,2023-12-08 13:02:36+00:00,[],None
50,https://github.com/VSDL22/Digital-System-Design-Basic.git,2022-04-20 07:25:57+00:00,,0,VSDL22/Digital-System-Design-Basic,483550722,Verilog,Digital-System-Design-Basic,11066,2,2022-04-29 00:22:49+00:00,[],None
51,https://github.com/Jongbeom-IM/Verilog-bouncing-ball-Game.git,2022-04-28 16:17:09+00:00,"Verilog HDL, Zedboard",0,Jongbeom-IM/Verilog-bouncing-ball-Game,486666143,Verilog,Verilog-bouncing-ball-Game,2738,2,2022-11-27 07:12:48+00:00,[],None
52,https://github.com/chiehwun/LZ77_Encoder_Decoder.git,2022-04-14 03:04:43+00:00,LZ77 is a lossless data compression algorithm.,0,chiehwun/LZ77_Encoder_Decoder,481448261,Verilog,LZ77_Encoder_Decoder,8599,2,2024-01-15 16:06:34+00:00,[],None
53,https://github.com/Scrawach/riscv.git,2022-04-28 14:59:02+00:00,Pipelined CPU microarchitecture RISC-V ISA RV32I.,1,Scrawach/riscv,486639432,Verilog,riscv,1209,2,2023-12-09 01:37:18+00:00,"['cpu', 'microarchitecture', 'risc-v', 'riscv', 'rtl', 'rv32i']",None
54,https://github.com/ritakassiane/interface-entrada-saida.git,2022-04-25 17:42:37+00:00,"O produto implementado consiste em um sistema comandado por um Single Board Computer (SBC), o qual controla o acionamento de um conjunto variáveis de sensores, assim como monitora o seu seu estado de funcionamento de forma automatizada. Cada operação de pode ser representada por um código o qual é interpretado por um driver UART.",0,ritakassiane/interface-entrada-saida,485473590,Verilog,interface-entrada-saida,8365,2,2023-09-01 11:29:02+00:00,[],None
55,https://github.com/wove2006/sata3_host_controller.git,2022-04-14 02:29:52+00:00,,2,wove2006/sata3_host_controller,481440332,Verilog,sata3_host_controller,1056,2,2023-10-09 11:24:51+00:00,[],None
56,https://github.com/walkingdevel/walkingdevel.git,2022-04-28 19:49:46+00:00,Config files for my GitHub profile.,0,walkingdevel/walkingdevel,486729165,Verilog,walkingdevel,994,2,2023-11-27 15:19:59+00:00,"['config', 'github-config']",None
57,https://github.com/priyanka-raina/gcdunit_caravel_user_project.git,2022-04-21 21:53:30+00:00,,0,priyanka-raina/gcdunit_caravel_user_project,484215530,Verilog,gcdunit_caravel_user_project,52001,2,2022-10-17 07:22:56+00:00,[],https://api.github.com/licenses/apache-2.0
58,https://github.com/mattvenn/zero_to_asic_mpw6-5c.git,2022-04-14 13:09:12+00:00,,0,mattvenn/zero_to_asic_mpw6-5c,481608746,Verilog,zero_to_asic_mpw6-5c,96315,2,2022-06-06 08:08:14+00:00,[],https://api.github.com/licenses/apache-2.0
59,https://github.com/mcejp/Poly94.git,2022-04-22 19:48:34+00:00,Yet another faux-retro game system,0,mcejp/Poly94,484553918,Verilog,Poly94,1550,2,2023-09-07 21:41:07+00:00,"['ulx3s', 'vexriscv', 'yosys', 'fpga', 'prjtrellis', 'cocotb']",https://api.github.com/licenses/gpl-3.0
60,https://github.com/TeletubbyZJC/oscpu-framework.git,2022-04-19 14:06:56+00:00,oscpu-framework,2,TeletubbyZJC/oscpu-framework,483272799,,oscpu-framework,3937,2,2023-10-26 12:13:58+00:00,[],None
61,https://github.com/wtyqqq/computerOrganizationLAB.git,2022-04-17 08:39:22+00:00,,0,wtyqqq/computerOrganizationLAB,482470328,Verilog,computerOrganizationLAB,188470,2,2023-05-18 16:20:43+00:00,[],https://api.github.com/licenses/gpl-3.0
62,https://github.com/Udit86/Image-processing-using-Verilog.git,2022-04-23 08:42:22+00:00,General image operations on a Grayscale Image using Verilog,1,Udit86/Image-processing-using-Verilog,484693143,Verilog,Image-processing-using-Verilog,85,2,2023-06-02 21:14:03+00:00,[],None
63,https://github.com/aliaagheisX/AES.git,2022-04-30 23:49:49+00:00,AES implementation using verilog,2,aliaagheisX/AES,487405903,Verilog,AES,548,2,2023-12-30 20:03:44+00:00,"['aes', 'aes-128', 'aes-256', 'aes-cipher', 'aes-encryption', 'fpga', 'modelsim', 'quartus', 'quartus-prime', 'verilog']",None
64,https://github.com/HaoClouds/async_fifo.git,2022-04-23 14:10:16+00:00,,0,HaoClouds/async_fifo,484765276,Verilog,async_fifo,11,2,2022-06-17 02:18:05+00:00,[],None
65,https://github.com/Nimit3-droid/Automatic-abstract-model-computation-from-Verilog-design-descriptions.git,2022-04-29 14:22:18+00:00,"Modeling hardware systems involves abstracting away wide datapaths but keeping low-level details of the underlying control logic in place. Consequently, the state space is significantly reduced and intricate control interactions can be formalized. The abstraction process in these languages, however, must be done manually, an error-prone task.",2,Nimit3-droid/Automatic-abstract-model-computation-from-Verilog-design-descriptions,487000228,Verilog,Automatic-abstract-model-computation-from-Verilog-design-descriptions,674,2,2022-10-08 10:06:28+00:00,"['abstraction', 'automatic', 'verilog-designs', 'hacktoberfest2022', 'hactoberfest', 'hactoberfest-accepted', 'open-source', 'hactoberfest-2022', 'hactoberfest-2022-accepted', 'hactoberfest-approved', 'hactoberfest2022']",None
66,https://github.com/hamza-akhtar-dev/riscv-processor-single-cycle.git,2022-04-28 15:13:40+00:00,Verilog Implemenation of a RISC-V Single Cycle CPU.,0,hamza-akhtar-dev/riscv-processor-single-cycle,486644660,Verilog,riscv-processor-single-cycle,64435,2,2023-12-14 07:01:15+00:00,[],None
67,https://github.com/Pablouc/Specific-Instruction-Set-Processor.git,2022-04-29 17:58:48+00:00,Diseño e implementación en hardware de un Application Specific Instruction Set Processor (ASIP) para generación de interpolación de imágenes usando interpolación bilineal.,0,Pablouc/Specific-Instruction-Set-Processor,487065756,Verilog,Specific-Instruction-Set-Processor,107419,2,2022-08-29 01:58:09+00:00,[],None
68,https://github.com/juzizi44/single-cycle-CPU.git,2022-04-17 06:16:24+00:00,大二的噩梦之单周期CPU,1,juzizi44/single-cycle-CPU,482443799,Verilog,single-cycle-CPU,581,2,2023-07-10 03:27:43+00:00,[],None
69,https://github.com/drkntz/QAM_demapper.git,2022-04-14 18:01:10+00:00,Hard decision QAM demapper written in Verilog for FPGA,0,drkntz/QAM_demapper,481701647,Verilog,QAM_demapper,1467,2,2024-02-21 02:10:00+00:00,"['fpga', 'verilog']",None
70,https://github.com/avnger5/Hadamard_transform-verilog.git,2022-04-16 04:57:44+00:00,Verilog implementation of hadamard transform,0,avnger5/Hadamard_transform-verilog,482159501,Verilog,Hadamard_transform-verilog,16,1,2022-05-20 08:12:19+00:00,[],None
71,https://github.com/GeorgeFeldy/complex_multiplier.git,2022-04-27 22:20:32+00:00,Verilog complex multiplier,0,GeorgeFeldy/complex_multiplier,486367830,Verilog,complex_multiplier,3426,1,2023-11-08 06:06:53+00:00,[],https://api.github.com/licenses/mit
72,https://github.com/Eunkyung-Ham/caravel_eFPGA_interface.git,2022-04-27 07:32:18+00:00,,1,Eunkyung-Ham/caravel_eFPGA_interface,486091369,Verilog,caravel_eFPGA_interface,51966,1,2022-05-31 03:32:08+00:00,[],https://api.github.com/licenses/apache-2.0
73,https://github.com/nieyanshuo/sharkl7.git,2022-04-21 11:35:15+00:00,,0,nieyanshuo/sharkl7,484026054,Verilog,sharkl7,1,1,2022-04-26 20:08:18+00:00,[],None
74,https://github.com/dwightdiesmo/Verilog-ADPCM.git,2022-04-18 19:58:47+00:00,Using Matlab for Floating&Fixed Point Calculation then using Verilog to implement Adaptive Pulse Code Modulation,0,dwightdiesmo/Verilog-ADPCM,482979608,Verilog,Verilog-ADPCM,13273,1,2023-08-19 16:01:24+00:00,[],https://api.github.com/licenses/mit
75,https://github.com/EricXie-02/EC-311-Project.git,2022-04-19 23:20:31+00:00,,0,EricXie-02/EC-311-Project,483439116,Verilog,EC-311-Project,23,1,2022-04-24 19:54:37+00:00,[],None
76,https://github.com/sharatkumarm/AMBA-APB-Codes.git,2022-04-25 18:15:05+00:00,APB protocol is being used to develop a dual port RAM (64 X 8) having one input data line and one output data line. This RAM would be act as APB slave which would be driven by a master present in the APB bridge. ,0,sharatkumarm/AMBA-APB-Codes,485484163,,AMBA-APB-Codes,1355,1,2023-05-19 17:31:36+00:00,[],None
77,https://github.com/PatrickCPE/CPE-CPU.git,2022-04-15 18:58:44+00:00,RV32I Softcore,0,PatrickCPE/CPE-CPU,482057118,Verilog,CPE-CPU,19382,1,2022-04-23 21:27:11+00:00,[],None
78,https://github.com/Chenyungchin/ICDLAB-Final-Project.git,2022-04-19 14:51:47+00:00,American Option Pricing Using Monte Carlo Method,1,Chenyungchin/ICDLAB-Final-Project,483290050,Verilog,ICDLAB-Final-Project,86567,1,2022-05-19 20:36:46+00:00,[],None
79,https://github.com/antonblanchard/microwatt-mpw6.git,2022-04-18 04:56:39+00:00,"The 64 bit OpenPOWER Microwatt core, MPW6 tape out",0,antonblanchard/microwatt-mpw6,482719158,Verilog,microwatt-mpw6,962157,1,2022-06-14 21:28:39+00:00,[],https://api.github.com/licenses/apache-2.0
80,https://github.com/gjghlinix/D-trigger.git,2022-04-27 11:28:11+00:00,D触发器Verilog代码实现,0,gjghlinix/D-trigger,486164161,Verilog,D-trigger,68,1,2022-04-27 11:32:05+00:00,[],None
81,https://github.com/flyjancy/hdlbits_solution.git,2022-04-28 11:21:08+00:00,,0,flyjancy/hdlbits_solution,486563511,Verilog,hdlbits_solution,35,1,2022-04-28 22:18:58+00:00,[],None
82,https://github.com/Vadim4045/Verilog_SW_matrix_mult.git,2022-04-18 10:04:55+00:00,Strassen-Winograd combinatoric matrix multiplayer on Verilog,0,Vadim4045/Verilog_SW_matrix_mult,482799100,Verilog,Verilog_SW_matrix_mult,116930,1,2023-11-03 02:29:28+00:00,[],None
83,https://github.com/windgod31202/Voter4.git,2022-04-24 19:11:05+00:00,,0,windgod31202/Voter4,485117098,Verilog,Voter4,4,1,2022-05-02 19:35:03+00:00,[],None
84,https://github.com/Abdelrhman-Hosny/AES-128.git,2022-04-27 08:34:23+00:00,,0,Abdelrhman-Hosny/AES-128,486110502,Verilog,AES-128,417,1,2023-11-04 08:43:46+00:00,[],None
85,https://github.com/alan910127/computer-organization-labs.git,2022-04-28 07:16:47+00:00,,0,alan910127/computer-organization-labs,486486913,Verilog,computer-organization-labs,5298,1,2022-09-18 17:11:14+00:00,[],None
86,https://github.com/mustafabiyik/ODTU-EE446.git,2022-04-17 17:58:16+00:00,odtü ee 446 labrotory works ,0,mustafabiyik/ODTU-EE446,482595686,Verilog,ODTU-EE446,60785,1,2024-01-30 10:25:10+00:00,[],None
87,https://github.com/scarletshroud/arithmetic_rtl.git,2022-04-23 12:28:27+00:00, implementation of a mathematical function at the RTL level using Verilog HDL.,0,scarletshroud/arithmetic_rtl,484741192,Verilog,arithmetic_rtl,127,1,2022-05-11 12:47:13+00:00,[],None
88,https://github.com/linuszheng/bythoven.git,2022-04-25 21:51:38+00:00,,0,linuszheng/bythoven,485545836,Verilog,bythoven,118,1,2022-05-07 04:46:57+00:00,[],None
89,https://github.com/lmqqqqqq/Digital-Logic-Course.git,2022-04-28 13:07:47+00:00,This is my repo of Digital Logic Course(100623) in Tongji University,0,lmqqqqqq/Digital-Logic-Course,486598419,Verilog,Digital-Logic-Course,22114,1,2022-04-28 13:24:05+00:00,"['tongji-university', 'verilog']",https://api.github.com/licenses/mit
90,https://github.com/briansune/si5351x-FPGA.git,2022-04-21 03:56:59+00:00,SI5351 FPGA Control,1,briansune/si5351x-FPGA,483898879,Verilog,si5351x-FPGA,6740,1,2022-06-23 18:46:00+00:00,"['clock', 'fpga', 'oscillator', 'verilog', 'skyworksinc']",https://api.github.com/licenses/mit
91,https://github.com/Keksgesicht/Colorlight-i5-FPGA-Projects.git,2022-04-17 17:02:26+00:00,Projects with the Colorlight i5 Development Board,0,Keksgesicht/Colorlight-i5-FPGA-Projects,482583521,Verilog,Colorlight-i5-FPGA-Projects,570,1,2023-08-21 17:17:23+00:00,[],https://api.github.com/licenses/gpl-3.0
92,https://github.com/SarahBrown/fpga-mnist-dataset.git,2022-04-28 21:25:33+00:00,ECE independent study course project centered on exploration of neural net implementations on FPGA environments,0,SarahBrown/fpga-mnist-dataset,486752683,Verilog,fpga-mnist-dataset,896,1,2023-12-15 00:30:51+00:00,[],None
93,https://github.com/soy567/FPGA_Microblaze_AXI_Washer.git,2022-04-26 18:48:55+00:00,Xilinx의 FPGA칩을 사용한 Basys3에서 Microblaze와  AXI4Lite를 이용하여 제작한 Washer 프로젝트,0,soy567/FPGA_Microblaze_AXI_Washer,485909683,Verilog,FPGA_Microblaze_AXI_Washer,16266,1,2023-08-09 13:03:18+00:00,[],None
94,https://github.com/58191554/CSC3050_P4.git,2022-04-30 13:57:47+00:00,,0,58191554/CSC3050_P4,487291127,Verilog,CSC3050_P4,686,1,2023-05-02 17:49:42+00:00,[],None
95,https://github.com/yolanda10202/CSM152A_lab3.git,2022-04-27 20:16:05+00:00,,0,yolanda10202/CSM152A_lab3,486338154,Verilog,CSM152A_lab3,191,1,2022-05-12 03:19:48+00:00,[],None
96,https://github.com/vinaibirbal/RICS-V_Processor_Verilog.git,2022-04-16 02:12:45+00:00,Simplified RICS-V processor architecture with pipelining implemented in Verilog,0,vinaibirbal/RICS-V_Processor_Verilog,482132588,Verilog,RICS-V_Processor_Verilog,26,1,2022-07-31 21:21:04+00:00,[],https://api.github.com/licenses/mit
97,https://github.com/yoonhyeonjoon/World-Of-ChiselScala.git,2022-04-14 07:03:34+00:00,,8,yoonhyeonjoon/World-Of-ChiselScala,481501107,Verilog,World-Of-ChiselScala,27970,1,2024-03-19 05:19:11+00:00,[],None
98,https://github.com/nieyanshuo/n6l.git,2022-04-21 11:31:40+00:00,,0,nieyanshuo/n6l,484025049,Verilog,n6l,0,1,2022-04-26 20:08:33+00:00,[],None
99,https://github.com/r1cebank/alchitry-cu-utils.git,2022-04-24 17:50:04+00:00,Personal utilities for interfacing with Alchitry-Cu,0,r1cebank/alchitry-cu-utils,485098867,Verilog,alchitry-cu-utils,3,1,2023-06-02 04:03:33+00:00,"['alchitry-cu', 'apio', 'fpga', 'verilog']",None
100,https://github.com/GabriDF/SPI.git,2022-04-23 15:19:43+00:00,SPI VERILOG,0,GabriDF/SPI,484782574,Verilog,SPI,338,1,2022-05-19 00:43:03+00:00,[],None
101,https://github.com/Chair-for-Security-Engineering/HPC3.git,2022-04-28 07:04:39+00:00,,0,Chair-for-Security-Engineering/HPC3,486483295,Verilog,HPC3,4759,1,2023-07-27 23:07:50+00:00,[],
102,https://github.com/m1geo/JamesSharmanPipelinedCPU.git,2022-04-21 13:03:46+00:00,An FPGA implementation of James Sharman's Pipelined CPU: https://www.youtube.com/watch?v=KEwL2P8IGaA,0,m1geo/JamesSharmanPipelinedCPU,484054107,Verilog,JamesSharmanPipelinedCPU,1242,1,2023-11-09 14:24:03+00:00,[],None
103,https://github.com/mirashanouda/RISC_V_Processor.git,2022-04-15 15:22:17+00:00,,0,mirashanouda/RISC_V_Processor,482000007,Verilog,RISC_V_Processor,16,1,2023-05-03 11:23:49+00:00,[],None
104,https://github.com/gjghlinix/flash_led.git,2022-04-29 08:21:22+00:00,流水灯代码表示，实现四位led灯循环闪烁,0,gjghlinix/flash_led,486893107,Verilog,flash_led,58,1,2024-04-11 14:44:58+00:00,[],None
105,https://github.com/krz-max/ComputerOrganization.git,2022-04-16 14:18:21+00:00,[NYCU 2021 Spring] Computer Organization,0,krz-max/ComputerOrganization,482273039,Verilog,ComputerOrganization,9410,1,2023-09-24 00:38:15+00:00,"['cpp', 'nycu-course', 'risc-v', 'verilog']",None
106,https://github.com/Tsai-Cheng-Hong/Verilog-TSRI_Lab.git,2022-04-16 15:55:48+00:00,2021年2月3日~2021年2月5日參加晶片設計課程-Verilog的作業,0,Tsai-Cheng-Hong/Verilog-TSRI_Lab,482296975,Verilog,Verilog-TSRI_Lab,21,1,2022-04-16 16:17:15+00:00,[],None
107,https://github.com/zero1777/Logic-Design-Laboratory.git,2022-04-17 10:11:53+00:00,NTHU CS. 10810 EECS207002 Logic Design Laboratory.,0,zero1777/Logic-Design-Laboratory,482488918,Verilog,Logic-Design-Laboratory,44841,1,2023-08-01 07:18:12+00:00,[],None
108,https://github.com/AlphaDecodeX/HardwareImplementationCNN.git,2022-04-24 10:26:37+00:00,,0,AlphaDecodeX/HardwareImplementationCNN,484995044,Verilog,HardwareImplementationCNN,16865,1,2023-04-30 14:04:40+00:00,[],None
109,https://github.com/Mudassir-043/CMOS-Bandgap-Voltage-Reference-Design.git,2022-04-28 08:17:48+00:00,This is GitHub repository for the CMOS Bandgap Voltage Reference Design for PICO Contest 2022,0,Mudassir-043/CMOS-Bandgap-Voltage-Reference-Design,486505109,Verilog,CMOS-Bandgap-Voltage-Reference-Design,9744,1,2024-01-21 16:41:37+00:00,[],https://api.github.com/licenses/apache-2.0
110,https://github.com/AbdulMoizSheikh/Encrypted-LSB-Stagnography.git,2022-04-28 08:09:12+00:00, This is the Git hub repositary for Encrypted LSB Stagnography,0,AbdulMoizSheikh/Encrypted-LSB-Stagnography,486502581,Verilog,Encrypted-LSB-Stagnography,66261,1,2024-01-21 16:41:14+00:00,[],https://api.github.com/licenses/apache-2.0
111,https://github.com/CasKei/50.002-1D-The-Holding-Dice.git,2022-04-18 05:03:01+00:00,,1,CasKei/50.002-1D-The-Holding-Dice,482720424,Verilog,50.002-1D-The-Holding-Dice,14644,1,2022-07-01 00:14:39+00:00,[],None
112,https://github.com/wshuangge/verilog-tic-tac-toe.git,2022-04-14 01:29:44+00:00,,0,wshuangge/verilog-tic-tac-toe,481427186,Verilog,verilog-tic-tac-toe,1754,1,2023-07-07 16:21:01+00:00,[],None
113,https://github.com/1sand0s-git/8bit_CPU.git,2022-04-29 09:41:13+00:00,FPGA 8bit CPU Design,0,1sand0s-git/8bit_CPU,486917303,Verilog,8bit_CPU,33,1,2022-11-21 02:28:09+00:00,[],None
114,https://github.com/harish3600/y86-64.git,2022-04-26 17:38:02+00:00,,0,harish3600/y86-64,485887606,Verilog,y86-64,1308,1,2022-05-24 03:09:28+00:00,[],None
115,https://github.com/gjghlinix/state_machine.git,2022-04-29 13:14:54+00:00,状态机应用实例（利用书上写的可乐售卖机（2个）为例）终于不和例程一样了，但是感觉rtl代码用了好多begin end语句，不知道有没有太复杂，但最起码有一点自己的思想了吧哈哈哈,0,gjghlinix/state_machine,486978111,Verilog,state_machine,178,1,2022-05-30 07:10:43+00:00,[],None
116,https://github.com/gjghlinix/key_filter.git,2022-04-28 11:09:40+00:00,按键消抖程序（Verilog）,0,gjghlinix/key_filter,486560012,Verilog,key_filter,52,1,2022-04-28 11:11:52+00:00,[],None
117,https://github.com/mk1057493329/RaveNOCVerilog.git,2022-04-16 06:59:56+00:00,ravenoc project changed from System Verilog to Verilog to  be  simulated in Xilinx ISE,0,mk1057493329/RaveNOCVerilog,482181221,,RaveNOCVerilog,2667,1,2023-05-31 07:16:22+00:00,[],None
118,https://github.com/sohammjkr/ECE-385-Final-Project--Bomberman.git,2022-04-14 02:43:51+00:00,ECE 385 SP22 Final Project,0,sohammjkr/ECE-385-Final-Project--Bomberman,481443415,Verilog,ECE-385-Final-Project--Bomberman,2078,1,2022-07-29 21:36:06+00:00,[],None
119,https://github.com/ayush-agarwal-0502/Image-Processing-using-Verilog-ICHIP22-PS1.git,2022-04-17 12:05:19+00:00,Image Processing using Verilog . My solution to PS1 of ICHIP-22 UDYAM ,0,ayush-agarwal-0502/Image-Processing-using-Verilog-ICHIP22-PS1,482512152,Verilog,Image-Processing-using-Verilog-ICHIP22-PS1,977,1,2022-06-18 18:20:17+00:00,[],None
120,https://github.com/gjghlinix/divider.git,2022-04-27 11:44:31+00:00,分频器Verilog,0,gjghlinix/divider,486169030,Verilog,divider,44,1,2022-04-28 11:11:53+00:00,[],None
121,https://github.com/yolanda10202/CSM152A_lab2.git,2022-04-18 20:35:49+00:00,,0,yolanda10202/CSM152A_lab2,482989365,Verilog,CSM152A_lab2,6,1,2022-04-18 20:39:14+00:00,[],None
122,https://github.com/wove2006/sata_controller.git,2022-04-14 02:39:33+00:00,,0,wove2006/sata_controller,481442409,Verilog,sata_controller,1804,1,2023-09-14 03:14:02+00:00,[],None
123,https://github.com/chairaudio/SMC22-FPGA-accelerated-PD.git,2022-04-15 12:33:05+00:00,"source code for the paper ""FPGA-accelerated Real-Time Audio in Pure Data"" ",1,chairaudio/SMC22-FPGA-accelerated-PD,481952562,Verilog,SMC22-FPGA-accelerated-PD,1595,1,2022-07-15 08:13:32+00:00,[],https://api.github.com/licenses/gpl-2.0
124,https://github.com/haroonrl/sync_fifo.git,2022-04-18 08:23:43+00:00,This repository contains source code for synchronous fifo design.,0,haroonrl/sync_fifo,482770773,Verilog,sync_fifo,4,1,2022-04-18 15:14:01+00:00,[],None
125,https://github.com/shaheer777/MATRIX-MULTIPLIER-FOR-AI-ON-EDGE-APPLICATIONS.git,2022-04-29 07:36:31+00:00,This is github repository for MATRIX MULTIPLIER FOR AI ON EDGE APPLICATIONS,0,shaheer777/MATRIX-MULTIPLIER-FOR-AI-ON-EDGE-APPLICATIONS,486880247,Verilog,MATRIX-MULTIPLIER-FOR-AI-ON-EDGE-APPLICATIONS,40764,1,2024-01-21 16:45:50+00:00,[],https://api.github.com/licenses/apache-2.0
126,https://github.com/ShaheerSajid/AES-256-Verilog.git,2022-04-26 22:13:53+00:00,Synthesisable AES 256 Verilog Implementation,0,ShaheerSajid/AES-256-Verilog,485963626,Verilog,AES-256-Verilog,100,1,2022-05-02 21:24:53+00:00,"['aes', 'aes-256', 'aes-encryption', 'rtl', 'verilog']",None
127,https://github.com/kable5/customMCU.git,2022-04-19 18:10:10+00:00,"A simple 16-bit customizable microprocessor, designed for Dr. Bhatia's CD 6370 course",0,kable5/customMCU,483358200,Verilog,customMCU,33,1,2022-06-15 01:01:14+00:00,[],None
128,https://github.com/michael-hirschmugl/picorv32-IceSugarNano.git,2022-04-18 12:23:21+00:00,PicoRV32 IceSugar-Nano - A Size-Optimized RISC-V CPU for the IceSugar-Nano,0,michael-hirschmugl/picorv32-IceSugarNano,482837003,Verilog,picorv32-IceSugarNano,223,1,2023-08-31 10:09:22+00:00,[],https://api.github.com/licenses/isc
129,https://github.com/HamadAbdulRazzaq/CA_Project.git,2022-04-22 03:41:51+00:00,Project Repository for Computer Architecture Project,1,HamadAbdulRazzaq/CA_Project,484285713,Verilog,CA_Project,3731,1,2022-08-09 10:39:46+00:00,[],None
130,https://github.com/gjghlinix/block_value.git,2022-04-27 11:20:08+00:00,阻塞赋值代码验证Verilog,0,gjghlinix/block_value,486161776,Verilog,block_value,54,1,2022-04-27 11:32:06+00:00,[],None
131,https://github.com/OfekBenAtar/Hackathon_1st_Place.git,2022-04-16 18:11:43+00:00,FPGA Hackathon with RISC-V processor for computational acceleration. ,0,OfekBenAtar/Hackathon_1st_Place,482327851,Verilog,Hackathon_1st_Place,80806,1,2024-03-09 07:36:14+00:00,[],None
132,https://github.com/bhatharshabhat/FIFO.git,2022-04-27 07:30:27+00:00,A simple synchronous FIFO design with testbench.,0,bhatharshabhat/FIFO,486090811,Verilog,FIFO,2,1,2022-04-27 07:36:48+00:00,[],None
133,https://github.com/ailr16/fpga-training.git,2022-04-22 01:18:51+00:00,"Some projects with FPGA (Verilog, SV, VHDL) for training purposes",0,ailr16/fpga-training,484254541,Verilog,fpga-training,25760,1,2023-10-10 07:14:37+00:00,[],None
134,https://github.com/luoboQAQ/mips.git,2022-04-29 02:32:00+00:00,使用Verilog编写的单周期mipsCPU,0,luoboQAQ/mips,486812922,Verilog,mips,105,1,2024-01-07 08:45:46+00:00,[],https://api.github.com/licenses/mit
135,https://github.com/Howard-Liang/Heston-Model-Hardware-Acceleration.git,2022-04-29 15:18:18+00:00,,0,Howard-Liang/Heston-Model-Hardware-Acceleration,487018536,Verilog,Heston-Model-Hardware-Acceleration,9928,1,2023-07-27 11:28:09+00:00,[],None
136,https://github.com/Makva08/FPGA.git,2022-04-17 22:30:51+00:00,Files in this Repo are implemented on de0nano SoC board,0,Makva08/FPGA,482647525,Verilog,FPGA,15,1,2022-04-18 06:18:07+00:00,[],None
137,https://github.com/gjghlinix/3-8encorder.git,2022-04-27 11:13:56+00:00,自学FPGA 38译码器（Altera）Verilog,0,gjghlinix/3-8encorder,486159947,Verilog,3-8encorder,44,1,2022-04-27 11:32:07+00:00,[],None
138,https://github.com/daguilar43/diiLab2.git,2022-04-17 03:10:06+00:00,,0,daguilar43/diiLab2,482414062,Verilog,diiLab2,672,1,2022-04-20 00:49:12+00:00,[],None
139,https://github.com/blablabla888/a1b2c3d4e5.2.git,2022-04-16 11:50:43+00:00,,0,blablabla888/a1b2c3d4e5.2,482240076,Verilog,a1b2c3d4e5.2,2,0,2022-04-16 11:52:18+00:00,[],None
140,https://github.com/Sasha7b9/TeachFPGA.git,2022-04-25 06:10:31+00:00,,0,Sasha7b9/TeachFPGA,485244349,Verilog,TeachFPGA,600841,0,2023-03-08 17:34:58+00:00,[],None
141,https://github.com/2020dfff/Verilog_Implementation.git,2022-04-23 13:17:34+00:00,Verilog practise in IS-SJTU.,0,2020dfff/Verilog_Implementation,484752475,Verilog,Verilog_Implementation,74652,0,2022-04-23 13:55:23+00:00,[],None
142,https://github.com/yuboooo/Mini-CPU-Lab.git,2022-04-24 23:40:00+00:00,,0,yuboooo/Mini-CPU-Lab,485166362,Verilog,Mini-CPU-Lab,4838,0,2022-04-24 23:50:19+00:00,[],None
143,https://github.com/JackyPro/2022-IC-Design-Contest.git,2022-04-18 19:05:49+00:00,,0,JackyPro/2022-IC-Design-Contest,482964913,Verilog,2022-IC-Design-Contest,555,0,2022-07-08 18:05:09+00:00,[],https://api.github.com/licenses/mit
144,https://github.com/damianzim/bincnt.git,2022-04-21 21:52:46+00:00,Verilog implementation of fast binary counter,0,damianzim/bincnt,484215394,Verilog,bincnt,26,0,2022-04-21 21:53:13+00:00,[],None
145,https://github.com/shreerakshas09/01FE19BEC114__.git,2022-04-22 13:17:58+00:00,,0,shreerakshas09/01FE19BEC114__,484440647,Verilog,01FE19BEC114__,2,0,2022-04-22 13:29:24+00:00,[],None
146,https://github.com/toanphan2k/verilog-hdl-hcmut-212.git,2022-04-21 20:24:41+00:00,,0,toanphan2k/verilog-hdl-hcmut-212,484194570,Verilog,verilog-hdl-hcmut-212,6349,0,2022-04-21 20:49:50+00:00,[],None
147,https://github.com/EvgenyEletskikh/test.git,2022-04-21 17:18:37+00:00,,0,EvgenyEletskikh/test,484141507,Verilog,test,661,0,2022-04-23 21:51:29+00:00,[],None
148,https://github.com/wufei-png/VLSI_lab1.git,2022-04-27 16:11:03+00:00,,0,wufei-png/VLSI_lab1,486264597,Verilog,VLSI_lab1,4620,0,2022-04-27 16:11:26+00:00,[],None
149,https://github.com/SaraSaraC/SimpleGameWithFPGA.git,2022-04-27 13:14:09+00:00,,0,SaraSaraC/SimpleGameWithFPGA,486198584,Verilog,SimpleGameWithFPGA,295,0,2022-05-19 19:28:10+00:00,[],None
150,https://github.com/AntiDisbalanS/pwm.git,2022-04-16 16:24:27+00:00,,0,AntiDisbalanS/pwm,482303749,Verilog,pwm,25,0,2022-05-10 15:20:37+00:00,[],None
151,https://github.com/Yen-Jen-Lo/VScode_votefourinone.git,2022-04-16 08:11:13+00:00,,0,Yen-Jen-Lo/VScode_votefourinone,482195280,Verilog,VScode_votefourinone,4,0,2022-04-16 08:12:20+00:00,[],None
152,https://github.com/CHINTHA-AKHIL/Single-Port-RAM.git,2022-04-15 06:13:58+00:00,Design a Single Port RAM with width=8 and Depth=16,0,CHINTHA-AKHIL/Single-Port-RAM,481857186,Verilog,Single-Port-RAM,26,0,2022-04-15 06:26:00+00:00,[],None
153,https://github.com/ris27hav/CS220_Assignments.git,2022-04-18 12:24:42+00:00,,0,ris27hav/CS220_Assignments,482837417,Verilog,CS220_Assignments,1344,0,2022-05-21 05:48:28+00:00,[],None
154,https://github.com/nhnghia0712/VBTech.git,2022-04-18 08:28:28+00:00,VBTech,0,nhnghia0712/VBTech,482772147,Verilog,VBTech,135217,0,2022-06-21 16:26:53+00:00,[],None
155,https://github.com/pence-axe/handshakes.git,2022-04-29 13:38:16+00:00,a examination of ready/valid handshakes,0,pence-axe/handshakes,486985609,Verilog,handshakes,86,0,2022-04-29 13:51:54+00:00,[],None
156,https://github.com/shengzhelyu65/Hexadecimal_Editor.git,2022-04-24 15:58:30+00:00,,0,shengzhelyu65/Hexadecimal_Editor,485072529,Verilog,Hexadecimal_Editor,12037,0,2022-04-24 15:59:33+00:00,[],None
157,https://github.com/qiwu575757/MIPS-Core.git,2022-04-25 15:51:59+00:00,,0,qiwu575757/MIPS-Core,485436217,Verilog,MIPS-Core,37904,0,2022-05-30 03:09:15+00:00,[],None
158,https://github.com/VigneshKPoojari/5-stage-pipeline.git,2022-04-25 11:01:45+00:00,,0,VigneshKPoojari/5-stage-pipeline,485334754,Verilog,5-stage-pipeline,102,0,2022-04-25 11:05:12+00:00,[],None
159,https://github.com/Mitraaaaa/Computer-Architectures-and-Design.git,2022-04-23 19:38:56+00:00,Computer Architectures and Design Project,2,Mitraaaaa/Computer-Architectures-and-Design,484840551,Verilog,Computer-Architectures-and-Design,1287,0,2022-06-26 06:27:14+00:00,[],None
160,https://github.com/teogi/CO_Lab.git,2022-04-27 06:53:11+00:00,,0,teogi/CO_Lab,486079863,Verilog,CO_Lab,12298,0,2022-04-27 06:55:03+00:00,[],None
161,https://github.com/DouglasWWolf/seven_seg_demo.git,2022-04-27 01:51:58+00:00,Vivado 2021.2 project that demonstrates driving 7-seg display on Digilent Nexys A7-100T,0,DouglasWWolf/seven_seg_demo,486009464,Verilog,seven_seg_demo,38,0,2022-04-27 02:06:28+00:00,[],None
162,https://github.com/0x504B0304/FPGA_Cymometer.git,2022-05-01 19:07:54+00:00,,0,0x504B0304/FPGA_Cymometer,487620193,Verilog,FPGA_Cymometer,15748,0,2022-05-01 19:25:37+00:00,[],None
163,https://github.com/roman3017/caravel_mpw6.git,2022-04-30 20:37:06+00:00,,1,roman3017/caravel_mpw6,487376450,Verilog,caravel_mpw6,57768,0,2022-04-30 20:37:18+00:00,[],https://api.github.com/licenses/apache-2.0
164,https://github.com/537Cheese/LAB9.git,2022-04-29 02:34:22+00:00,,0,537Cheese/LAB9,486813421,Verilog,LAB9,1,0,2022-04-29 02:35:23+00:00,[],None
165,https://github.com/Dualock/IE0421-Laboratorios-de-circuitos-digitales-II.git,2022-04-27 05:32:55+00:00,,0,Dualock/IE0421-Laboratorios-de-circuitos-digitales-II,486058655,Verilog,IE0421-Laboratorios-de-circuitos-digitales-II,1533,0,2024-01-22 14:19:26+00:00,[],None
166,https://github.com/Stygian84/FPGA-Group-14.git,2022-04-17 07:41:37+00:00,Submission of Group 14 FPGA game,1,Stygian84/FPGA-Group-14,482459206,Verilog,FPGA-Group-14,8070,0,2022-04-18 08:03:54+00:00,[],None
167,https://github.com/01fe20bec415/snake-game-using-FPGA.git,2022-04-22 11:18:32+00:00,,0,01fe20bec415/snake-game-using-FPGA,484405512,Verilog,snake-game-using-FPGA,26,0,2022-04-22 15:22:26+00:00,[],None
168,https://github.com/Sherrysama/stopwatch.git,2022-04-24 14:05:38+00:00,IC Fundamental Laboratory-stopwatch,0,Sherrysama/stopwatch,485044122,Verilog,stopwatch,2,0,2022-04-24 14:24:43+00:00,[],None
169,https://github.com/mawetpiv/new_CPU_4funzies.git,2022-04-22 21:27:22+00:00,,0,mawetpiv/new_CPU_4funzies,484576154,Verilog,new_CPU_4funzies,50,0,2022-05-02 05:32:19+00:00,[],None
170,https://github.com/Kalaimani02/ANN_in_Verilog.git,2022-04-16 19:31:53+00:00,"In this project, Artificial neural network is designed in Verilog HDL, which recognizes handwritten digits and displays the output. It is implemented in Quartus prime lite and Modelsim simulation softwares.",1,Kalaimani02/ANN_in_Verilog,482344021,Verilog,ANN_in_Verilog,149,0,2022-04-16 19:34:08+00:00,[],None
171,https://github.com/hani-2020/carry_look_ahead_adder_verilog.git,2022-04-18 21:50:43+00:00,It is a simulation of a 3 bit carry look ahead adder in Verilog.,0,hani-2020/carry_look_ahead_adder_verilog,483007632,Verilog,carry_look_ahead_adder_verilog,100,0,2022-04-23 12:16:47+00:00,[],None
172,https://github.com/xwt981211/vga-design-.git,2022-04-15 11:29:25+00:00,vga design,0,xwt981211/vga-design-,481936881,Verilog,vga-design-,186,0,2022-04-15 11:49:39+00:00,[],None
173,https://github.com/01fe20bec426/canny-edge-detection-course-project-.git,2022-04-16 04:49:09+00:00,,1,01fe20bec426/canny-edge-detection-course-project-,482158033,Verilog,canny-edge-detection-course-project-,1161,0,2022-04-16 04:54:04+00:00,[],None
174,https://github.com/unicorn-yh/Verilog-for-Vending-Machine.git,2022-04-16 04:42:24+00:00,sequential circuit,0,unicorn-yh/Verilog-for-Vending-Machine,482156952,Verilog,Verilog-for-Vending-Machine,4,0,2022-04-16 04:44:49+00:00,[],None
175,https://github.com/01fe20bec404/ping_pong.git,2022-04-17 10:24:25+00:00,,0,01fe20bec404/ping_pong,482491587,Verilog,ping_pong,7,0,2022-04-17 10:26:12+00:00,[],None
176,https://github.com/Guo749/Tetris-Game.git,2022-04-16 13:13:08+00:00,ECE 550 Duke Final Project,0,Guo749/Tetris-Game,482257969,Verilog,Tetris-Game,89050,0,2022-10-02 17:03:08+00:00,[],None
177,https://github.com/DesSlayer/0417HW3.git,2022-04-16 18:38:07+00:00,,0,DesSlayer/0417HW3,482333277,Verilog,0417HW3,6,0,2022-04-16 18:51:38+00:00,[],None
178,https://github.com/qqo60710/voter.git,2022-04-17 06:34:18+00:00,,0,qqo60710/voter,482446790,Verilog,voter,27,0,2022-04-17 06:36:38+00:00,[],None
179,https://github.com/ChengHanYeh/hw3.git,2022-04-16 14:42:43+00:00,,0,ChengHanYeh/hw3,482279188,Verilog,hw3,2,0,2022-04-16 15:21:01+00:00,[],None
180,https://github.com/SafaKucukkomurler/rv32im_single_cycle_processor.git,2022-04-27 14:03:32+00:00,,0,SafaKucukkomurler/rv32im_single_cycle_processor,486216880,Verilog,rv32im_single_cycle_processor,18,0,2022-04-27 14:09:14+00:00,[],https://api.github.com/licenses/gpl-3.0
181,https://github.com/joshuanieh/special-project.git,2022-04-20 10:22:09+00:00,,0,joshuanieh/special-project,483606769,Verilog,special-project,7017,0,2022-04-20 10:25:33+00:00,[],None
182,https://github.com/06bejaia/MYTH-RISC-V-CPU.git,2022-04-25 04:28:22+00:00,,0,06bejaia/MYTH-RISC-V-CPU,485222379,Verilog,MYTH-RISC-V-CPU,199,0,2022-05-21 21:14:40+00:00,[],None
183,https://github.com/cplonski20/385final.git,2022-04-28 05:46:49+00:00,lockpicker with jason ,0,cplonski20/385final,486462398,Verilog,385final,239015,0,2022-04-28 05:57:33+00:00,[],None
184,https://github.com/Daniel-Wakeham/ece6770-project.git,2022-04-29 23:26:47+00:00,,0,Daniel-Wakeham/ece6770-project,487135327,Verilog,ece6770-project,6319,0,2022-06-22 20:31:39+00:00,[],None
185,https://github.com/maurerf/garbled-inference.git,2022-04-29 11:57:29+00:00,Project for my Bachelor's Thesis,0,maurerf/garbled-inference,486954482,Verilog,garbled-inference,59567,0,2022-08-22 20:28:12+00:00,[],https://api.github.com/licenses/unlicense
186,https://github.com/Grupo-7-Projeto-SD/Projeto-Forno-Microondas.git,2022-04-22 19:35:03+00:00,,0,Grupo-7-Projeto-SD/Projeto-Forno-Microondas,484550690,Verilog,Projeto-Forno-Microondas,396,0,2022-05-09 20:17:51+00:00,[],None
187,https://github.com/carles7360/spi_top.git,2022-04-21 16:36:23+00:00,,0,carles7360/spi_top,484128554,Verilog,spi_top,205,0,2022-04-21 16:37:32+00:00,[],None
188,https://github.com/ManjunathKalmath/SKY130RTL.git,2022-04-26 17:23:46+00:00,,0,ManjunathKalmath/SKY130RTL,485882887,Verilog,SKY130RTL,68,0,2022-05-03 16:02:00+00:00,[],https://api.github.com/licenses/apache-2.0
189,https://github.com/OscarBj/st-pp.git,2022-04-26 07:24:32+00:00,Star Tracker Pre-processing Pipeline - HDL Repository,0,OscarBj/st-pp,485677639,Verilog,st-pp,128,0,2022-10-06 20:51:43+00:00,[],https://api.github.com/licenses/mit
190,https://github.com/nans1208/Hardware_fuzzing_of_picorv32.git,2022-04-25 19:40:11+00:00,,0,nans1208/Hardware_fuzzing_of_picorv32,485510666,Verilog,Hardware_fuzzing_of_picorv32,31,0,2022-04-25 19:58:35+00:00,[],None
191,https://github.com/CHINTHA-AKHIL/VENDINGMACHINE.git,2022-04-14 07:13:47+00:00,code for VENDINGMACHINE using Finite state machines,0,CHINTHA-AKHIL/VENDINGMACHINE,481504048,Verilog,VENDINGMACHINE,47,0,2022-04-14 07:17:13+00:00,[],None
192,https://github.com/hbiucewfg4o/bus_hand.git,2022-05-01 10:03:45+00:00,,0,hbiucewfg4o/bus_hand,487502511,Verilog,bus_hand,168,0,2022-05-01 10:11:10+00:00,[],None
193,https://github.com/Namu-Lee/comorg_lab2.git,2022-05-01 11:47:04+00:00,2022 Computer Organization Lab2,0,Namu-Lee/comorg_lab2,487523010,Verilog,comorg_lab2,2049,0,2022-05-08 09:11:10+00:00,[],None
194,https://github.com/shiyuanyuanwin/handshake.git,2022-05-01 14:43:34+00:00,A simp;e handshake in verilog,0,shiyuanyuanwin/handshake,487561975,Verilog,handshake,121,0,2022-05-01 15:49:48+00:00,[],None
195,https://github.com/CHINTHA-AKHIL/Dual-Port-RAM.git,2022-04-15 06:28:51+00:00,Design a Dual Port RAM with width=8 and depth=16,0,CHINTHA-AKHIL/Dual-Port-RAM,481860961,Verilog,Dual-Port-RAM,66,0,2022-04-15 06:29:41+00:00,[],None
196,https://github.com/chzyoyoyo/2017_Computer_Organization.git,2022-04-19 13:32:29+00:00,,0,chzyoyoyo/2017_Computer_Organization,483259558,Verilog,2017_Computer_Organization,21,0,2022-04-19 13:40:40+00:00,[],None
197,https://github.com/YanYuTu/Voter.git,2022-04-17 08:41:33+00:00,,0,YanYuTu/Voter,482470729,Verilog,Voter,2,0,2022-04-17 08:44:01+00:00,[],None
198,https://github.com/DerickToth/risc-v-processor.git,2022-04-18 19:28:27+00:00,Single cycle RISC-V processor developed for ENGN 1640 Lab5,0,DerickToth/risc-v-processor,482971288,Verilog,risc-v-processor,32,0,2022-04-18 19:59:18+00:00,[],None
199,https://github.com/yangyang1120/FPGA.git,2022-04-17 08:08:52+00:00,李宗演FPGA系統設計實習,0,yangyang1120/FPGA,482464269,Verilog,FPGA,37,0,2022-04-17 08:21:28+00:00,[],None
200,https://github.com/01fe20bec408/CANNY-EDGE-DETECTION-Course-Project.git,2022-04-17 10:40:52+00:00,,0,01fe20bec408/CANNY-EDGE-DETECTION-Course-Project,482494846,Verilog,CANNY-EDGE-DETECTION-Course-Project,1503,0,2022-04-17 10:54:05+00:00,[],None
201,https://github.com/Jarron-Ng/pandamonium.git,2022-04-17 17:09:42+00:00,,0,Jarron-Ng/pandamonium,482585210,Verilog,pandamonium,7796,0,2022-04-17 17:11:39+00:00,[],None
202,https://github.com/cuixuyang615/camera_ctrl.git,2022-04-18 08:38:09+00:00,,0,cuixuyang615/camera_ctrl,482774766,Verilog,camera_ctrl,1336,0,2022-04-18 08:46:12+00:00,[],None
203,https://github.com/dereklee0310/dd_repo.git,2022-04-20 08:37:24+00:00,,0,dereklee0310/dd_repo,483573283,Verilog,dd_repo,7159,0,2022-04-20 08:40:20+00:00,[],None
204,https://github.com/BigNixon/AS019.git,2022-04-21 05:31:32+00:00,,0,BigNixon/AS019,483918843,Verilog,AS019,82554,0,2022-04-21 07:15:22+00:00,[],None
205,https://github.com/justinqualley/ECE337_CDL.git,2022-04-20 19:53:30+00:00,,1,justinqualley/ECE337_CDL,483793848,Verilog,ECE337_CDL,4107,0,2022-04-28 15:50:14+00:00,[],None
206,https://github.com/KeeganD87/Simple-RISC-Computer.git,2022-04-14 21:06:09+00:00,Project created for ELEC374 Digital Systems Engineering course. ,0,KeeganD87/Simple-RISC-Computer,481749540,Verilog,Simple-RISC-Computer,11,0,2022-04-14 21:14:46+00:00,[],None
207,https://github.com/Sharon-uoftece/Road_to_Heaven.git,2022-04-28 18:40:02+00:00,"A hardware obstacle game implemented using Verilog, FPGA board, breadboard and a sound sensor",0,Sharon-uoftece/Road_to_Heaven,486709797,Verilog,Road_to_Heaven,222,0,2022-05-20 20:38:13+00:00,[],None
208,https://github.com/Gaveroid/ECE09243-Lab9.git,2022-04-29 01:52:35+00:00,"Lab 9 for ECE09243, a RISC-V control unit. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab9,486804583,Verilog,ECE09243-Lab9,2,0,2022-04-29 01:53:03+00:00,[],None
209,https://github.com/aturley/fpga-experiments.git,2022-04-25 22:20:41+00:00,Experiments with FPGAs,0,aturley/fpga-experiments,485552392,Verilog,fpga-experiments,19,0,2022-04-25 22:26:29+00:00,[],None
210,https://github.com/danielp96/byter.git,2022-04-23 16:28:28+00:00,Custom 8-bit CPU,0,danielp96/byter,484799296,Verilog,byter,31108,0,2022-04-28 00:31:38+00:00,[],https://api.github.com/licenses/mit
211,https://github.com/lakshbalani/Y86-64-Bit-processor.git,2022-04-27 18:13:05+00:00,,0,lakshbalani/Y86-64-Bit-processor,486303067,Verilog,Y86-64-Bit-processor,2534,0,2022-04-27 18:23:16+00:00,[],None
212,https://github.com/alex-grandson/functional-circuitry.git,2022-04-27 20:39:41+00:00,,0,alex-grandson/functional-circuitry,486344099,Verilog,functional-circuitry,6527,0,2022-04-27 20:43:09+00:00,[],None
213,https://github.com/apahm/i2c.git,2022-04-27 12:08:16+00:00,,0,apahm/i2c,486176216,Verilog,i2c,16,0,2022-04-27 12:08:47+00:00,[],None
214,https://github.com/nghiaqh1997/final-thesis-Battle-Tanks-Game-verilog.git,2022-04-25 16:53:47+00:00,,0,nghiaqh1997/final-thesis-Battle-Tanks-Game-verilog,485457063,Verilog,final-thesis-Battle-Tanks-Game-verilog,4271,0,2022-05-24 14:54:56+00:00,[],None
215,https://github.com/antibunching/xem7001.git,2022-04-25 16:57:45+00:00,,0,antibunching/xem7001,485458463,Verilog,xem7001,2833,0,2022-04-25 16:58:26+00:00,[],None
216,https://github.com/Ramdoo/git_conflic_bak.git,2022-05-01 03:26:11+00:00,,0,Ramdoo/git_conflic_bak,487435676,Verilog,git_conflic_bak,3,0,2022-05-01 03:27:38+00:00,[],None
217,https://github.com/EmbeddedSystemsLearningProject/Procesador16bits.git,2022-04-14 01:51:44+00:00,,0,EmbeddedSystemsLearningProject/Procesador16bits,481431979,Verilog,Procesador16bits,27,0,2022-04-24 03:13:23+00:00,[],None
218,https://github.com/yanghu44/KIT-Praktikum-SoC.git,2022-04-15 16:57:06+00:00,,0,yanghu44/KIT-Praktikum-SoC,482026463,Verilog,KIT-Praktikum-SoC,41914,0,2022-04-15 17:03:04+00:00,[],None
219,https://github.com/ChenxiLiao/Four-person-voting-machine.git,2022-04-16 15:30:47+00:00,,0,ChenxiLiao/Four-person-voting-machine,482291089,Verilog,Four-person-voting-machine,6,0,2022-05-17 17:24:48+00:00,[],None
220,https://github.com/Jayanth-sharma/RTL-design-synthesis-using-sky130--vsd.git,2022-04-26 17:51:04+00:00,,0,Jayanth-sharma/RTL-design-synthesis-using-sky130--vsd,485891780,Verilog,RTL-design-synthesis-using-sky130--vsd,9820,0,2022-10-10 09:58:48+00:00,[],None
221,https://github.com/Midorante/4-input-voting-machine.git,2022-04-23 09:14:14+00:00,,0,Midorante/4-input-voting-machine,484700057,Verilog,4-input-voting-machine,1,0,2022-04-23 10:01:01+00:00,[],None
222,https://github.com/jddj42840/20220425.git,2022-04-25 03:40:55+00:00,,0,jddj42840/20220425,485212722,Verilog,20220425,1,0,2022-04-25 03:42:57+00:00,[],None
223,https://github.com/krunalbadlani/cordiccodes.git,2022-04-30 18:36:45+00:00,,0,krunalbadlani/cordiccodes,487354276,Verilog,cordiccodes,3,0,2022-04-30 18:38:13+00:00,[],None
224,https://github.com/Matthew-jyn666/Yingnan.git,2022-05-01 10:55:02+00:00,,0,Matthew-jyn666/Yingnan,487512485,Verilog,Yingnan,7415,0,2022-05-03 10:56:00+00:00,[],None
225,https://github.com/ardavast/hello6502_fpga.git,2022-05-01 08:05:20+00:00,,0,ardavast/hello6502_fpga,487479924,Verilog,hello6502_fpga,3,0,2022-05-01 08:06:46+00:00,[],https://api.github.com/licenses/mit
226,https://github.com/z246wang/Verilog.git,2022-04-30 19:53:32+00:00,Labs for Computer Structure,0,z246wang/Verilog,487368624,Verilog,Verilog,16,0,2024-01-16 19:52:45+00:00,[],https://api.github.com/licenses/apache-2.0
227,https://github.com/Anh-tp-do/Digital-counters.git,2022-04-25 17:08:20+00:00,A collection of various types of ring counters in Verilog.,0,Anh-tp-do/Digital-counters,485462020,Verilog,Digital-counters,7,0,2022-04-25 17:41:13+00:00,[],None
228,https://github.com/souryankit/Verilog_Programs_DLD.git,2022-04-25 08:59:26+00:00,This repository contains list of mini projects in Verilog HDL on Vivado EDA tool.,0,souryankit/Verilog_Programs_DLD,485295380,Verilog,Verilog_Programs_DLD,965,0,2022-08-10 14:09:59+00:00,[],https://api.github.com/licenses/apache-2.0
229,https://github.com/DucNghia1808/clock_with_day_verilog_code.git,2022-04-29 01:58:53+00:00,,0,DucNghia1808/clock_with_day_verilog_code,486805840,Verilog,clock_with_day_verilog_code,18,0,2022-04-29 02:03:26+00:00,[],None
230,https://github.com/thedrippster/Lab8-Datapath.git,2022-04-28 18:58:10+00:00,,0,thedrippster/Lab8-Datapath,486714933,Verilog,Lab8-Datapath,9,0,2022-04-28 19:04:26+00:00,[],None
231,https://github.com/Sidney0210/handshake.git,2022-04-29 07:34:55+00:00,,0,Sidney0210/handshake,486879827,Verilog,handshake,6,0,2022-04-29 07:35:42+00:00,[],None
232,https://github.com/charan8095181918/charan8095181918-Verilog-Code-for-16-bit-RISC-Processor.git,2022-04-22 13:23:01+00:00,,0,charan8095181918/charan8095181918-Verilog-Code-for-16-bit-RISC-Processor,484442231,Verilog,charan8095181918-Verilog-Code-for-16-bit-RISC-Processor,62,0,2022-04-22 13:24:26+00:00,[],None
233,https://github.com/Q-2/POLYTRIS.git,2022-04-20 21:45:54+00:00,385 Final Project -- Tetris with N long pieces.,0,Q-2/POLYTRIS,483822789,Verilog,POLYTRIS,50026,0,2022-06-12 20:35:03+00:00,[],None
234,https://github.com/dvbuiilds/vedic-multiplier-verilog.git,2022-04-17 08:48:53+00:00,Simulation Files for Digital Electronics Experiments Simulations.,0,dvbuiilds/vedic-multiplier-verilog,482472188,Verilog,vedic-multiplier-verilog,45,0,2022-04-17 08:54:57+00:00,[],None
235,https://github.com/cmerino01/FPGA_Game.git,2022-04-20 00:39:49+00:00,Project for EE354,0,cmerino01/FPGA_Game,483455057,Verilog,FPGA_Game,29,0,2022-04-20 00:59:29+00:00,[],None
236,https://github.com/DPipes/USB_MIDI_AUDIO_SYNTH.git,2022-04-15 07:05:50+00:00,,0,DPipes/USB_MIDI_AUDIO_SYNTH,481869877,Verilog,USB_MIDI_AUDIO_SYNTH,528549,0,2022-05-07 03:05:14+00:00,[],None
237,https://github.com/BRV64/FPGA_01_Compuertas.git,2022-04-19 05:46:49+00:00,Practica de compuestar con FPGA,0,BRV64/FPGA_01_Compuertas,483112344,Verilog,FPGA_01_Compuertas,5434,0,2022-04-19 05:51:38+00:00,[],None
238,https://github.com/Mukesh1010/Basic-Calculator-using-Artix-7-nexys-4-fpga-board.git,2022-04-27 11:48:30+00:00,This is a basic calculator verilog program which uses artix 7 nexys 4 fpga board for performing the operations,0,Mukesh1010/Basic-Calculator-using-Artix-7-nexys-4-fpga-board,486170253,Verilog,Basic-Calculator-using-Artix-7-nexys-4-fpga-board,45,0,2022-04-27 11:55:17+00:00,[],None
239,https://github.com/yurihueee/HuLin-CPU8.git,2022-04-24 16:13:28+00:00,,0,yurihueee/HuLin-CPU8,485076232,Verilog,HuLin-CPU8,325,0,2022-05-15 19:38:21+00:00,[],None
240,https://github.com/sicajc/FPGA_HW.git,2022-04-27 10:19:37+00:00,My undergraduate Introductory FPGA Lab HW,0,sicajc/FPGA_HW,486144146,Verilog,FPGA_HW,19963,0,2023-03-01 11:32:10+00:00,[],None
241,https://github.com/cannotilever/2029finalproj-srcs.git,2022-04-29 19:03:00+00:00,Try 2,0,cannotilever/2029finalproj-srcs,487082250,Verilog,2029finalproj-srcs,1136,0,2022-05-02 15:12:06+00:00,[],https://api.github.com/licenses/gpl-3.0
242,https://github.com/Midorante/BCD_Counter.git,2022-05-01 08:06:18+00:00,,0,Midorante/BCD_Counter,487480092,Verilog,BCD_Counter,0,0,2022-05-01 08:09:05+00:00,[],None
243,https://github.com/infini8-13/SHA256_HW_Accelerator.git,2022-04-30 13:29:37+00:00,,0,infini8-13/SHA256_HW_Accelerator,487284826,Verilog,SHA256_HW_Accelerator,152,0,2022-04-30 15:01:30+00:00,[],None
244,https://github.com/ultra-supara/One-digit-add_subtract_calculator.git,2022-04-30 14:48:10+00:00,1桁加減算カリキュレーターの作成,0,ultra-supara/One-digit-add_subtract_calculator,487303099,Verilog,One-digit-add_subtract_calculator,28,0,2023-04-27 16:02:47+00:00,[],None
245,https://github.com/TaylorCaylie/2to1Mux.git,2022-04-17 21:57:52+00:00,,0,TaylorCaylie/2to1Mux,482642249,Verilog,2to1Mux,0,0,2022-04-17 22:03:46+00:00,[],None
246,https://github.com/Jonah42/verilog-guide.git,2022-04-16 01:47:16+00:00,,0,Jonah42/verilog-guide,482128832,Verilog,verilog-guide,9,0,2022-04-16 01:57:25+00:00,[],None
247,https://github.com/wordandahalf/Verilog-VGA-Driver.git,2022-04-19 18:20:47+00:00,,0,wordandahalf/Verilog-VGA-Driver,483361689,Verilog,Verilog-VGA-Driver,7111,0,2023-12-22 22:35:24+00:00,[],None
248,https://github.com/pr0kuk/summator.git,2022-04-24 18:50:30+00:00,,0,pr0kuk/summator,485112426,Verilog,summator,7,0,2023-04-27 20:18:23+00:00,[],None
249,https://github.com/rktmeister/DeezStackee.git,2022-04-18 14:14:11+00:00,50.002 Team 5D 2022,0,rktmeister/DeezStackee,482872059,Verilog,DeezStackee,2483,0,2024-03-08 13:20:27+00:00,[],None
250,https://github.com/Geaming-CHN/Vivado.git,2022-04-21 11:47:52+00:00,,0,Geaming-CHN/Vivado,484029795,Verilog,Vivado,18354,0,2022-04-21 12:03:59+00:00,[],None
251,https://github.com/JasonRomps/LockPicker.git,2022-04-27 05:14:48+00:00,ECE 385 Final Project,0,JasonRomps/LockPicker,486054755,Verilog,LockPicker,18688,0,2022-04-27 05:30:19+00:00,[],None
252,https://github.com/DouglasWWolf/nexys_ddr.git,2022-04-27 02:36:24+00:00,Demo project for accessing DDR RAM on the Nexys-A7-100T,0,DouglasWWolf/nexys_ddr,486019654,Verilog,nexys_ddr,39027,0,2022-04-28 00:47:27+00:00,[],None
253,https://github.com/01fe20bec426/traffic-light-controller.git,2022-04-25 06:10:51+00:00,,0,01fe20bec426/traffic-light-controller,485244430,Verilog,traffic-light-controller,220,0,2022-04-25 06:11:25+00:00,[],None
254,https://github.com/Akshithsaai/Verilog-miniprojects.git,2022-04-24 12:50:50+00:00,,0,Akshithsaai/Verilog-miniprojects,485026242,Verilog,Verilog-miniprojects,1059,0,2022-04-25 18:03:45+00:00,[],https://api.github.com/licenses/mit
255,https://github.com/ANUPBENNI/course-project.git,2022-04-22 13:35:46+00:00,,0,ANUPBENNI/course-project,484446299,Verilog,course-project,497,0,2022-04-22 13:36:52+00:00,[],None
256,https://github.com/nikhilnnaregal/course-project.git,2022-04-22 13:04:39+00:00,,0,nikhilnnaregal/course-project,484436239,Verilog,course-project,131,0,2022-04-22 13:19:02+00:00,[],None
257,https://github.com/frank355325/1410932026.git,2022-04-28 16:49:26+00:00,,0,frank355325/1410932026,486676315,Verilog,1410932026,6,0,2022-04-28 16:50:03+00:00,[],None
258,https://github.com/rpisch/Autonomous-FPGA-Rover.git,2022-04-28 18:17:48+00:00,,0,rpisch/Autonomous-FPGA-Rover,486703131,Verilog,Autonomous-FPGA-Rover,74,0,2023-06-03 05:46:17+00:00,[],None
259,https://github.com/nghiaqh1997/tank-rom.git,2022-04-25 16:41:52+00:00,,0,nghiaqh1997/tank-rom,485453134,Verilog,tank-rom,1799,0,2022-04-25 16:42:45+00:00,[],None
260,https://github.com/adinavale/fp_mac_project.git,2022-04-25 17:00:54+00:00,,1,adinavale/fp_mac_project,485459522,Verilog,fp_mac_project,53,0,2022-04-25 17:01:54+00:00,[],None
261,https://github.com/Abhilashsipu/8-bit-microcontroller-using-FPGA.git,2022-05-01 05:00:08+00:00,"Design, Implementation and Testing of an 8- bit microcontroller using Xilinx Spartan 6 FPGA Board",0,Abhilashsipu/8-bit-microcontroller-using-FPGA,487449303,Verilog,8-bit-microcontroller-using-FPGA,3050,0,2022-05-01 05:15:47+00:00,[],None
262,https://github.com/Danil1997Dev/LR1.git,2022-05-01 19:15:44+00:00,,0,Danil1997Dev/LR1,487621775,Verilog,LR1,17,0,2022-05-01 19:23:42+00:00,[],None
263,https://github.com/YehorKrapovnytskyi/HDL_speech_recognition.git,2022-05-01 21:48:39+00:00,,0,YehorKrapovnytskyi/HDL_speech_recognition,487649899,Verilog,HDL_speech_recognition,2325,0,2022-06-04 15:36:37+00:00,[],None
264,https://github.com/Gozzman/FIFO.git,2022-04-26 15:14:56+00:00,"Simple asynchronous FIFO, 4 machine 8 - digit words",0,Gozzman/FIFO,485839274,Verilog,FIFO,6,0,2022-04-26 15:18:10+00:00,[],https://api.github.com/licenses/mit
265,https://github.com/xifu-irap/ras-a75-fw.git,2022-04-28 07:58:42+00:00,Row Addressing and Synchronization firmware.,1,xifu-irap/ras-a75-fw,486499504,Verilog,ras-a75-fw,1521,0,2022-05-01 22:55:28+00:00,[],https://api.github.com/licenses/gpl-3.0
266,https://github.com/bg-1902/16_bit_RISC.git,2022-04-14 22:54:36+00:00,16-bit multi-cycle RISC processor,0,bg-1902/16_bit_RISC,481771471,Verilog,16_bit_RISC,825,0,2022-07-02 12:32:45+00:00,[],None
267,https://github.com/cichian/AXI_Pmesh.git,2022-04-16 23:54:27+00:00,,0,cichian/AXI_Pmesh,482386668,Verilog,AXI_Pmesh,180,0,2022-04-16 23:55:14+00:00,[],None
268,https://github.com/AzadSajib/Smart-Parking-System-using-Verilog-HDL-and-Circuit-Implementation-using-Proteus.git,2022-04-18 08:39:59+00:00,"In order to provide a better experience against regular parking difficulties, this project on ‘Smart Parking System’ was designed to provide a framework for the smart parking system along with preventive measure against theft.",0,AzadSajib/Smart-Parking-System-using-Verilog-HDL-and-Circuit-Implementation-using-Proteus,482775286,Verilog,Smart-Parking-System-using-Verilog-HDL-and-Circuit-Implementation-using-Proteus,89,0,2022-04-18 09:16:22+00:00,[],None
269,https://github.com/Eth7an/Lab-2.git,2022-04-18 14:14:33+00:00,Computer Architecture Lab Assignment,0,Eth7an/Lab-2,482872180,Verilog,Lab-2,355,0,2022-04-18 14:36:38+00:00,[],None
270,https://github.com/hzj010427/RISC-V_Single_Cycle_Processor.git,2022-04-19 02:57:24+00:00,Verilog,0,hzj010427/RISC-V_Single_Cycle_Processor,483074370,Verilog,RISC-V_Single_Cycle_Processor,223,0,2023-09-03 02:26:50+00:00,[],None
271,https://github.com/melting0256/DCD.git,2022-04-19 03:07:23+00:00,NYCU 2021 Spring / professor: 單智君,0,melting0256/DCD,483076677,Verilog,DCD,7,0,2022-04-19 03:25:12+00:00,[],None
272,https://github.com/iketimko/ECEN_3763.git,2022-04-18 20:44:12+00:00,,0,iketimko/ECEN_3763,482991634,Verilog,ECEN_3763,366175,0,2022-04-18 20:54:16+00:00,[],None
273,https://github.com/chzyoyoyo/2017_Digital_Lab.git,2022-04-19 12:49:45+00:00,,0,chzyoyoyo/2017_Digital_Lab,483244280,Verilog,2017_Digital_Lab,33,0,2022-04-19 12:51:11+00:00,[],None
274,https://github.com/nikita1584/ddr4_zcu106_test.git,2022-04-15 16:06:18+00:00,,0,nikita1584/ddr4_zcu106_test,482012762,Verilog,ddr4_zcu106_test,38,0,2022-04-15 17:27:37+00:00,[],None
275,https://github.com/damyan-p/460m-6.git,2022-04-15 04:53:13+00:00,,0,damyan-p/460m-6,481840618,Verilog,460m-6,21,0,2022-04-15 05:30:33+00:00,[],None
276,https://github.com/alexblue0329/voter.git,2022-04-16 14:31:25+00:00,,0,alexblue0329/voter,482276364,Verilog,voter,2,0,2022-04-16 14:32:17+00:00,[],None
277,https://github.com/LStrying/FPGA_lab.git,2022-04-16 05:51:07+00:00,A few labs of course: IS209-1 of SJTU,0,LStrying/FPGA_lab,482168662,Verilog,FPGA_lab,1698,0,2022-04-16 06:00:50+00:00,[],https://api.github.com/licenses/mit
278,https://github.com/cccza/Digital-Logic-Design-Practice_-hw3.git,2022-04-16 15:25:44+00:00,,0,cccza/Digital-Logic-Design-Practice_-hw3,482289928,Verilog,Digital-Logic-Design-Practice_-hw3,2,0,2022-04-16 15:26:32+00:00,[],None
279,https://github.com/euni00/major.git,2022-04-16 06:51:39+00:00,,0,euni00/major,482179723,Verilog,major,1,0,2022-04-16 06:51:47+00:00,[],None
280,https://github.com/marleef/EC413-Lab-7.git,2022-04-19 19:44:15+00:00,,0,marleef/EC413-Lab-7,483386850,Verilog,EC413-Lab-7,12,0,2022-04-19 19:45:53+00:00,[],None
281,https://github.com/YungHua-Peng/ITHS.git,2022-04-14 13:20:08+00:00,,0,YungHua-Peng/ITHS,481612329,Verilog,ITHS,24897,0,2022-04-14 13:34:19+00:00,[],None
282,https://github.com/okoge-kaz/Computer_Logic_Design.git,2022-04-14 02:47:35+00:00,2022-1Q コンピュータ論理設計 (Tokyo Tech),0,okoge-kaz/Computer_Logic_Design,481444310,Verilog,Computer_Logic_Design,7605,0,2022-04-15 02:44:54+00:00,"['iverilog', 'ssh', 'verilog-hdl', 'tokyotech']",None
283,https://github.com/abderraouf-adjal/hdl-modules.git,2022-04-29 13:19:01+00:00,Collection of HDL modules for FPGA/ASIC.,0,abderraouf-adjal/hdl-modules,486979391,Verilog,hdl-modules,172,0,2022-05-01 02:36:46+00:00,[],None
284,https://github.com/ganewatthe/drift_aware_zed.git,2022-04-29 10:09:18+00:00,,0,ganewatthe/drift_aware_zed,486925448,Verilog,drift_aware_zed,14574,0,2022-04-29 10:22:48+00:00,[],
285,https://github.com/chiro2001/chisel-playground.git,2022-04-28 14:15:33+00:00,,0,chiro2001/chisel-playground,486623318,Verilog,chisel-playground,181,0,2022-04-28 14:18:15+00:00,[],https://api.github.com/licenses/unlicense
286,https://github.com/0901122/vote.git,2022-04-22 07:20:36+00:00,,0,0901122/vote,484335389,Verilog,vote,2,0,2022-04-22 07:33:15+00:00,[],None
287,https://github.com/AbhishekSawkar1/RoundRobinArbiter--course-project.git,2022-04-22 12:15:18+00:00,,0,AbhishekSawkar1/RoundRobinArbiter--course-project,484421511,Verilog,RoundRobinArbiter--course-project,77,0,2022-04-22 12:20:48+00:00,[],None
288,https://github.com/santoshmudenur/5-Stage-Pipeline.git,2022-04-25 10:14:45+00:00,This repository contains verilog code for 5 stage pipeline,0,santoshmudenur/5-Stage-Pipeline,485320458,Verilog,5-Stage-Pipeline,249,0,2022-04-25 10:16:07+00:00,[],None
289,https://github.com/poktoy1/fpga-ice40.git,2022-04-24 12:46:50+00:00,Testing icesugar-nano fpga pmod,0,poktoy1/fpga-ice40,485025319,Verilog,fpga-ice40,42,0,2022-04-24 13:08:58+00:00,[],https://api.github.com/licenses/mit
290,https://github.com/Jpz-sdju/five-stage-pipeline.git,2022-04-24 13:17:53+00:00,,0,Jpz-sdju/five-stage-pipeline,485032547,Verilog,five-stage-pipeline,87,0,2022-04-24 13:24:00+00:00,[],None
291,https://github.com/Shakthi079/Codes_By_Me.git,2022-04-23 16:59:11+00:00,,0,Shakthi079/Codes_By_Me,484806469,Verilog,Codes_By_Me,9,0,2022-04-23 17:07:33+00:00,[],None
292,https://github.com/varunmadhavam/yosys_sky130_example.git,2022-04-27 09:20:54+00:00,yosys_sky130_example,0,varunmadhavam/yosys_sky130_example,486125835,Verilog,yosys_sky130_example,2248,0,2022-04-27 09:22:40+00:00,[],None
293,https://github.com/WengZhiHong/Booth_Multiplier.git,2022-04-21 13:23:29+00:00,,0,WengZhiHong/Booth_Multiplier,484060794,Verilog,Booth_Multiplier,9,0,2022-04-21 13:25:18+00:00,[],None
294,https://github.com/mihaelaberciu/Gray-Code-Counter.git,2022-04-21 13:24:08+00:00,"Gray code counter realised as a finite state machine. Consists in 2 modules, top.v and GrayCodeCounter.v . Code was written by me in Verilog on March 2022.",0,mihaelaberciu/Gray-Code-Counter,484061026,Verilog,Gray-Code-Counter,126,0,2022-05-09 12:01:59+00:00,[],None
295,https://github.com/Casparyyds/dwd.git,2022-04-21 12:55:07+00:00,,0,Casparyyds/dwd,484051158,Verilog,dwd,3,0,2022-04-21 13:01:51+00:00,[],None
296,https://github.com/MarcyGO/ECE385.git,2022-04-15 01:36:24+00:00,,0,MarcyGO/ECE385,481801060,Verilog,ECE385,1466,0,2022-04-15 03:54:57+00:00,[],None
297,https://github.com/jasonsogod/jasonsogod.git,2022-04-14 14:22:58+00:00,,0,jasonsogod/jasonsogod,481633761,Verilog,jasonsogod,2,0,2022-04-14 14:23:55+00:00,[],None
298,https://github.com/el20mgam/_1HZ_BLINK.git,2022-04-14 14:47:44+00:00,,0,el20mgam/_1HZ_BLINK,481642137,Verilog,_1HZ_BLINK,7,0,2022-04-14 14:48:52+00:00,[],None
299,https://github.com/NathanRotta/Apophis2.git,2022-04-14 21:41:57+00:00,,0,NathanRotta/Apophis2,481757242,Verilog,Apophis2,178364,0,2022-04-14 21:52:41+00:00,[],None
300,https://github.com/s1410932049/HW3.git,2022-04-17 06:52:57+00:00,,0,s1410932049/HW3,482450168,Verilog,HW3,7,0,2022-04-17 06:53:39+00:00,[],None
301,https://github.com/Jellyyz/Doodle-Jump.git,2022-04-16 04:46:15+00:00,Doodle Jump on FPGA,0,Jellyyz/Doodle-Jump,482157556,Verilog,Doodle-Jump,289527,0,2022-04-29 03:58:09+00:00,[],None
302,https://github.com/yuli821/FPGA.git,2022-04-15 03:30:32+00:00,,0,yuli821/FPGA,481825420,Verilog,FPGA,47833,0,2022-04-15 04:09:51+00:00,[],None
303,https://github.com/elseti/Step-Step-Revolution-v1.git,2022-04-18 13:41:52+00:00,"Code for Step Step Revolution, a game where you memorize a sequence of lights. Will you reach the final round or die trying? (Group 20)",0,elseti/Step-Step-Revolution-v1,482861275,Verilog,Step-Step-Revolution-v1,2032,0,2022-04-18 15:16:58+00:00,[],None
304,https://github.com/nadeemyaseen-rs/check_tool.git,2022-04-19 10:43:20+00:00,,0,nadeemyaseen-rs/check_tool,483203666,Verilog,check_tool,20,0,2022-06-06 09:16:09+00:00,[],None
305,https://github.com/Djock0818/Lab8_DP.git,2022-04-19 23:31:04+00:00,,0,Djock0818/Lab8_DP,483441208,Verilog,Lab8_DP,7,0,2022-04-19 23:37:25+00:00,[],None
306,https://github.com/EvPax/algorithm_boot.git,2022-04-15 04:57:12+00:00,,0,EvPax/algorithm_boot,481841414,Verilog,algorithm_boot,10035,0,2022-04-16 03:19:21+00:00,[],None
307,https://github.com/CHINTHA-AKHIL/8X1MUX-using-decoder-and-tristate-buffer.git,2022-04-15 06:33:01+00:00,Design a 8X1MUX using decoder and tristate buffer,0,CHINTHA-AKHIL/8X1MUX-using-decoder-and-tristate-buffer,481861934,Verilog,8X1MUX-using-decoder-and-tristate-buffer,37,0,2022-04-15 06:35:13+00:00,[],None
308,https://github.com/Click3A/IC_EDA.git,2022-04-15 09:16:13+00:00,,0,Click3A/IC_EDA,481903885,Verilog,IC_EDA,25,0,2022-05-06 13:32:05+00:00,[],None
309,https://github.com/s1410932002/0417.git,2022-04-15 05:53:33+00:00,,0,s1410932002/0417,481852621,Verilog,0417,1,0,2022-04-15 05:54:27+00:00,[],None
310,https://github.com/wlsdk9803/verilog_HDL.git,2022-04-23 04:17:31+00:00,디지털 시스템 설계,0,wlsdk9803/verilog_HDL,484644033,Verilog,verilog_HDL,62,0,2023-05-16 08:25:44+00:00,[],None
311,https://github.com/mfkiwl/pineapplecore.git,2022-04-16 06:45:07+00:00,Another RISCV core 🍍,0,mfkiwl/pineapplecore,482178454,,pineapplecore,58,0,2022-04-16 06:45:00+00:00,[],https://api.github.com/licenses/mit
312,https://github.com/sundeyuan114/ECE337.git,2022-04-19 04:22:34+00:00,,0,sundeyuan114/ECE337,483093117,Verilog,ECE337,5333,0,2023-06-02 09:58:50+00:00,[],None
313,https://github.com/elatorre20/EC311-final-project.git,2022-04-20 14:07:45+00:00,,0,elatorre20/EC311-final-project,483680441,Verilog,EC311-final-project,31,0,2022-04-23 23:26:26+00:00,[],None
314,https://github.com/Zelknite/EfablessAsic.git,2022-04-21 02:06:38+00:00,Hopefully it works,0,Zelknite/EfablessAsic,483874854,Verilog,EfablessAsic,2389,0,2022-04-21 02:07:31+00:00,[],None
315,https://github.com/VMnK-Run/vivado.git,2022-04-25 10:16:42+00:00,TJU 数字逻辑与数字系统实验,0,VMnK-Run/vivado,485321082,Verilog,vivado,8915,0,2023-11-27 09:44:47+00:00,[],None
316,https://github.com/taehun2767/HDLBits_solution.git,2022-04-14 07:41:38+00:00,,0,taehun2767/HDLBits_solution,481512169,Verilog,HDLBits_solution,56,0,2022-10-30 10:02:19+00:00,[],None
317,https://github.com/LIAOGUAN-WEI/Win-or-Tail-Decision-Machine.git,2022-04-16 03:37:33+00:00,,1,LIAOGUAN-WEI/Win-or-Tail-Decision-Machine,482146421,Verilog,Win-or-Tail-Decision-Machine,0,0,2022-04-16 03:45:14+00:00,[],None
318,https://github.com/mruzaini/AP089-Mini-Biogas.git,2022-04-14 15:11:34+00:00,,0,mruzaini/AP089-Mini-Biogas,481650087,Verilog,AP089-Mini-Biogas,20666,0,2022-04-15 09:38:42+00:00,[],None
319,https://github.com/fjmcde/Millisecond-Accurate-Timer.git,2022-04-26 05:42:03+00:00,"Written in verilog, this is a millisecond accurate timer which counts from 0 - 9",0,fjmcde/Millisecond-Accurate-Timer,485648954,Verilog,Millisecond-Accurate-Timer,5,0,2022-04-26 05:43:25+00:00,[],None
320,https://github.com/xiaoxiaohuixxh/juice_lc-3.git,2022-04-26 06:35:06+00:00,,0,xiaoxiaohuixxh/juice_lc-3,485662528,Verilog,juice_lc-3,279,0,2022-04-26 06:45:29+00:00,[],None
321,https://github.com/Adithya-Shetty100/Lightweight-Cipher-For-Hardware-Security-.git,2022-04-17 07:27:59+00:00,Capstone 2022-2023,1,Adithya-Shetty100/Lightweight-Cipher-For-Hardware-Security-,482456684,Verilog,Lightweight-Cipher-For-Hardware-Security-,164356,0,2022-08-18 12:54:14+00:00,[],None
322,https://github.com/handsomeboy777/vote.git,2022-04-24 04:07:43+00:00,,0,handsomeboy777/vote,484921096,Verilog,vote,2,0,2022-04-24 04:09:17+00:00,[],None
323,https://github.com/jason-designer/oscpu-framework.git,2022-04-19 00:52:29+00:00,A Verilator-based demo.,0,jason-designer/oscpu-framework,483045386,,oscpu-framework,3937,0,2022-04-19 00:49:36+00:00,[],None
324,https://github.com/AmitGZ/Hackathon_1st_Place.git,2022-04-16 19:28:37+00:00,,0,AmitGZ/Hackathon_1st_Place,482343452,Verilog,Hackathon_1st_Place,80768,0,2022-04-16 19:29:30+00:00,[],None
325,https://github.com/Ramdoo/git_conflic.git,2022-04-27 14:48:57+00:00,,0,Ramdoo/git_conflic,486234400,Verilog,git_conflic,4,0,2022-04-27 14:50:51+00:00,[],None
326,https://github.com/eftl93/gba_cart_reader.git,2022-04-27 04:43:15+00:00,Module to read GBA Carts to back up content,0,eftl93/gba_cart_reader,486047852,Verilog,gba_cart_reader,271,0,2022-04-27 04:44:36+00:00,[],None
327,https://github.com/jorbo/lc3-verilog.git,2022-04-26 19:47:34+00:00,"An LC3 ""interpreter"" designed for FPGAs",0,jorbo/lc3-verilog,485926336,Verilog,lc3-verilog,2368,0,2022-07-29 08:25:26+00:00,[],None
328,https://github.com/santoshmudenur/Dual_Port_SRAM--COURSE-PROJECT.git,2022-04-22 12:37:21+00:00,Dual Port SRAM verilog code with testbench,0,santoshmudenur/Dual_Port_SRAM--COURSE-PROJECT,484428065,Verilog,Dual_Port_SRAM--COURSE-PROJECT,225,0,2022-04-22 12:37:48+00:00,[],None
329,https://github.com/avikram2/PacmanFPGA.git,2022-04-22 16:46:20+00:00,ECE 385 Final Project on DE-10 FPGA Board with NIOS 2 SoC: Implementing PacMan,0,avikram2/PacmanFPGA,484506229,Verilog,PacmanFPGA,505639,0,2022-12-23 22:48:31+00:00,"['fpga-soc', 'systemverilog', 'fpga-programming', 'verilog']",None
330,https://github.com/01fe20bec427/course_project.git,2022-04-22 13:46:09+00:00,,0,01fe20bec427/course_project,484449533,Verilog,course_project,195,0,2022-04-22 13:47:54+00:00,[],None
331,https://github.com/SagarVMhatre/WallaceAdder.git,2022-04-22 05:28:05+00:00,A 4-bit Wallace Tree Adder for addition of 3 numbers is implemented using verilog.,0,SagarVMhatre/WallaceAdder,484306882,Verilog,WallaceAdder,41,0,2022-04-22 06:13:29+00:00,[],None
332,https://github.com/BigNixon/uart2usb.git,2022-04-19 22:32:25+00:00,UART to USB communication for FPGA and PC,0,BigNixon/uart2usb,483429221,Verilog,uart2usb,56469,0,2022-04-19 22:44:19+00:00,[],None
333,https://github.com/donghoon-io/spring2022comporg_lab2.git,2022-04-21 07:32:26+00:00,Spring 2022 Computer Organization Lab 2,1,donghoon-io/spring2022comporg_lab2,483950939,Verilog,spring2022comporg_lab2,152,0,2022-10-01 20:12:53+00:00,[],None
334,https://github.com/mesaperry/ece411.git,2022-04-25 01:43:57+00:00,,0,mesaperry/ece411,485188070,Verilog,ece411,7821,0,2022-04-25 01:56:03+00:00,[],None
335,https://github.com/santoshmudenur/Assignment2-Pipeline.git,2022-04-24 19:01:54+00:00,This repository contains verilog code for pipeline along with testbench,0,santoshmudenur/Assignment2-Pipeline,485115045,Verilog,Assignment2-Pipeline,169,0,2022-04-24 19:07:03+00:00,[],None
336,https://github.com/kianmajl/A2K-CPU.git,2022-04-24 18:53:53+00:00,"A 32-bit single cycle RISC CPU based on Harvard architecture with no cache or pipeline, by having very simple and reduced instruction set it can be used for educational purpose.",0,kianmajl/A2K-CPU,485113190,Verilog,A2K-CPU,301,0,2023-08-24 05:34:28+00:00,"['harvard-architecture-processor', 'risc-cpu', 'assembler', 'logisim', 'verilog']",None
337,https://github.com/Blue-coder89/Image-Processing-.git,2022-04-27 16:29:40+00:00,CS203 Course Project using verilog,1,Blue-coder89/Image-Processing-,486270772,Verilog,Image-Processing-,1909,0,2022-04-27 16:44:41+00:00,[],None
338,https://github.com/arianashul2204/mikasa.git,2022-04-27 17:41:57+00:00,,0,arianashul2204/mikasa,486293351,Verilog,mikasa,5,0,2022-04-27 17:50:47+00:00,[],None
339,https://github.com/mtaciano/fpgmips.git,2022-04-29 21:04:40+00:00,Um processador baseado na arquitetura MIPS 32bits no FPGA DE2-115.,0,mtaciano/fpgmips,487110065,Verilog,fpgmips,972,0,2023-01-20 17:13:27+00:00,"['fpga', 'mips', 'processor', 'verilog']",https://api.github.com/licenses/mit
340,https://github.com/leloc0609/HCMUT_LogicDesign_Clock.git,2022-04-28 09:25:27+00:00,,0,leloc0609/HCMUT_LogicDesign_Clock,486527439,Verilog,HCMUT_LogicDesign_Clock,9654,0,2022-05-17 14:30:19+00:00,[],None
341,https://github.com/Chi-Hsin-Wu/Single-cycle-cpu.git,2022-04-27 17:32:38+00:00,,0,Chi-Hsin-Wu/Single-cycle-cpu,486290476,Verilog,Single-cycle-cpu,303,0,2022-04-27 17:40:19+00:00,[],None
342,https://github.com/Elemecca/1240pi.git,2022-04-16 17:47:18+00:00,,0,Elemecca/1240pi,482322610,Verilog,1240pi,21400,0,2022-04-18 08:18:50+00:00,[],None
343,https://github.com/Zach-Bravo/Lab8-Comparch.git,2022-04-16 15:57:02+00:00,,0,Zach-Bravo/Lab8-Comparch,482297284,Verilog,Lab8-Comparch,42,0,2022-04-16 15:57:41+00:00,[],None
344,https://github.com/QuaATran/comp_arch_lab_6.git,2022-04-14 23:41:57+00:00,,0,QuaATran/comp_arch_lab_6,481779979,Verilog,comp_arch_lab_6,3,0,2022-04-14 23:42:32+00:00,[],None
345,https://github.com/Winters123/rmt_corundum.git,2022-04-29 08:29:42+00:00,,0,Winters123/rmt_corundum,486895543,Verilog,rmt_corundum,12162,0,2022-05-04 07:54:41+00:00,[],
346,https://github.com/danodus/mmm_tests.git,2022-04-28 18:39:22+00:00,,0,danodus/mmm_tests,486709593,Verilog,mmm_tests,10,0,2022-04-28 18:39:29+00:00,[],None
347,https://github.com/JiangJHBoyS/1410932020_20220408.git,2022-04-15 17:51:20+00:00,,0,JiangJHBoyS/1410932020_20220408,482040562,Verilog,1410932020_20220408,4,0,2022-04-16 14:45:19+00:00,[],None
348,https://github.com/valerian97/FPGA.git,2022-04-14 10:43:21+00:00,Respoity for FPGA related material,0,valerian97/FPGA,481566166,Verilog,FPGA,1152,0,2022-04-18 19:37:32+00:00,[],None
349,https://github.com/andresaad/COEN_413_Project.git,2022-04-19 00:14:51+00:00,,0,andresaad/COEN_413_Project,483037599,Verilog,COEN_413_Project,3350,0,2022-04-19 00:26:40+00:00,[],None
350,https://github.com/jennycs0830/Digital-Circuit-Design.git,2022-04-19 07:43:36+00:00,,0,jennycs0830/Digital-Circuit-Design,483146187,Verilog,Digital-Circuit-Design,11275,0,2022-04-19 07:49:03+00:00,[],None
351,https://github.com/dwightdiesmo/Verilog-CORDIC.git,2022-04-18 19:38:39+00:00,Verilog Implementation of CORDIC,0,dwightdiesmo/Verilog-CORDIC,482974019,Verilog,Verilog-CORDIC,100,0,2022-04-18 19:53:16+00:00,[],https://api.github.com/licenses/mit
352,https://github.com/phthys/-.git,2022-04-22 05:37:45+00:00,,0,phthys/-,484308930,Verilog,-,93,0,2022-05-10 07:53:15+00:00,[],None
353,https://github.com/01fe19bec163/4bit-parallel-adder.git,2022-04-18 05:10:47+00:00,,0,01fe19bec163/4bit-parallel-adder,482721976,Verilog,4bit-parallel-adder,206,0,2022-04-18 05:12:43+00:00,[],None
354,https://github.com/rijalomkar/-Implementation-of-ANN-to-predict-Handwritten-Language-Using-Verilog.git,2022-04-21 18:45:37+00:00,"About Implementation of ANN to predict Handwritten Digits using Verilog: Multiplier and Accumulator (MAC), Accumulator(ACC) design, Integrating with sigmoid IP block. Sigmoid is implemented using LUT.",1,rijalomkar/-Implementation-of-ANN-to-predict-Handwritten-Language-Using-Verilog,484167500,Verilog,-Implementation-of-ANN-to-predict-Handwritten-Language-Using-Verilog,4,0,2022-04-21 18:46:52+00:00,[],None
355,https://github.com/DianaNatali/ALU.git,2022-04-24 00:19:50+00:00,,0,DianaNatali/ALU,484885678,Verilog,ALU,7,0,2022-04-24 00:25:49+00:00,[],None
356,https://github.com/Sumith-Dandgall/Spi_slave.git,2022-04-22 13:46:50+00:00,,0,Sumith-Dandgall/Spi_slave,484449759,Verilog,Spi_slave,40,0,2022-04-22 13:48:37+00:00,[],None
357,https://github.com/rprouse/fpga-spartan-6.git,2022-04-25 01:53:20+00:00,Learning FPGA programming on a Xilinx Spartan-6 board,0,rprouse/fpga-spartan-6,485189979,Verilog,fpga-spartan-6,44,0,2022-04-25 02:13:25+00:00,[],https://api.github.com/licenses/mit
358,https://github.com/ozawawi/FPGA-Whack-A-Mole.git,2022-04-24 13:04:53+00:00,KAUST CS256 Project,0,ozawawi/FPGA-Whack-A-Mole,485029405,Verilog,FPGA-Whack-A-Mole,897,0,2023-03-05 18:01:55+00:00,[],None
359,https://github.com/sergio0211/LabDigitalII.git,2022-04-24 19:43:02+00:00,,0,sergio0211/LabDigitalII,485123546,Verilog,LabDigitalII,8,0,2022-04-24 19:43:17+00:00,[],None
360,https://github.com/yantong1775/5-stage-pipeline.git,2022-05-01 12:52:44+00:00,,0,yantong1775/5-stage-pipeline,487537210,Verilog,5-stage-pipeline,13,0,2023-06-01 05:46:06+00:00,[],None
361,https://github.com/msuadOf/msuadOf-demodulation-on-EG4.git,2022-04-23 12:28:32+00:00,,0,msuadOf/msuadOf-demodulation-on-EG4,484741206,Verilog,msuadOf-demodulation-on-EG4,16,0,2023-05-04 13:32:06+00:00,[],None
362,https://github.com/Ronan-Harkins/LAB9_compArch.git,2022-04-27 14:41:34+00:00,,0,Ronan-Harkins/LAB9_compArch,486231515,Verilog,LAB9_compArch,8,0,2022-04-27 14:43:50+00:00,[],None
363,https://github.com/tpathak1411/RISCV.git,2022-04-25 10:58:11+00:00,5-Staged pipelined processor using veriolg ,0,tpathak1411/RISCV,485333608,Verilog,RISCV,82,0,2022-08-03 17:44:50+00:00,[],None
364,https://github.com/michael-jimenez13/Computer-Architecture-Fundementals.git,2022-04-25 18:07:42+00:00,,0,michael-jimenez13/Computer-Architecture-Fundementals,485481814,Verilog,Computer-Architecture-Fundementals,7629,0,2022-04-25 20:23:04+00:00,[],None
365,https://github.com/Manikantasai2/Caravel.git,2022-04-20 08:26:14+00:00,,0,Manikantasai2/Caravel,483569719,Verilog,Caravel,8128,0,2022-04-20 08:35:12+00:00,[],https://api.github.com/licenses/apache-2.0
366,https://github.com/cooper-grc/FPGA-DIP-Coloring.git,2022-04-20 01:01:25+00:00,,0,cooper-grc/FPGA-DIP-Coloring,483459775,Verilog,FPGA-DIP-Coloring,12,0,2022-04-20 01:02:34+00:00,[],None
367,https://github.com/shrqkhtr/Adders-V.git,2022-04-20 12:48:28+00:00,,0,shrqkhtr/Adders-V,483652107,Verilog,Adders-V,6,0,2022-04-20 12:57:24+00:00,[],None
368,https://github.com/steveGillet/Microprocessor-Architecture.git,2022-04-28 16:15:37+00:00,,0,steveGillet/Microprocessor-Architecture,486665666,Verilog,Microprocessor-Architecture,58417,0,2022-04-28 16:15:56+00:00,[],None
369,https://github.com/Jongbeom-IM/Verilog-HDL-Calculator.git,2022-04-28 17:25:12+00:00,,0,Jongbeom-IM/Verilog-HDL-Calculator,486687491,Verilog,Verilog-HDL-Calculator,1976,0,2022-04-28 17:25:42+00:00,[],None
370,https://github.com/HannahSav/SchemotechLabs.git,2022-04-26 20:14:11+00:00,Labs in verilog for Nexys 4 ddr,0,HannahSav/SchemotechLabs,485934102,Verilog,SchemotechLabs,2793,0,2022-04-26 20:15:06+00:00,[],None
371,https://github.com/Hemant2001-hsy/5-stage-Pipeline_1.git,2022-04-24 17:32:44+00:00,Pipeline_1 verilog code with testbench,0,Hemant2001-hsy/5-stage-Pipeline_1,485094894,Verilog,5-stage-Pipeline_1,249,0,2022-04-25 10:22:03+00:00,[],None
372,https://github.com/Casparyyds/verilog.git,2022-04-21 11:57:51+00:00,,0,Casparyyds/verilog,484032877,Verilog,verilog,4,0,2022-04-21 12:41:58+00:00,[],None
373,https://github.com/yashkumawat21/Deriving-FSM-from-the-verilog-design.git,2022-04-26 18:40:56+00:00,,1,yashkumawat21/Deriving-FSM-from-the-verilog-design,485907332,Verilog,Deriving-FSM-from-the-verilog-design,245,0,2022-04-26 18:42:51+00:00,[],None
374,https://github.com/somiaashraf/high_progect.git,2022-04-20 21:03:39+00:00,,0,somiaashraf/high_progect,483812545,Verilog,high_progect,20,0,2022-04-20 21:06:32+00:00,[],None
375,https://github.com/ONecessario/PBL-1---TEC498.git,2022-04-17 09:32:10+00:00,,0,ONecessario/PBL-1---TEC498,482481021,Verilog,PBL-1---TEC498,429,0,2022-04-17 09:32:16+00:00,[],None
376,https://github.com/namduongdinh2364/FPGA.git,2022-04-19 02:12:15+00:00,,0,namduongdinh2364/FPGA,483063489,Verilog,FPGA,1120,0,2022-04-19 02:16:47+00:00,[],None
377,https://github.com/nicholaswongsg/SC1005-Digital-Logic.git,2022-04-19 16:36:43+00:00,,0,nicholaswongsg/SC1005-Digital-Logic,483326930,Verilog,SC1005-Digital-Logic,2022,0,2023-04-11 05:29:06+00:00,[],None
378,https://github.com/537Cheese/Lab8.git,2022-04-20 03:05:59+00:00,,0,537Cheese/Lab8,483488271,Verilog,Lab8,4,0,2022-04-20 03:10:07+00:00,[],None
379,https://github.com/WillisHuang/SampleVerilogCode.git,2022-04-19 13:15:12+00:00,verilog codes,0,WillisHuang/SampleVerilogCode,483253148,Verilog,SampleVerilogCode,385,0,2022-04-19 13:17:11+00:00,[],None
380,https://github.com/GoHJ7/SingleCycleCPU.git,2022-04-18 01:51:53+00:00,,0,GoHJ7/SingleCycleCPU,482681468,Verilog,SingleCycleCPU,5,0,2022-04-18 01:53:35+00:00,[],None
381,https://github.com/gabrielppierre/projetoSD2.git,2022-04-22 00:55:46+00:00,projeto de sistemas digitais da segunda unidade,0,gabrielppierre/projetoSD2,484250033,Verilog,projetoSD2,3129,0,2022-04-25 23:28:38+00:00,[],None
382,https://github.com/GRitt3r/ComparchLab7.git,2022-04-14 01:32:51+00:00,,0,GRitt3r/ComparchLab7,481427813,Verilog,ComparchLab7,1,0,2022-04-14 01:35:21+00:00,[],None
383,https://github.com/QuaATran/comp_arch_lab_7.git,2022-04-14 21:17:45+00:00,,0,QuaATran/comp_arch_lab_7,481752113,Verilog,comp_arch_lab_7,3,0,2022-04-14 21:18:24+00:00,[],None
384,https://github.com/wove2006/-tcpiptoy.git,2022-04-14 02:41:43+00:00,,0,wove2006/-tcpiptoy,481442936,Verilog,-tcpiptoy,1367,0,2022-04-14 02:41:58+00:00,[],https://api.github.com/licenses/gpl-3.0
385,https://github.com/manav-agarwal1/FPU_Verilog.git,2022-04-16 09:14:47+00:00,"Single Cycle with Addition, multiplication and Subtraction",0,manav-agarwal1/FPU_Verilog,482208094,Verilog,FPU_Verilog,9,0,2022-04-16 09:16:19+00:00,[],None
386,https://github.com/LeoKuo-0223/Computer_Organization.git,2022-04-25 15:11:34+00:00,,0,LeoKuo-0223/Computer_Organization,485421845,Verilog,Computer_Organization,5679,0,2022-04-25 15:15:00+00:00,[],None
387,https://github.com/KylerM-23/ECE3300-Bomb-Diffusion-Game.git,2022-04-30 18:11:24+00:00,,0,KylerM-23/ECE3300-Bomb-Diffusion-Game,487349051,Verilog,ECE3300-Bomb-Diffusion-Game,5779,0,2022-09-16 22:46:45+00:00,[],None
388,https://github.com/SceneryInMirror/FlowMap-EE681.git,2022-05-01 05:10:05+00:00,,0,SceneryInMirror/FlowMap-EE681,487450804,Verilog,FlowMap-EE681,261,0,2022-05-01 05:17:47+00:00,[],None
389,https://github.com/RuhulAmeen24/Y86-64-processor.git,2022-04-27 17:23:05+00:00,,0,RuhulAmeen24/Y86-64-processor,486287481,Verilog,Y86-64-processor,191,0,2022-04-27 17:26:25+00:00,[],None
390,https://github.com/gemini-v/flatoric.git,2022-05-01 10:19:36+00:00,Flat panel display for Oric-1/Atmos microcomputers.,0,gemini-v/flatoric,487505552,Verilog,flatoric,670,0,2022-05-01 10:27:13+00:00,[],https://api.github.com/licenses/mit
391,https://github.com/ChehKangMing/Stackeriffic.git,2022-05-01 11:31:43+00:00,,0,ChehKangMing/Stackeriffic,487519970,Verilog,Stackeriffic,2843,0,2022-05-08 00:10:55+00:00,[],None
392,https://github.com/el20sw/ELEC2665-Unit-4-Project.git,2022-04-25 13:35:17+00:00,Repository for ELEC2665 Unit 4 Mini Project,0,el20sw/ELEC2665-Unit-4-Project,485385552,Verilog,ELEC2665-Unit-4-Project,10,0,2022-04-28 11:13:38+00:00,[],None
393,https://github.com/01FE20BEC420/COURSEPROJECT.git,2022-04-22 14:05:35+00:00,,0,01FE20BEC420/COURSEPROJECT,484456075,Verilog,COURSEPROJECT,40,0,2022-04-22 14:05:57+00:00,[],None
394,https://github.com/jonathancagua/verilog.git,2022-05-01 17:16:43+00:00,,0,jonathancagua/verilog,487596742,Verilog,verilog,1,0,2022-05-01 19:01:51+00:00,[],None
395,https://github.com/Jack24658735/IC_Contest_2022.git,2022-04-25 18:29:56+00:00,,0,Jack24658735/IC_Contest_2022,485488861,Verilog,IC_Contest_2022,71,0,2022-04-25 18:37:55+00:00,[],None
396,https://github.com/01fe20bec408/Trffic-light-contrl.git,2022-04-25 10:21:36+00:00,,0,01fe20bec408/Trffic-light-contrl,485322660,Verilog,Trffic-light-contrl,220,0,2022-04-25 10:31:36+00:00,[],None
397,https://github.com/damyan-p/460m_7.git,2022-04-29 06:25:08+00:00,MIPS microprocessor work. Done in Xilinx Vivado.,0,damyan-p/460m_7,486861073,Verilog,460m_7,132,0,2022-04-29 06:25:47+00:00,[],None
398,https://github.com/arjunperi/Pipeline-Processor.git,2022-04-28 22:50:45+00:00,,0,arjunperi/Pipeline-Processor,486770298,Verilog,Pipeline-Processor,2444,0,2022-04-28 22:58:44+00:00,[],None
399,https://github.com/rajesh963/FPGALAB-LCDARM.git,2022-04-29 20:07:18+00:00,,0,rajesh963/FPGALAB-LCDARM,487097539,Verilog,FPGALAB-LCDARM,2523,0,2022-04-29 20:07:46+00:00,[],None
400,https://github.com/melting0256/Computer-Organization.git,2022-04-19 03:28:35+00:00,NYCU 110 Fall / professor: 陳添福,0,melting0256/Computer-Organization,483081431,Verilog,Computer-Organization,657,0,2022-04-19 03:35:14+00:00,[],None
401,https://github.com/IshanyaSethi/Y86-Instruction-Set-Architecture-Processor.git,2022-04-27 18:09:16+00:00,"It is a fully functional Y86 ISA with 5 stage pipe-lining including fetch, decode, execute, memory and write-back using verilog. The processor takes care of all the pipe-lining hazards. It supports all the basic instructions",0,IshanyaSethi/Y86-Instruction-Set-Architecture-Processor,486301933,Verilog,Y86-Instruction-Set-Architecture-Processor,2966,0,2022-04-29 15:22:36+00:00,[],None
402,https://github.com/rede97/verilog_homework.git,2022-04-27 17:23:59+00:00,,0,rede97/verilog_homework,486287746,Verilog,verilog_homework,1316,0,2022-09-04 12:23:02+00:00,[],None
403,https://github.com/Scottie-Fischer/CSE100-Verilog.git,2022-04-26 17:45:04+00:00,This is various verilog coding assignment I had done in my junior year of college at UCSC.,0,Scottie-Fischer/CSE100-Verilog,485889870,Verilog,CSE100-Verilog,9693,0,2022-08-09 22:04:21+00:00,[],None
404,https://github.com/SighingSnow/IPCores.git,2022-04-17 02:43:06+00:00,My frequently used ipcores in courses,0,SighingSnow/IPCores,482409903,Verilog,IPCores,29992,0,2022-07-06 03:09:12+00:00,[],None
405,https://github.com/saikiranlade9/leakage_attack_on_aes.git,2022-04-17 19:04:13+00:00,,0,saikiranlade9/leakage_attack_on_aes,482610062,Verilog,leakage_attack_on_aes,863,0,2022-07-29 17:46:59+00:00,[],None
406,https://github.com/Rutuja-Mangle-07/mac.git,2022-05-01 18:31:42+00:00,,0,Rutuja-Mangle-07/mac,487612905,Verilog,mac,47,0,2022-05-01 18:37:49+00:00,[],None
407,https://github.com/ConvolutedDog/CNN-Accelerator.git,2022-04-29 16:25:30+00:00,"🚀CNN accelerator supporting inference and training, under development.",0,ConvolutedDog/CNN-Accelerator,487039227,Verilog,CNN-Accelerator,10,0,2022-05-01 04:46:29+00:00,[],https://api.github.com/licenses/apache-2.0
408,https://github.com/alphasoyboi/DigitalSystems.git,2022-04-29 11:22:13+00:00,,0,alphasoyboi/DigitalSystems,486944824,Verilog,DigitalSystems,7690,0,2022-04-29 11:22:22+00:00,[],https://api.github.com/licenses/cc0-1.0
409,https://github.com/Janmayjay-singh/CNN.git,2022-04-30 22:04:56+00:00,,0,Janmayjay-singh/CNN,487390982,Verilog,CNN,3,0,2022-04-30 22:06:30+00:00,[],None
410,https://github.com/dwightdiesmo/Verilog-Pipelined-MIPS-Processor.git,2022-04-18 19:43:05+00:00,,0,dwightdiesmo/Verilog-Pipelined-MIPS-Processor,482975152,Verilog,Verilog-Pipelined-MIPS-Processor,117,0,2022-04-18 19:48:09+00:00,[],https://api.github.com/licenses/mit
411,https://github.com/dwightdiesmo/Verilog-Function-Approximation.git,2022-04-18 19:39:31+00:00,,0,dwightdiesmo/Verilog-Function-Approximation,482974241,Verilog,Verilog-Function-Approximation,215,0,2022-04-18 19:52:37+00:00,[],https://api.github.com/licenses/mit
412,https://github.com/wove2006/-nysa-sata.git,2022-04-14 02:28:44+00:00,,0,wove2006/-nysa-sata,481440121,Verilog,-nysa-sata,347,0,2022-04-14 02:29:00+00:00,[],https://api.github.com/licenses/mit
413,https://github.com/yoyozaemon/DDCO-Lab-UE20CS256.git,2022-04-16 09:23:12+00:00,A repository containing the source codes for the Digital Design and Computer Organization Laboratory course (UE20CS256) at PES University.,0,yoyozaemon/DDCO-Lab-UE20CS256,482209921,Verilog,DDCO-Lab-UE20CS256,59,0,2022-05-26 14:26:22+00:00,['iverilog'],None
414,https://github.com/AmnaKhdair/Arch2Projects.git,2022-04-15 11:38:56+00:00,,0,AmnaKhdair/Arch2Projects,481939114,Verilog,Arch2Projects,585,0,2022-04-15 11:42:10+00:00,[],None
415,https://github.com/KevlarKanou/Verilog-Homework-6.git,2022-04-15 15:43:00+00:00,,0,KevlarKanou/Verilog-Homework-6,482006041,Verilog,Verilog-Homework-6,30,0,2022-04-16 05:40:21+00:00,[],https://api.github.com/licenses/gpl-3.0
416,https://github.com/clwe/SMC22-FPGA-accelerated-PD.git,2022-04-14 20:57:57+00:00,"source code for the paper ""FPGA-accelerated Real-Time Audio in Pure Data""",0,clwe/SMC22-FPGA-accelerated-PD,481747695,Verilog,SMC22-FPGA-accelerated-PD,1410,0,2022-04-14 21:05:42+00:00,[],None
417,https://github.com/0907yF/-HW3.git,2022-04-15 07:10:23+00:00,,0,0907yF/-HW3,481871108,Verilog,-HW3,2,0,2022-04-15 07:11:03+00:00,[],None
418,https://github.com/Archie-Mishra/Optimizing-Hardware-Accelerator-for-Image-Classification-on-FPGA.git,2022-05-01 18:37:53+00:00,,1,Archie-Mishra/Optimizing-Hardware-Accelerator-for-Image-Classification-on-FPGA,487614167,Verilog,Optimizing-Hardware-Accelerator-for-Image-Classification-on-FPGA,1547,0,2022-05-01 19:29:17+00:00,[],None
419,https://github.com/priyad374/FA.git,2022-05-01 10:36:01+00:00,,0,priyad374/FA,487508823,Verilog,FA,5,0,2022-05-01 10:36:12+00:00,[],None
420,https://github.com/MingShiuanSung/Midterm.git,2022-04-20 01:40:17+00:00,,0,MingShiuanSung/Midterm,483468481,Verilog,Midterm,7965,0,2022-04-20 01:44:22+00:00,[],None
421,https://github.com/Steve-deltora/FPGA-with-FTDI-chip.git,2022-04-20 10:23:03+00:00,Using UMFT601A-B from FTDI to implement data transfer between PC and FPGA.,0,Steve-deltora/FPGA-with-FTDI-chip,483607047,Verilog,FPGA-with-FTDI-chip,5,0,2022-04-20 10:46:16+00:00,[],None
422,https://github.com/SafaKucukkomurler/matrix_multiply_hls.git,2022-04-20 13:08:16+00:00,,0,SafaKucukkomurler/matrix_multiply_hls,483658973,Verilog,matrix_multiply_hls,422,0,2022-04-20 13:45:12+00:00,[],https://api.github.com/licenses/gpl-3.0
423,https://github.com/hnkfyzh/Ultrasonic-suspension.git,2022-04-14 08:02:06+00:00,,0,hnkfyzh/Ultrasonic-suspension,481518268,Verilog,Ultrasonic-suspension,96376,0,2022-05-19 13:38:25+00:00,[],None
424,https://github.com/weihsinyeh/Computer-Organization.git,2022-04-26 00:41:06+00:00,ComputerOrganization,0,weihsinyeh/Computer-Organization,485581544,Verilog,Computer-Organization,6474,0,2023-02-09 05:10:11+00:00,[],None
425,https://github.com/Sreeh10/Y86-64-Processor.git,2022-04-27 18:21:07+00:00,,0,Sreeh10/Y86-64-Processor,486305573,Verilog,Y86-64-Processor,1467,0,2022-04-28 16:34:31+00:00,[],None
426,https://github.com/pallavkoppisetti/Y86-Processor.git,2022-04-27 18:21:07+00:00,,0,pallavkoppisetti/Y86-Processor,486305575,Verilog,Y86-Processor,5166,0,2022-04-27 18:25:32+00:00,[],None
427,https://github.com/richbai90/ECE3700.git,2022-04-21 21:55:49+00:00,,0,richbai90/ECE3700,484216018,Verilog,ECE3700,8068,0,2022-04-21 21:56:19+00:00,[],None
428,https://github.com/uf123/s1410932015.git,2022-04-28 16:56:18+00:00,,0,uf123/s1410932015,486678440,Verilog,s1410932015,7,0,2022-04-28 16:56:48+00:00,[],None
429,https://github.com/egosick196/I2CmasterCoreTest_rtl.git,2022-04-29 07:18:34+00:00,,0,egosick196/I2CmasterCoreTest_rtl,486875384,Verilog,I2CmasterCoreTest_rtl,844,0,2022-04-29 07:18:41+00:00,[],None
430,https://github.com/Halil-T/16-bit-SingleCycle-CPU.git,2022-04-25 17:24:03+00:00,ECE-251 comparch final project,0,Halil-T/16-bit-SingleCycle-CPU,485467282,Verilog,16-bit-SingleCycle-CPU,2769,0,2022-04-28 20:34:29+00:00,[],https://api.github.com/licenses/mit
431,https://github.com/DorAgababa/Matrix-and-filter.git,2022-04-23 17:58:27+00:00,full description at readme file,0,DorAgababa/Matrix-and-filter,484819883,Verilog,Matrix-and-filter,5,0,2022-05-07 13:17:31+00:00,[],None
432,https://github.com/johnpl-io/16-bit-cpu.git,2022-04-19 20:15:09+00:00,,0,johnpl-io/16-bit-cpu,483395921,Verilog,16-bit-cpu,4164,0,2023-05-19 23:09:18+00:00,[],None
433,https://github.com/teogi/Computer-Organization-Lab.git,2022-04-24 08:33:10+00:00,,0,teogi/Computer-Organization-Lab,484970341,Verilog,Computer-Organization-Lab,7942,0,2022-04-24 08:40:55+00:00,[],None
434,https://github.com/berito/verilog_tutorial.git,2022-04-24 09:27:57+00:00,,0,berito/verilog_tutorial,484982739,Verilog,verilog_tutorial,6,0,2022-04-24 09:35:26+00:00,[],None
435,https://github.com/marasc36/lab8_comparch.git,2022-04-20 04:25:31+00:00,,0,marasc36/lab8_comparch,483505460,Verilog,lab8_comparch,15,0,2022-04-20 04:30:31+00:00,[],None
436,https://github.com/puneeth714/verilog-codes.git,2022-04-22 10:06:01+00:00,,0,puneeth714/verilog-codes,484385365,Verilog,verilog-codes,7750,0,2022-04-22 10:08:49+00:00,[],None
437,https://github.com/Casparyyds/practice.git,2022-04-21 12:47:00+00:00,,0,Casparyyds/practice,484048547,Verilog,practice,4,0,2022-04-21 12:50:18+00:00,[],None
438,https://github.com/el17ak/fpgasoc_fetal_ecg.git,2022-04-19 17:45:37+00:00,FPGA portion of SoC Fetal ECG system,0,el17ak/fpgasoc_fetal_ecg,483350155,Verilog,fpgasoc_fetal_ecg,5132,0,2022-05-10 22:19:25+00:00,[],None
439,https://github.com/vento277/Introduction-to-Microcomputers.git,2022-04-27 17:08:54+00:00,,0,vento277/Introduction-to-Microcomputers,486283085,Verilog,Introduction-to-Microcomputers,25383,0,2023-02-15 21:45:10+00:00,[],None
440,https://github.com/CyanW0202/verilogToolBox22.git,2022-04-29 00:15:27+00:00,verilog tool box,0,CyanW0202/verilogToolBox22,486785961,Verilog,verilogToolBox22,128,0,2022-04-29 00:18:49+00:00,[],None
441,https://github.com/DucNghia1808/clock_with_alarm_verilog_code.git,2022-04-29 01:38:09+00:00,,0,DucNghia1808/clock_with_alarm_verilog_code,486801593,Verilog,clock_with_alarm_verilog_code,26,0,2022-04-29 01:51:41+00:00,[],None
442,https://github.com/omlad93/bitcoin.git,2022-04-29 07:26:02+00:00,,0,omlad93/bitcoin,486877454,Verilog,bitcoin,11996,0,2022-04-29 07:29:26+00:00,[],None
443,https://github.com/Wedjat98/FPGA-VerilogLearning.git,2022-04-27 15:00:10+00:00,,0,Wedjat98/FPGA-VerilogLearning,486238712,Verilog,FPGA-VerilogLearning,264,0,2022-04-27 15:00:21+00:00,[],None
444,https://github.com/imoghul/ece-310.git,2022-04-28 18:58:27+00:00,,0,imoghul/ece-310,486715003,Verilog,ece-310,2354,0,2022-04-30 23:06:40+00:00,[],None
445,https://github.com/crlarsen/fp_mul-Rounding.git,2022-04-27 05:31:12+00:00,Multiplication module for all IEEE 754 binary formats with rounding and exceptions.,0,crlarsen/fp_mul-Rounding,486058303,Verilog,fp_mul-Rounding,1951,0,2022-04-27 05:32:41+00:00,[],None
446,https://github.com/nair-arjun/adler32.git,2022-05-01 04:16:25+00:00,,0,nair-arjun/adler32,487442978,Verilog,adler32,7,0,2022-05-01 04:17:48+00:00,[],None
447,https://github.com/Hemant2001-hsy/Dual_Port_SRAM--COURSE-PROJECT.git,2022-04-22 12:34:29+00:00,Dual Port SRAM verilog code with testbench,0,Hemant2001-hsy/Dual_Port_SRAM--COURSE-PROJECT,484427260,Verilog,Dual_Port_SRAM--COURSE-PROJECT,225,0,2022-04-22 12:35:05+00:00,[],None
448,https://github.com/Sean1410932011/hw3.git,2022-04-22 01:57:26+00:00,,0,Sean1410932011/hw3,484262807,Verilog,hw3,5,0,2022-04-22 05:38:23+00:00,[],None
449,https://github.com/engeeinfo/sanke-game-for-fpga.git,2022-04-22 15:28:27+00:00,,0,engeeinfo/sanke-game-for-fpga,484483052,Verilog,sanke-game-for-fpga,29,0,2022-04-22 15:30:56+00:00,[],None
450,https://github.com/VigneshKPoojari/Course-project.git,2022-04-22 13:25:09+00:00,,0,VigneshKPoojari/Course-project,484442916,Verilog,Course-project,5675,0,2022-04-22 13:28:22+00:00,[],None
451,https://github.com/timleecy/basic_cpu.git,2022-04-16 03:28:07+00:00,,0,timleecy/basic_cpu,482145021,Verilog,basic_cpu,36,0,2022-06-13 10:17:10+00:00,[],None
452,https://github.com/PandoraMC/2022-AS020.git,2022-04-15 02:40:58+00:00,InnovateFPGA contest base code for the project,0,PandoraMC/2022-AS020,481814590,Verilog,2022-AS020,19260,0,2022-04-18 08:32:30+00:00,[],None
453,https://github.com/edward88421/Hierarchical-Design-of-3-8-decoder.git,2022-04-17 15:23:04+00:00,,0,edward88421/Hierarchical-Design-of-3-8-decoder,482559552,,Hierarchical-Design-of-3-8-decoder,8,0,2023-07-13 13:43:18+00:00,[],None
454,https://github.com/zyx45889/MIPS-in-ise.git,2022-04-18 07:17:39+00:00,course task of Computer Organization in Zhejiang University by Prof. Xiaohong Jiang,0,zyx45889/MIPS-in-ise,482752374,Verilog,MIPS-in-ise,233668,0,2022-04-18 07:39:56+00:00,[],None
455,https://github.com/ngc7331/UCAS-COD-2022.git,2022-04-18 04:19:38+00:00,Computer Organization and Design 2022 Spring@UCAS,0,ngc7331/UCAS-COD-2022,482712072,Verilog,UCAS-COD-2022,9284,0,2022-11-22 06:28:24+00:00,[],None
456,https://github.com/GoHJ7/MultiCycleCPU.git,2022-04-18 01:45:01+00:00,,0,GoHJ7/MultiCycleCPU,482680004,Verilog,MultiCycleCPU,16,0,2022-04-18 01:48:43+00:00,[],None
457,https://github.com/andreeanica16/16-bit-Verilog-Processor.git,2022-04-18 08:57:22+00:00,,0,andreeanica16/16-bit-Verilog-Processor,482780006,Verilog,16-bit-Verilog-Processor,108,0,2022-04-18 08:59:16+00:00,[],None
458,https://github.com/Pecosaurus/Computer-Architecture-Final-Project.git,2022-04-21 15:17:48+00:00,This is the Verilog Code File for the Datapath for Lab 8,0,Pecosaurus/Computer-Architecture-Final-Project,484102079,Verilog,Computer-Architecture-Final-Project,33,0,2022-05-09 20:52:24+00:00,[],None
459,https://github.com/tomjlw/DFT_Chipyard.git,2022-04-23 14:09:17+00:00,Explore DFT Techniques fo Chipyard Project,0,tomjlw/DFT_Chipyard,484765019,Verilog,DFT_Chipyard,41,0,2022-04-23 14:12:02+00:00,[],https://api.github.com/licenses/mit
460,https://github.com/dwightdiesmo/Verilog-Time-Multiplexed-FIR-Filter.git,2022-04-18 19:40:34+00:00,,0,dwightdiesmo/Verilog-Time-Multiplexed-FIR-Filter,482974522,Verilog,Verilog-Time-Multiplexed-FIR-Filter,91,0,2022-04-18 19:50:38+00:00,[],https://api.github.com/licenses/mit
461,https://github.com/QuaATran/comp_arch_lab_5.git,2022-04-15 00:00:57+00:00,,0,QuaATran/comp_arch_lab_5,481783246,Verilog,comp_arch_lab_5,3,0,2022-04-15 00:14:31+00:00,[],None
462,https://github.com/FatalMemoryError/RV32I_Decoder.git,2022-04-19 10:38:12+00:00,,0,FatalMemoryError/RV32I_Decoder,483202188,Verilog,RV32I_Decoder,120,0,2022-04-19 10:44:35+00:00,[],None
463,https://github.com/ALI11-2000/RV_core.git,2022-04-18 17:13:21+00:00,,0,ALI11-2000/RV_core,482930751,Verilog,RV_core,150,0,2022-04-19 14:25:02+00:00,[],None
464,https://github.com/silvaronald/microwave.git,2022-04-21 14:02:50+00:00,A microwave timer made with Verilog.,0,silvaronald/microwave,484074806,Verilog,microwave,247,0,2022-07-17 10:44:06+00:00,[],None
465,https://github.com/TapiwaFaith/sim.git,2022-04-22 14:10:06+00:00,,0,TapiwaFaith/sim,484457645,Verilog,sim,1,0,2022-04-22 14:10:32+00:00,[],None
466,https://github.com/vinayakkp2000/Digital-Lock-4-bit-Password-ADLD-Course-Project.git,2022-04-22 12:58:27+00:00,,0,vinayakkp2000/Digital-Lock-4-bit-Password-ADLD-Course-Project,484434304,Verilog,Digital-Lock-4-bit-Password-ADLD-Course-Project,203,0,2022-04-22 13:00:15+00:00,[],None
467,https://github.com/THKIM-CAS/rosetta_tetc_cs.git,2022-04-22 01:51:28+00:00,,0,THKIM-CAS/rosetta_tetc_cs,484261560,Verilog,rosetta_tetc_cs,283,0,2023-03-08 01:09:23+00:00,[],None
468,https://github.com/Gaveroid/ECE09243-Lab7.git,2022-04-14 17:34:48+00:00,"Lab 7 for ECE09243, a program counter and instruction decoder. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab7,481693528,Verilog,ECE09243-Lab7,3,0,2022-04-14 17:35:35+00:00,[],None
469,https://github.com/boehmerst/microsimd.git,2022-04-15 16:56:02+00:00,A RISC Softcore compatible with a well known Xilinx CPU,0,boehmerst/microsimd,482026183,Verilog,microsimd,5299,0,2022-07-29 10:41:52+00:00,[],None
470,https://github.com/Emanuelvtsg/CounterProject.git,2022-04-25 02:11:12+00:00,,0,Emanuelvtsg/CounterProject,485193749,Verilog,CounterProject,33,0,2022-09-23 21:56:47+00:00,[],None
471,https://github.com/erik-lance/CSARCH1-HDL.git,2022-04-25 14:15:14+00:00,,0,erik-lance/CSARCH1-HDL,485400141,Verilog,CSARCH1-HDL,37,0,2022-05-05 16:45:43+00:00,[],None
472,https://github.com/charan8095181918/CAR-PARKING-VERILOG-CODE.git,2022-04-25 04:57:54+00:00,,0,charan8095181918/CAR-PARKING-VERILOG-CODE,485228337,Verilog,CAR-PARKING-VERILOG-CODE,146,0,2022-04-25 04:58:37+00:00,[],None
473,https://github.com/tvas20/microondas_SD.git,2022-04-24 22:23:39+00:00,,0,tvas20/microondas_SD,485154123,Verilog,microondas_SD,195,0,2022-05-09 21:38:02+00:00,[],None
474,https://github.com/Khoabk/Bound_flasher.git,2022-04-27 01:31:21+00:00,,0,Khoabk/Bound_flasher,486004843,Verilog,Bound_flasher,9258,0,2022-04-29 03:49:41+00:00,[],None
475,https://github.com/zzmnick/Multiplayer-Card-Game-Kingdoms-Battle.git,2022-04-28 09:51:27+00:00,,0,zzmnick/Multiplayer-Card-Game-Kingdoms-Battle,486536191,Verilog,Multiplayer-Card-Game-Kingdoms-Battle,48547,0,2022-04-28 10:08:03+00:00,[],None
476,https://github.com/chiro2001/comp-organ-lab.git,2022-04-14 06:23:37+00:00,计算机组成原理实验,0,chiro2001/comp-organ-lab,481490387,Verilog,comp-organ-lab,130340,0,2022-04-28 14:20:45+00:00,[],https://api.github.com/licenses/gpl-3.0
477,https://github.com/monber/MIPS-CPU.git,2022-04-14 05:17:18+00:00,,0,monber/MIPS-CPU,481475219,Verilog,MIPS-CPU,3145,0,2022-04-24 06:21:15+00:00,[],None
478,https://github.com/wleklinskimateusz/digital.git,2022-04-29 12:45:23+00:00,,0,wleklinskimateusz/digital,486969010,Verilog,digital,29,0,2022-04-29 12:46:11+00:00,[],None
479,https://github.com/mattstock/Bexkat_MiSTer.git,2022-04-15 13:30:31+00:00,,0,mattstock/Bexkat_MiSTer,481967872,Verilog,Bexkat_MiSTer,335,0,2022-04-15 13:31:41+00:00,[],https://api.github.com/licenses/gpl-2.0
480,https://github.com/TangChiaHui/Homework3.git,2022-04-16 11:34:23+00:00,,0,TangChiaHui/Homework3,482236852,Verilog,Homework3,3,0,2022-04-16 13:46:08+00:00,[],None
481,https://github.com/echinoislas271/ece527l-lab10.git,2022-04-23 16:39:06+00:00,,0,echinoislas271/ece527l-lab10,484801707,Verilog,ece527l-lab10,571,0,2022-05-07 01:46:59+00:00,[],None
482,https://github.com/SoC-Waitinglee/uart_ver_6.0.git,2022-04-24 05:06:56+00:00,,0,SoC-Waitinglee/uart_ver_6.0,484930166,Verilog,uart_ver_6.0,7,0,2022-04-24 05:10:14+00:00,[],None
483,https://github.com/SoC-Waitinglee/RandomNumberGenerator.git,2022-04-24 05:55:06+00:00,,0,SoC-Waitinglee/RandomNumberGenerator,484938428,Verilog,RandomNumberGenerator,16,0,2022-04-24 05:55:44+00:00,[],None
484,https://github.com/Gaveroid/ECE09243-Lab8.git,2022-04-29 01:43:12+00:00,"Lab 8 for ECE09243, a RISC-V datapath. Written by Gavin Trutzenbach, Jesselyn Ablett, Manas Gupta.",0,Gaveroid/ECE09243-Lab8,486802648,Verilog,ECE09243-Lab8,8,0,2022-04-29 01:44:18+00:00,[],None
485,https://github.com/gavinritt3r/FinalProject.git,2022-04-28 16:06:34+00:00,,0,gavinritt3r/FinalProject,486662893,Verilog,FinalProject,242,0,2022-04-29 01:45:00+00:00,[],None
486,https://github.com/steve-aurifexlabs/mpw6.git,2022-04-21 10:24:53+00:00,"Tapeout on June 8, 2022",0,steve-aurifexlabs/mpw6,484005552,Verilog,mpw6,27,0,2022-04-21 10:27:33+00:00,[],https://api.github.com/licenses/apache-2.0
487,https://github.com/grifatron/Lab9CA.git,2022-04-21 14:14:52+00:00,,0,grifatron/Lab9CA,484079043,Verilog,Lab9CA,38,0,2022-04-21 15:57:14+00:00,[],None
488,https://github.com/alihusain01/final-project-ece385.git,2022-04-14 00:24:44+00:00,,0,alihusain01/final-project-ece385,481414164,Verilog,final-project-ece385,217271,0,2022-04-14 00:52:32+00:00,[],None
489,https://github.com/wove2006/-x393_sata.git,2022-04-14 02:25:36+00:00,,0,wove2006/-x393_sata,481439448,Verilog,-x393_sata,2160,0,2022-04-14 02:26:18+00:00,[],https://api.github.com/licenses/gpl-3.0
490,https://github.com/clash9529/1D_Game.git,2022-04-15 09:33:29+00:00,,1,clash9529/1D_Game,481908390,Verilog,1D_Game,775,0,2022-04-15 13:19:45+00:00,[],None
491,https://github.com/vyvanvo/MAC-array.git,2022-04-15 05:18:26+00:00,,0,vyvanvo/MAC-array,481845446,Verilog,MAC-array,25572,0,2022-04-22 04:22:25+00:00,[],None
492,https://github.com/freud96/HW3.git,2022-04-20 01:30:49+00:00,,0,freud96/HW3,483466228,Verilog,HW3,4165,0,2022-04-20 01:37:57+00:00,[],None
493,https://github.com/Devansh0210/MIPS_Processor.git,2022-04-18 05:02:34+00:00,,0,Devansh0210/MIPS_Processor,482720319,Verilog,MIPS_Processor,67,0,2022-07-04 17:34:10+00:00,[],https://api.github.com/licenses/mit
494,https://github.com/Zmz03/count_zero.git,2022-04-23 03:30:03+00:00,count leading zeros,0,Zmz03/count_zero,484635731,Verilog,count_zero,1,0,2022-04-23 07:20:59+00:00,[],None
495,https://github.com/h20210162/Verilog.git,2022-04-24 10:17:47+00:00,,0,h20210162/Verilog,484993147,Verilog,Verilog,10096,0,2022-04-24 10:20:52+00:00,[],None
496,https://github.com/nghiaqh1997/tank_ver_1.git,2022-04-25 16:35:42+00:00,,0,nghiaqh1997/tank_ver_1,485451160,Verilog,tank_ver_1,7871,0,2022-04-25 16:38:41+00:00,[],None
497,https://github.com/kaixchen/ECE251-Project.git,2022-04-24 20:12:10+00:00,8-bit CPU for ECE251,1,kaixchen/ECE251-Project,485129576,Verilog,ECE251-Project,2333,0,2022-05-07 04:47:37+00:00,[],https://api.github.com/licenses/mit
498,https://github.com/AmanPrakash09/Reduced-Instruction-Set-Computer.git,2022-04-27 02:13:54+00:00,,0,AmanPrakash09/Reduced-Instruction-Set-Computer,486014466,Verilog,Reduced-Instruction-Set-Computer,36,0,2022-04-27 02:19:01+00:00,[],None
499,https://github.com/Chenyungchin/CIM-processor.git,2022-04-29 07:57:51+00:00,system level design of CIM processor using verilog,0,Chenyungchin/CIM-processor,486886320,Verilog,CIM-processor,216,0,2022-04-29 08:00:06+00:00,[],None
500,https://github.com/TheRadDani/labo2_test.git,2022-04-28 15:30:37+00:00,,0,TheRadDani/labo2_test,486650685,Verilog,labo2_test,221,0,2022-04-28 15:30:43+00:00,[],None
501,https://github.com/guptayush2112/Pipe3_Adder37.git,2022-04-29 16:14:59+00:00,,0,guptayush2112/Pipe3_Adder37,487036081,Verilog,Pipe3_Adder37,805,0,2022-04-29 19:55:32+00:00,[],None
502,https://github.com/Laleet-KunaiCoder/Verilog_Project.git,2022-05-01 16:17:31+00:00,,0,Laleet-KunaiCoder/Verilog_Project,487583475,Verilog,Verilog_Project,3,0,2022-05-01 16:18:22+00:00,[],None
503,https://github.com/MGGR8/Y86-processor.git,2022-04-27 18:54:42+00:00,,0,MGGR8/Y86-processor,486315559,Verilog,Y86-processor,2244,0,2022-04-27 19:26:04+00:00,[],None
504,https://github.com/brandonlo11/M16-Verilog-Project.git,2022-04-27 23:56:10+00:00,EE M16/CS M51 - DesignProject,0,brandonlo11/M16-Verilog-Project,486386699,Verilog,M16-Verilog-Project,34,0,2023-03-03 23:43:07+00:00,[],None
505,https://github.com/irajrajat/AMBA-APB-Codes.git,2022-04-25 14:52:11+00:00,APB protocol is being used to develop a dual port RAM (64 X 8) having one input data line and one output data line. This RAM would be act as APB slave which would be driven by a master present in the APB bridge. ,1,irajrajat/AMBA-APB-Codes,485414491,Verilog,AMBA-APB-Codes,1355,0,2022-10-20 12:12:57+00:00,[],None
506,https://github.com/Chi-Hsin-Wu/32-bit-ALU.git,2022-04-28 17:35:51+00:00,,0,Chi-Hsin-Wu/32-bit-ALU,486690653,Verilog,32-bit-ALU,4,0,2022-04-28 17:40:53+00:00,[],None
507,https://github.com/thedrippster/Lab9-ControlUnit.git,2022-04-28 23:41:45+00:00,,0,thedrippster/Lab9-ControlUnit,486779754,Verilog,Lab9-ControlUnit,2,0,2022-04-28 23:42:44+00:00,[],None
508,https://github.com/GK3077/Single-Port-RAM.git,2022-05-01 07:45:33+00:00,,0,GK3077/Single-Port-RAM,487476344,Verilog,Single-Port-RAM,3,0,2022-05-01 07:46:41+00:00,[],None
509,https://github.com/ey39/GBTG.git,2022-04-30 16:16:28+00:00,,0,ey39/GBTG,487323721,Verilog,GBTG,41,0,2022-04-30 16:22:08+00:00,[],None
510,https://github.com/21madanputlekar/Course_Project.git,2022-04-22 13:20:26+00:00,,0,21madanputlekar/Course_Project,484441441,Verilog,Course_Project,353,0,2022-04-22 13:21:14+00:00,[],None
511,https://github.com/01FE20BEC414/COURSEPROJECT.git,2022-04-22 14:01:27+00:00,,0,01FE20BEC414/COURSEPROJECT,484454720,Verilog,COURSEPROJECT,40,0,2022-04-22 14:01:52+00:00,[],None
512,https://github.com/ychen0223/proj9-sw.git,2022-04-19 06:41:32+00:00,,0,ychen0223/proj9-sw,483127077,Verilog,proj9-sw,933,0,2022-04-19 06:42:14+00:00,[],None
513,https://github.com/Indir99/FPGA-based-Robotic-arm-Verilog.git,2022-04-26 07:48:58+00:00,FPGA based Robotic arm using Cyclone II (Verilog HDL),0,Indir99/FPGA-based-Robotic-arm-Verilog,485685550,Verilog,FPGA-based-Robotic-arm-Verilog,106,0,2022-04-26 07:51:28+00:00,[],None
514,https://github.com/kylemarino22/EE354-FinalProject.git,2022-04-28 07:05:09+00:00,,0,kylemarino22/EE354-FinalProject,486483457,Verilog,EE354-FinalProject,18,0,2022-04-28 07:10:48+00:00,[],None
515,https://github.com/you-li-nu/kairos.git,2022-04-29 19:42:35+00:00,,0,you-li-nu/kairos,487091677,Verilog,kairos,46283,0,2022-04-29 19:47:14+00:00,[],None
516,https://github.com/dwightdiesmo/Verilog-Multicycle-MIPS-Processor.git,2022-04-18 19:42:15+00:00,,0,dwightdiesmo/Verilog-Multicycle-MIPS-Processor,482974936,Verilog,Verilog-Multicycle-MIPS-Processor,103,0,2022-04-18 19:49:02+00:00,[],https://api.github.com/licenses/mit
517,https://github.com/intervalrain/Verilog.git,2022-04-21 16:52:30+00:00,Verilog learning projects,0,intervalrain/Verilog,484133584,Verilog,Verilog,32,0,2022-04-21 16:53:40+00:00,[],None
518,https://github.com/nivethasaravanan1995/UART.git,2022-04-21 06:22:45+00:00,"For educational purpose only, no comercial",0,nivethasaravanan1995/UART,483931188,Verilog,UART,40,0,2022-04-21 06:25:44+00:00,[],None
519,https://github.com/ashrakatkh/user_project.git,2022-04-22 22:02:03+00:00,,0,ashrakatkh/user_project,484583245,Verilog,user_project,4340,0,2022-04-22 22:02:15+00:00,[],https://api.github.com/licenses/apache-2.0
520,https://github.com/DouglasWWolf/printer.git,2022-04-22 23:05:27+00:00,Object for printing strings to the UART,0,DouglasWWolf/printer,484594525,Verilog,printer,8219,0,2022-04-27 02:13:45+00:00,[],None
521,https://github.com/tsattolo/SEACCOW.git,2022-04-26 03:32:30+00:00,Code repository for the SEACCOW Covert Channel Detection system,0,tsattolo/SEACCOW,485620940,Verilog,SEACCOW,32488,0,2022-04-26 04:07:44+00:00,[],None
522,https://github.com/charan8095181918/5-stage-Pipeline.git,2022-04-25 13:22:18+00:00,,0,charan8095181918/5-stage-Pipeline,485380816,Verilog,5-stage-Pipeline,142,0,2022-04-25 13:23:15+00:00,[],None
523,https://github.com/mam547/Brent-Kung-Adder.git,2022-04-25 18:03:51+00:00,Logarithmic adder by Brent-Kung programming in Verilog. See https://en.wikipedia.org/wiki/Brent%E2%80%93Kung_adder,0,mam547/Brent-Kung-Adder,485480575,Verilog,Brent-Kung-Adder,8,0,2022-04-25 18:04:39+00:00,[],None
524,https://github.com/antonblaise/CAD-assignment-batch02.git,2022-04-18 13:01:52+00:00,CAD assignment - Batch 2,0,antonblaise/CAD-assignment-batch02,482848318,Verilog,CAD-assignment-batch02,87,0,2022-04-21 12:41:47+00:00,['verilog-hdl'],https://api.github.com/licenses/mit
525,https://github.com/binoy01/4X8-sram_crossbar.git,2022-04-18 09:20:12+00:00,sram cross bar for ANN,0,binoy01/4X8-sram_crossbar,482786601,Verilog,4X8-sram_crossbar,36,0,2022-05-20 07:30:10+00:00,[],None
526,https://github.com/QuLab-IT/FPGAcode.git,2022-04-18 14:59:56+00:00,,0,QuLab-IT/FPGAcode,482887866,Verilog,FPGAcode,4,0,2022-04-18 15:36:59+00:00,[],None
527,https://github.com/AtomicRulesLLC/pub-timeslave.git,2022-04-14 13:54:13+00:00,,0,AtomicRulesLLC/pub-timeslave,481623724,Verilog,pub-timeslave,1060,0,2022-04-14 15:33:13+00:00,[],https://api.github.com/licenses/bsd-3-clause
528,https://github.com/HNhung2580/Adventure-game.git,2022-04-27 03:16:10+00:00,,0,HNhung2580/Adventure-game,486028907,Verilog,Adventure-game,2947,0,2022-07-14 04:34:26+00:00,[],None
529,https://github.com/freud96/Midterm.git,2022-04-26 16:24:53+00:00,,0,freud96/Midterm,485863811,Verilog,Midterm,20946,0,2022-04-26 17:07:20+00:00,[],None
530,https://github.com/Fateme-Aghababaei/CPU_Design.git,2022-04-28 14:22:48+00:00,,0,Fateme-Aghababaei/CPU_Design,486626108,Verilog,CPU_Design,984,0,2023-02-12 21:04:07+00:00,[],None
531,https://github.com/misencan/ALU-Design.git,2022-04-29 04:21:23+00:00,,0,misencan/ALU-Design,486835513,Verilog,ALU-Design,5,0,2022-04-29 04:21:58+00:00,[],None
532,https://github.com/zigzagson/demo_ax516.git,2022-04-19 04:35:34+00:00,demo,0,zigzagson/demo_ax516,483095861,Verilog,demo_ax516,82455,0,2023-01-05 11:13:37+00:00,[],None
533,https://github.com/spandan321/Car-Parking-System_using_verilog.git,2022-04-19 15:14:27+00:00,This type of system can be used for higher security purpose of the vehicle. Only the user with the password  will able to  pass the car through the system. ,0,spandan321/Car-Parking-System_using_verilog,483298625,Verilog,Car-Parking-System_using_verilog,394,0,2022-04-19 15:20:36+00:00,[],None
534,https://github.com/SaiVardhan3/Course-Project.git,2022-04-23 08:49:13+00:00,,0,SaiVardhan3/Course-Project,484694544,Verilog,Course-Project,5674,0,2022-04-23 08:50:28+00:00,[],None
535,https://github.com/sh1319/Mars-Rover-Project.git,2022-04-20 18:50:44+00:00,"Group project to create a mars rover, designed to roam around ""mars"" and detect objects on it's own",0,sh1319/Mars-Rover-Project,483776248,Verilog,Mars-Rover-Project,48643,0,2022-04-20 18:55:51+00:00,[],https://api.github.com/licenses/mit
536,https://github.com/saie100/MIPS32_CPU.git,2022-04-21 06:00:20+00:00,,1,saie100/MIPS32_CPU,483925408,Verilog,MIPS32_CPU,1439,0,2022-04-21 06:11:51+00:00,[],None
537,https://github.com/charan8095181918/Pipeline_assignment2.git,2022-04-25 04:54:25+00:00,,0,charan8095181918/Pipeline_assignment2,485227578,Verilog,Pipeline_assignment2,145,0,2022-04-25 04:55:10+00:00,[],None
538,https://github.com/ptdanciu/ECCS627W22Group3.git,2022-04-24 16:54:21+00:00,,0,ptdanciu/ECCS627W22Group3,485085993,Verilog,ECCS627W22Group3,58170,0,2022-04-25 23:13:57+00:00,[],https://api.github.com/licenses/apache-2.0
539,https://github.com/kripanshukumar/Verilog-Syntax-Instantiation.git,2022-05-01 10:58:54+00:00,,0,kripanshukumar/Verilog-Syntax-Instantiation,487513214,Verilog,Verilog-Syntax-Instantiation,3703,0,2022-05-01 11:27:52+00:00,[],None
540,https://github.com/IshaanKulkarni/CO_Lab_12.git,2022-04-30 17:39:25+00:00,,0,IshaanKulkarni/CO_Lab_12,487342354,Verilog,CO_Lab_12,12,0,2022-04-30 17:41:28+00:00,[],None
541,https://github.com/qinseshieryvlou/Handshake.git,2022-05-01 15:56:34+00:00,,0,qinseshieryvlou/Handshake,487578908,Verilog,Handshake,193,0,2022-05-01 16:19:50+00:00,[],None
542,https://github.com/andreschreiber/ECE462-FinalProject.git,2022-04-21 05:35:16+00:00,L1 cache implementation for MIPS processor.,0,andreschreiber/ECE462-FinalProject,483919670,Verilog,ECE462-FinalProject,16688,0,2022-04-21 05:35:39+00:00,[],None
543,https://github.com/Osalbam/dig2.git,2022-04-20 12:26:34+00:00,,0,Osalbam/dig2,483644726,Verilog,dig2,5,0,2022-04-20 12:26:46+00:00,[],None
544,https://github.com/sazimi13/snake.git,2022-04-30 05:06:37+00:00,,0,sazimi13/snake,487186995,Verilog,snake,1971,0,2022-05-08 06:49:32+00:00,[],None
545,https://github.com/alan9137/HW3.git,2022-04-25 05:57:49+00:00,,0,alan9137/HW3,485241325,Verilog,HW3,1,0,2022-04-25 06:00:43+00:00,[],None
546,https://github.com/RobertCrist/ECE-371-Lab-3.git,2022-04-19 00:28:56+00:00,,0,RobertCrist/ECE-371-Lab-3,483040552,Verilog,ECE-371-Lab-3,11355,0,2022-04-19 01:13:23+00:00,[],None
547,https://github.com/Diegoapp55/Lab2-Digital-II.git,2022-04-17 14:21:22+00:00,,1,Diegoapp55/Lab2-Digital-II,482543642,Verilog,Lab2-Digital-II,83821,0,2022-04-20 03:17:43+00:00,[],None
548,https://github.com/jennycs0830/Computer-Organization.git,2022-04-20 02:38:20+00:00,,1,jennycs0830/Computer-Organization,483481881,Verilog,Computer-Organization,3772,0,2022-04-20 02:44:52+00:00,[],None
549,https://github.com/dassaniGeet/Y86-64_Processor.git,2022-04-27 13:34:43+00:00,,0,dassaniGeet/Y86-64_Processor,486206246,Verilog,Y86-64_Processor,2216,0,2022-04-27 13:42:36+00:00,[],https://api.github.com/licenses/mit
550,https://github.com/buntyhim/Vaman_m4_LCD.git,2022-04-28 12:07:30+00:00,Interfacing 16x2 LCD Display,0,buntyhim/Vaman_m4_LCD,486578160,Verilog,Vaman_m4_LCD,2556,0,2022-06-23 16:15:17+00:00,[],None
551,https://github.com/Mayank-Parasar/verilog-course-code.git,2022-04-15 05:41:45+00:00,,0,Mayank-Parasar/verilog-course-code,481850155,Verilog,verilog-course-code,33119,0,2022-04-15 13:41:22+00:00,[],None
552,https://github.com/bovi/fpga.git,2022-04-14 10:40:58+00:00,,0,bovi/fpga,481565549,Verilog,fpga,554,0,2022-05-03 15:51:05+00:00,[],None
553,https://github.com/Zach-Bravo/Lab8_Submission_CompArch.git,2022-04-24 00:39:22+00:00,,0,Zach-Bravo/Lab8_Submission_CompArch,484888323,Verilog,Lab8_Submission_CompArch,9,0,2022-04-24 00:49:51+00:00,[],None
554,https://github.com/DorAgababa/DorAgababa.git,2022-04-23 07:05:40+00:00,Config files for my GitHub profile.,0,DorAgababa/DorAgababa,484673653,Verilog,DorAgababa,4,0,2022-04-29 11:10:46+00:00,"['config', 'github-config']",None
555,https://github.com/kartikrenake/adld-course-project.git,2022-04-22 13:37:35+00:00,Course project(team 9),0,kartikrenake/adld-course-project,484446815,Verilog,adld-course-project,83,0,2022-04-22 13:41:37+00:00,[],None
556,https://github.com/JosephBarchanowicz/Verilog-project-files.git,2022-04-27 05:22:06+00:00,Project Files Using Verilog,0,JosephBarchanowicz/Verilog-project-files,486056232,Verilog,Verilog-project-files,5,0,2022-04-27 05:41:31+00:00,[],None
557,https://github.com/frankling2020/Some-Projects-Labs.git,2022-05-01 07:57:51+00:00,,0,frankling2020/Some-Projects-Labs,487478597,Verilog,Some-Projects-Labs,808,0,2022-05-03 03:12:55+00:00,[],https://api.github.com/licenses/mit
