Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 01 00:34:27 2019
| Host         : LAPTOP-J60FD7ST running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_dataflow_control_sets_placed.rpt
| Design       : sccomp_dataflow
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   106 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             231 |          113 |
| No           | No                    | Yes                    |              92 |           33 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            2154 |          782 |
| Yes          | Yes                   | No                     |              30 |           11 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |               Enable Signal              |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+
|  clk_out_BUFG                       |                                          |                                    |                2 |              2 |
| ~clk_out_BUFG                       |                                          | reset_IBUF                         |                2 |              2 |
|  seg7/seg7_clk                      |                                          | reset_IBUF                         |                1 |              3 |
|  sccpu/cpu_mux6/c_reg[4]_i_2__0_n_7 |                                          |                                    |                2 |              5 |
| ~clk_out_BUFG                       | sccpu/cpu_div/count[4]_i_1__0_n_7        | reset_IBUF                         |                2 |              5 |
| ~clk_out_BUFG                       | sccpu/cpu_divu/reg_q                     | reset_IBUF                         |                1 |              5 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/exc_addr[31]_i_2_n_7       | sccpu/cpu_cp0/exc_addr[31]_i_1_n_7 |               11 |             30 |
|  n_3_2398_BUFG                      |                                          |                                    |               13 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_hi/wena_hi                     | reset_IBUF                         |               12 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_lo/data[31]_i_1__0_n_7         | reset_IBUF                         |               12 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[0][31]_i_1_n_7     | reset_IBUF                         |               12 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[10][31]_i_1_n_7    | reset_IBUF                         |               13 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[11][31]_i_1_n_7    | reset_IBUF                         |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[12][31]_i_1_n_7    | reset_IBUF                         |                9 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[15][31]_i_1_n_7    | reset_IBUF                         |               12 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[16][31]_i_1_n_7    | reset_IBUF                         |               12 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[17][31]_i_1_n_7    | reset_IBUF                         |                6 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[18][31]_i_1_n_7    | reset_IBUF                         |                6 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[19][31]_i_1_n_7    | reset_IBUF                         |                6 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[1][31]_i_1_n_7     | reset_IBUF                         |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[20][31]_i_1_n_7    | reset_IBUF                         |                7 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[21][31]_i_1_n_7    | reset_IBUF                         |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[22][31]_i_1_n_7    | reset_IBUF                         |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[23][31]_i_1_n_7    | reset_IBUF                         |               14 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[24][31]_i_1_n_7    | reset_IBUF                         |               11 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[25][31]_i_1_n_7    | reset_IBUF                         |               12 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[26][31]_i_1_n_7    | reset_IBUF                         |                7 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[27][31]_i_1_n_7    | reset_IBUF                         |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[28][31]_i_1_n_7    | reset_IBUF                         |                6 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[29][31]_i_1_n_7    | reset_IBUF                         |                7 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[2][31]_i_1_n_7     | reset_IBUF                         |                9 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[30][31]_i_1_n_7    | reset_IBUF                         |                9 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[31][31]_i_1_n_7    | reset_IBUF                         |               15 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[3][31]_i_1_n_7     | reset_IBUF                         |               10 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[4][31]_i_1_n_7     | reset_IBUF                         |                7 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[5][31]_i_1_n_7     | reset_IBUF                         |                9 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[6][31]_i_1_n_7     | reset_IBUF                         |               11 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[7][31]_i_1_n_7     | reset_IBUF                         |               13 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[8][31]_i_1_n_7     | reset_IBUF                         |               13 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg[9][31]_i_1_n_7     | reset_IBUF                         |               19 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg_reg[13]0           | reset_IBUF                         |               14 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_cp0/cp0_reg_reg[14]0           | reset_IBUF                         |               10 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]      |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]_0    |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]_1    |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]_4    |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]_2    |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]_3    |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]_5    |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][14]_6    |                                    |                8 |             32 |
|  n_4_2399_BUFG                      |                                          |                                    |               16 |             32 |
|  n_5_2733_BUFG                      |                                          |                                    |               20 |             32 |
|  n_6_2400_BUFG                      |                                          |                                    |               18 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_divu/E[0]                      | reset_IBUF                         |               12 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_0     |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_1     |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_2     |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_3     |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_4     |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_5     |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_6     |                                    |                8 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][6]_7     |                                    |                8 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/E[0]                      | reset_IBUF                         |               19 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[10][31][0]  | reset_IBUF                         |               21 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[11][31][0]  | reset_IBUF                         |               20 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[12][31][0]  | reset_IBUF                         |               10 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[13][31][0]  | reset_IBUF                         |               11 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[14][31][0]  | reset_IBUF                         |                8 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[15][31][0]  | reset_IBUF                         |               11 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[18][31][0]  | reset_IBUF                         |               10 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[16][31][0]  | reset_IBUF                         |               20 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[17][31][0]  | reset_IBUF                         |               16 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[19][31][0]  | reset_IBUF                         |               12 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[1][31]_2[0] | reset_IBUF                         |               16 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[20][31][0]  | reset_IBUF                         |               12 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[21][31][0]  | reset_IBUF                         |               13 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[22][31][0]  | reset_IBUF                         |               10 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[23][31][0]  | reset_IBUF                         |               14 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[24][31][0]  | reset_IBUF                         |               22 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[25][31][0]  | reset_IBUF                         |               17 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[26][31][0]  | reset_IBUF                         |               15 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[27][31][0]  | reset_IBUF                         |               11 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[28][31][0]  | reset_IBUF                         |               12 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[29][31][0]  | reset_IBUF                         |               11 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[2][31][0]   | reset_IBUF                         |               15 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[30][31][0]  | reset_IBUF                         |               13 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[31][31][0]  | reset_IBUF                         |               11 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[3][31][0]   | reset_IBUF                         |                8 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[4][31][0]   | reset_IBUF                         |               13 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[5][31][0]   | reset_IBUF                         |                9 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[6][31][0]   | reset_IBUF                         |                7 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[7][31][0]   | reset_IBUF                         |               15 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[8][31][0]   | reset_IBUF                         |                9 |             32 |
| ~clk_out_BUFG                       | sccpu/cpu_mux6/array_reg_reg[9][31][0]   | reset_IBUF                         |               13 |             32 |
|  n_0_3109_BUFG                      |                                          |                                    |               15 |             32 |
|  n_1_2376_BUFG                      |                                          |                                    |               11 |             32 |
|  n_2_3049_BUFG                      |                                          |                                    |               16 |             32 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][16]_6    |                                    |               16 |             64 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][23]_10   |                                    |               16 |             64 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][23]_4    |                                    |               16 |             64 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][23]_8    |                                    |               16 |             64 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][23]_9    |                                    |               16 |             64 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][23]_7    |                                    |               16 |             64 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][23]_6    |                                    |               16 |             64 |
|  clk_out_BUFG                       | sccpu/cpu_mux4/array_reg_reg[0][23]_5    |                                    |               16 |             64 |
|  clk_in_IBUF_BUFG                   |                                          | reset_IBUF                         |               30 |             87 |
+-------------------------------------+------------------------------------------+------------------------------------+------------------+----------------+


