

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2'
================================================================
* Date:           Tue Nov 25 01:19:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.082 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      647|      647|  6.470 us|  6.470 us|  641|  641|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1_VITIS_LOOP_47_2  |      645|      645|         7|          1|          1|   640|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   1|      -|      -|    -|
|Expression       |        -|   -|      0|    160|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        1|   -|      7|      2|    -|
|Multiplexer      |        -|   -|      0|     72|    -|
|Register         |        -|   -|    259|     96|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        1|   1|    266|    330|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        1|   1|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_9s_24ns_24_4_1_U47  |mac_muladd_16s_9s_24ns_24_4_1  |  i0 + i1 * i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                                Module                               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |B2_U   |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_B2_ROM_AUTO_1R  |        0|  7|   2|    0|    10|    7|     1|           70|
    |W2_U   |nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2_W2_ROM_AUTO_1R  |        1|  0|   0|    0|   640|    9|     1|         5760|
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                                                     |        1|  7|   2|    0|   650|   16|     2|         5830|
    +-------+---------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_2_fu_292_p2          |         +|   0|  0|  23|          16|          16|
    |add_ln45_1_fu_156_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln45_fu_173_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln47_fu_201_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln49_1_fu_237_p2     |         +|   0|  0|  17|          10|          10|
    |icmp_ln45_fu_150_p2      |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln47_1_fu_207_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln47_fu_179_p2      |      icmp|   0|  0|  15|           7|           8|
    |select_ln45_1_fu_193_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln45_2_fu_264_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln45_fu_185_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 160|          75|          63|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |acc_fu_60                             |   9|          2|   16|         32|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_acc_load             |   9|          2|   16|         32|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |i_2_fu_68                             |   9|          2|    4|          8|
    |indvar_flatten_fu_72                  |   9|          2|   10|         20|
    |j_fu_64                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   65|        130|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_fu_60                         |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_2_fu_68                         |   4|   0|    4|          0|
    |icmp_ln47_1_reg_362               |   1|   0|    1|          0|
    |icmp_ln47_reg_345                 |   1|   0|    1|          0|
    |indvar_flatten_fu_72              |  10|   0|   10|          0|
    |j_fu_64                           |   7|   0|    7|          0|
    |output_addr_reg_396               |   4|   0|    4|          0|
    |select_ln45_1_reg_356             |   4|   0|    4|          0|
    |select_ln45_reg_350               |   7|   0|    7|          0|
    |icmp_ln47_1_reg_362               |  64|  32|    1|          0|
    |icmp_ln47_reg_345                 |  64|  32|    1|          0|
    |select_ln45_1_reg_356             |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 259|  96|   73|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2|  return value|
|h1_address0        |  out|    6|   ap_memory|                                                    h1|         array|
|h1_ce0             |  out|    1|   ap_memory|                                                    h1|         array|
|h1_q0              |   in|   16|   ap_memory|                                                    h1|         array|
|output_r_address0  |  out|    4|   ap_memory|                                              output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|                                              output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|                                              output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|                                              output_r|         array|
+-------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.34>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%acc = alloca i32 1" [mlp.cpp:46->mlp.cpp:72->mlp.cpp:95]   --->   Operation 10 'alloca' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 12 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%store_ln45 = store i4 0, i4 %i_2" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 15 'store' 'store_ln45' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%store_ln47 = store i7 0, i7 %j" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 16 'store' 'store_ln47' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%store_ln46 = store i16 0, i16 %acc" [mlp.cpp:46->mlp.cpp:72->mlp.cpp:95]   --->   Operation 17 'store' 'store_ln46' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i40.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.12ns)   --->   "%icmp_ln45 = icmp_eq  i10 %indvar_flatten_load, i10 640" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 20 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.12ns)   --->   "%add_ln45_1 = add i10 %indvar_flatten_load, i10 1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 21 'add' 'add_ln45_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %for.end.i43.i, void %_Z6layer2P8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EES3_.exit.i.exitStub" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 22 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.61ns)   --->   "%store_ln45 = store i10 %add_ln45_1, i10 %indvar_flatten" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 23 'store' 'store_ln45' <Predicate = (!icmp_ln45)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 7.08>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 24 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_2_load = load i4 %i_2" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 25 'load' 'i_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.77ns)   --->   "%add_ln45 = add i4 %i_2_load, i4 1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 26 'add' 'add_ln45' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (2.03ns)   --->   "%icmp_ln47 = icmp_eq  i7 %j_load, i7 64" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 27 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln45 = select i1 %icmp_ln47, i7 0, i7 %j_load" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 28 'select' 'select_ln45' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.99ns)   --->   "%select_ln45_1 = select i1 %icmp_ln47, i4 %add_ln45, i4 %i_2_load" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 29 'select' 'select_ln45_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (2.03ns)   --->   "%add_ln47 = add i7 %select_ln45, i7 1" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 30 'add' 'add_ln47' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (2.03ns)   --->   "%icmp_ln47_1 = icmp_eq  i7 %add_ln47, i7 64" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 31 'icmp' 'icmp_ln47_1' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47_1, void %new.latch.for.body4.i40.i.split, void %last.iter.for.body4.i40.i.split" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 32 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.61ns)   --->   "%store_ln45 = store i4 %select_ln45_1, i4 %i_2" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 33 'store' 'store_ln45' <Predicate = true> <Delay = 1.61>
ST_2 : Operation 34 [1/1] (1.61ns)   --->   "%store_ln47 = store i7 %add_ln47, i7 %j" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 34 'store' 'store_ln47' <Predicate = true> <Delay = 1.61>

State 3 <SV = 2> <Delay = 5.37>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln45_1, i6 0" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 35 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i7 %select_ln45" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 36 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %select_ln45" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 37 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (2.12ns)   --->   "%add_ln49_1 = add i10 %tmp, i10 %zext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 38 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i10 %add_ln49_1" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 39 'zext' 'zext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%W2_addr = getelementptr i9 %W2, i64 0, i64 %zext_ln49_1" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 40 'getelementptr' 'W2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%h1_addr = getelementptr i16 %h1, i64 0, i64 %zext_ln47" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 41 'getelementptr' 'h1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (3.25ns)   --->   "%h1_load = load i6 %h1_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 42 'load' 'h1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 43 [2/2] (3.25ns)   --->   "%W2_load = load i10 %W2_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 43 'load' 'W2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 640> <ROM>

State 4 <SV = 3> <Delay = 4.70>
ST_4 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%h1_load = load i6 %h1_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 44 'load' 'h1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln49 = sext i16 %h1_load" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 45 'sext' 'sext_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] ( I:3.25ns O:3.25ns )   --->   "%W2_load = load i10 %W2_addr" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 46 'load' 'W2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 640> <ROM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln49_1 = sext i9 %W2_load" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 47 'sext' 'sext_ln49_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [3/3] (1.45ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 48 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.45>
ST_5 : Operation 49 [2/3] (1.45ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 49 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.39>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%acc_load = load i16 %acc" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 50 'load' 'acc_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i4 %select_ln45_1" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 51 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln49)   --->   "%mul_ln49 = mul i24 %sext_ln49_1, i24 %sext_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 52 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 53 [1/1] (1.29ns)   --->   "%select_ln45_2 = select i1 %icmp_ln47, i16 0, i16 %acc_load" [mlp.cpp:45->mlp.cpp:72->mlp.cpp:95]   --->   Operation 53 'select' 'select_ln45_2' <Predicate = true> <Delay = 1.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %select_ln45_2, i8 0" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i24 %shl_ln, i24 %mul_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 55 'add' 'add_ln49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%B2_addr = getelementptr i7 %B2, i64 0, i64 %zext_ln45" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 56 'getelementptr' 'B2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.15ns)   --->   "%B2_load = load i4 %B2_addr" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 57 'load' 'B2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i16 %output_r, i64 0, i64 %zext_ln45" [mlp.cpp:54->mlp.cpp:72->mlp.cpp:95]   --->   Operation 58 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 71 'ret' 'ret_ln0' <Predicate = (icmp_ln45)> <Delay = 1.61>

State 7 <SV = 6> <Delay = 6.45>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_1_VITIS_LOOP_47_2_str"   --->   Operation 59 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 640, i64 640, i64 640"   --->   Operation 60 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:48->mlp.cpp:72->mlp.cpp:95]   --->   Operation 61 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49 = add i24 %shl_ln, i24 %mul_ln49" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 62 'add' 'add_ln49' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%acc_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln49, i32 8, i32 23" [mlp.cpp:49->mlp.cpp:72->mlp.cpp:95]   --->   Operation 63 'partselect' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/2] ( I:2.15ns O:2.15ns )   --->   "%B2_load = load i4 %B2_addr" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 64 'load' 'B2_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 10> <ROM>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i7 %B2_load" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 65 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.14ns)   --->   "%acc_2 = add i16 %sext_ln51, i16 %acc_1" [mlp.cpp:51->mlp.cpp:72->mlp.cpp:95]   --->   Operation 66 'add' 'acc_2' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] ( I:2.15ns O:2.15ns )   --->   "%store_ln54 = store i16 %acc_2, i4 %output_addr" [mlp.cpp:54->mlp.cpp:72->mlp.cpp:95]   --->   Operation 67 'store' 'store_ln54' <Predicate = (icmp_ln47_1)> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln47 = br void %new.latch.for.body4.i40.i.split" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 68 'br' 'br_ln47' <Predicate = (icmp_ln47_1)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (1.61ns)   --->   "%store_ln46 = store i16 %acc_1, i16 %acc" [mlp.cpp:46->mlp.cpp:72->mlp.cpp:95]   --->   Operation 69 'store' 'store_ln46' <Predicate = true> <Delay = 1.61>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.body4.i40.i" [mlp.cpp:47->mlp.cpp:72->mlp.cpp:95]   --->   Operation 70 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ h1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ W2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
acc                   (alloca           ) [ 01111111]
j                     (alloca           ) [ 01100000]
i_2                   (alloca           ) [ 01100000]
indvar_flatten        (alloca           ) [ 01000000]
store_ln0             (store            ) [ 00000000]
store_ln45            (store            ) [ 00000000]
store_ln47            (store            ) [ 00000000]
store_ln46            (store            ) [ 00000000]
br_ln0                (br               ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
icmp_ln45             (icmp             ) [ 01111110]
add_ln45_1            (add              ) [ 00000000]
br_ln45               (br               ) [ 00000000]
store_ln45            (store            ) [ 00000000]
j_load                (load             ) [ 00000000]
i_2_load              (load             ) [ 00000000]
add_ln45              (add              ) [ 00000000]
icmp_ln47             (icmp             ) [ 01011110]
select_ln45           (select           ) [ 01010000]
select_ln45_1         (select           ) [ 01011110]
add_ln47              (add              ) [ 00000000]
icmp_ln47_1           (icmp             ) [ 01011111]
br_ln47               (br               ) [ 00000000]
store_ln45            (store            ) [ 00000000]
store_ln47            (store            ) [ 00000000]
tmp                   (bitconcatenate   ) [ 00000000]
zext_ln47             (zext             ) [ 00000000]
zext_ln49             (zext             ) [ 00000000]
add_ln49_1            (add              ) [ 00000000]
zext_ln49_1           (zext             ) [ 00000000]
W2_addr               (getelementptr    ) [ 01001000]
h1_addr               (getelementptr    ) [ 01001000]
h1_load               (load             ) [ 00000000]
sext_ln49             (sext             ) [ 01000110]
W2_load               (load             ) [ 00000000]
sext_ln49_1           (sext             ) [ 01000110]
acc_load              (load             ) [ 00000000]
zext_ln45             (zext             ) [ 00000000]
mul_ln49              (mul              ) [ 01000001]
select_ln45_2         (select           ) [ 00000000]
shl_ln                (bitconcatenate   ) [ 01000001]
B2_addr               (getelementptr    ) [ 01000001]
output_addr           (getelementptr    ) [ 01000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specpipeline_ln48     (specpipeline     ) [ 00000000]
add_ln49              (add              ) [ 00000000]
acc_1                 (partselect       ) [ 00000000]
B2_load               (load             ) [ 00000000]
sext_ln51             (sext             ) [ 00000000]
acc_2                 (add              ) [ 00000000]
store_ln54            (store            ) [ 00000000]
br_ln47               (br               ) [ 00000000]
store_ln46            (store            ) [ 00000000]
br_ln47               (br               ) [ 00000000]
ret_ln0               (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="h1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="W2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_45_1_VITIS_LOOP_47_2_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="acc_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_2_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="W2_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="10" slack="0"/>
<pin id="80" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W2_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="h1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h1_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="6" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h1_load/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W2_load/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="B2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B2_addr/6 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B2_load/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="output_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="4" slack="0"/>
<pin id="119" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln54_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="1"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln0_store_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="0"/>
<pin id="129" dir="0" index="1" bw="10" slack="0"/>
<pin id="130" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln45_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln47_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln46_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="indvar_flatten_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="0"/>
<pin id="149" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln45_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="0"/>
<pin id="152" dir="0" index="1" bw="10" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln45_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln45_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="10" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_2_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="1"/>
<pin id="172" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="add_ln45_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln47_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="7" slack="0"/>
<pin id="181" dir="0" index="1" bw="7" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln45_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="7" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="select_ln45_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="0"/>
<pin id="195" dir="0" index="1" bw="4" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln47_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln47_1_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln47_1/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln45_store_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="4" slack="1"/>
<pin id="216" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln47_store_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="1"/>
<pin id="221" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="1"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln47_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="7" slack="1"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln49_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="1"/>
<pin id="236" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln49_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49_1/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln49_1_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sext_ln49_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="sext_ln49_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="9" slack="0"/>
<pin id="254" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln49_1/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="acc_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="5"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load/6 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln45_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="4"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="select_ln45_2_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="4"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="0" index="2" bw="16" slack="0"/>
<pin id="268" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="shl_ln_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="acc_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="24" slack="0"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="0" index="3" bw="6" slack="0"/>
<pin id="284" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="acc_1/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="sext_ln51_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="7" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln51/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="acc_2_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="7" slack="0"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2/7 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln46_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="6"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/7 "/>
</bind>
</comp>

<comp id="304" class="1007" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="0"/>
<pin id="307" dir="0" index="2" bw="24" slack="0"/>
<pin id="308" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln49/4 add_ln49/6 "/>
</bind>
</comp>

<comp id="313" class="1005" name="acc_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="320" class="1005" name="j_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="7" slack="0"/>
<pin id="322" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_2_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="indvar_flatten_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_ln45_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="5"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln47_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="4"/>
<pin id="347" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln47 "/>
</bind>
</comp>

<comp id="350" class="1005" name="select_ln45_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="1"/>
<pin id="352" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45 "/>
</bind>
</comp>

<comp id="356" class="1005" name="select_ln45_1_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="4" slack="1"/>
<pin id="358" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln45_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln47_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="5"/>
<pin id="364" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln47_1 "/>
</bind>
</comp>

<comp id="366" class="1005" name="W2_addr_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="1"/>
<pin id="368" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="W2_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="h1_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="1"/>
<pin id="373" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h1_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="sext_ln49_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="24" slack="1"/>
<pin id="378" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49 "/>
</bind>
</comp>

<comp id="381" class="1005" name="sext_ln49_1_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="24" slack="1"/>
<pin id="383" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln49_1 "/>
</bind>
</comp>

<comp id="386" class="1005" name="shl_ln_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="24" slack="1"/>
<pin id="388" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="391" class="1005" name="B2_addr_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="4" slack="1"/>
<pin id="393" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B2_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="output_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="32" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="76" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="154"><net_src comp="147" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="147" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="156" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="167" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="24" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="190"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="14" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="167" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="179" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="173" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="170" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="205"><net_src comp="185" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="26" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="201" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="193" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="222"><net_src comp="201" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="233"><net_src comp="230" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="241"><net_src comp="223" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="234" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="251"><net_src comp="90" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="96" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="259" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="269"><net_src comp="16" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="270"><net_src comp="256" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="36" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="285"><net_src comp="54" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="291"><net_src comp="109" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="279" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="303"><net_src comp="279" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="252" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="248" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="271" pin="3"/><net_sink comp="304" pin=2"/></net>

<net id="312"><net_src comp="304" pin="3"/><net_sink comp="279" pin=1"/></net>

<net id="316"><net_src comp="60" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="318"><net_src comp="313" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="319"><net_src comp="313" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="323"><net_src comp="64" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="330"><net_src comp="68" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="333"><net_src comp="327" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="337"><net_src comp="72" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="344"><net_src comp="150" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="179" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="353"><net_src comp="185" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="355"><net_src comp="350" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="359"><net_src comp="193" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="365"><net_src comp="207" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="76" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="374"><net_src comp="83" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="379"><net_src comp="248" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="384"><net_src comp="252" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="389"><net_src comp="271" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="394"><net_src comp="102" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="399"><net_src comp="115" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="122" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 }
	Port: W2 | {}
	Port: B2 | {}
 - Input state : 
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 : h1 | {3 4 }
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 : W2 | {3 4 }
	Port: nn_fpga_top_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_47_2 : B2 | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln45 : 1
		store_ln47 : 1
		store_ln46 : 1
		indvar_flatten_load : 1
		icmp_ln45 : 2
		add_ln45_1 : 2
		br_ln45 : 3
		store_ln45 : 3
	State 2
		add_ln45 : 1
		icmp_ln47 : 1
		select_ln45 : 2
		select_ln45_1 : 2
		add_ln47 : 3
		icmp_ln47_1 : 4
		br_ln47 : 5
		store_ln45 : 3
		store_ln47 : 4
	State 3
		add_ln49_1 : 1
		zext_ln49_1 : 2
		W2_addr : 3
		h1_addr : 1
		h1_load : 2
		W2_load : 4
	State 4
		sext_ln49 : 1
		sext_ln49_1 : 1
		mul_ln49 : 2
	State 5
	State 6
		select_ln45_2 : 1
		shl_ln : 2
		add_ln49 : 3
		B2_addr : 1
		B2_load : 2
		output_addr : 1
	State 7
		acc_1 : 1
		sext_ln51 : 1
		acc_2 : 2
		store_ln54 : 3
		store_ln46 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln45_1_fu_156  |    0    |    0    |    17   |
|          |    add_ln45_fu_173   |    0    |    0    |    13   |
|    add   |    add_ln47_fu_201   |    0    |    0    |    14   |
|          |   add_ln49_1_fu_237  |    0    |    0    |    17   |
|          |     acc_2_fu_292     |    0    |    0    |    23   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln45_fu_150   |    0    |    0    |    17   |
|   icmp   |   icmp_ln47_fu_179   |    0    |    0    |    14   |
|          |  icmp_ln47_1_fu_207  |    0    |    0    |    14   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln45_fu_185  |    0    |    0    |    7    |
|  select  | select_ln45_1_fu_193 |    0    |    0    |    4    |
|          | select_ln45_2_fu_264 |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_304      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_223      |    0    |    0    |    0    |
|          |     shl_ln_fu_271    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln47_fu_230   |    0    |    0    |    0    |
|   zext   |   zext_ln49_fu_234   |    0    |    0    |    0    |
|          |  zext_ln49_1_fu_243  |    0    |    0    |    0    |
|          |   zext_ln45_fu_259   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln49_fu_248   |    0    |    0    |    0    |
|   sext   |  sext_ln49_1_fu_252  |    0    |    0    |    0    |
|          |   sext_ln51_fu_288   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|     acc_1_fu_279     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   156   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    B2_addr_reg_391   |    4   |
|    W2_addr_reg_366   |   10   |
|      acc_reg_313     |   16   |
|    h1_addr_reg_371   |    6   |
|      i_2_reg_327     |    4   |
|   icmp_ln45_reg_341  |    1   |
|  icmp_ln47_1_reg_362 |    1   |
|   icmp_ln47_reg_345  |    1   |
|indvar_flatten_reg_334|   10   |
|       j_reg_320      |    7   |
|  output_addr_reg_396 |    4   |
| select_ln45_1_reg_356|    4   |
|  select_ln45_reg_350 |    7   |
|  sext_ln49_1_reg_381 |   24   |
|   sext_ln49_reg_376  |   24   |
|    shl_ln_reg_386    |   24   |
+----------------------+--------+
|         Total        |   147  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|  grp_access_fu_96 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_109 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
|     grp_fu_304    |  p0  |   3  |  16  |   48   ||    0    ||    13   |
|     grp_fu_304    |  p1  |   2  |   9  |   18   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   106  || 8.08243 ||    0    ||    49   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   156  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   49   |
|  Register |    -   |    -   |   147  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   147  |   205  |
+-----------+--------+--------+--------+--------+
