//--------------------------------------------------------------------------------
// Auto-generated by Migen (7507a2b) & LiteX (3b1d1f0) on 2021-11-07 20:55:57
//--------------------------------------------------------------------------------
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H

#ifndef SRAM_BASE
#define SRAM_BASE 0x20000000L
#define SRAM_SIZE 0x00000800
#endif

#ifndef SPIFLASH_BASE
#define SPIFLASH_BASE 0x00000000L
#define SPIFLASH_SIZE 0x01000000
#endif

#ifndef ROM_BASE
#define ROM_BASE 0x00000000L
#define ROM_SIZE 0x00800000
#endif

#ifndef CSR_BASE
#define CSR_BASE 0x82000000L
#define CSR_SIZE 0x00010000
#endif

#ifndef MEM_REGIONS
#define MEM_REGIONS "SRAM      0x20000000 0x800 \nSPIFLASH  0x00000000 0x1000000 \nROM       0x00000000 0x800000 \nCSR       0x82000000 0x10000 "
#endif
#endif
