Classic Timing Analyzer report for Ozy_Janus
Fri Mar 09 22:36:10 2007
Quartus II Version 6.1 Build 201 11/27/2006 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'BCLK'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'SPI_SCK'
  9. Clock Setup: 'FX2_CLK'
 10. Clock Hold: 'IFCLK'
 11. Clock Hold: 'BCLK'
 12. Clock Hold: 'CLK_12MHZ'
 13. Clock Hold: 'SPI_SCK'
 14. Clock Hold: 'FX2_CLK'
 15. tsu
 16. tco
 17. tpd
 18. th
 19. Ignored Timing Assignments
 20. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                          ; To                                                                                                                                                       ; From Clock ; To Clock  ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 9.425 ns                         ; GPIO[23]                                                                                                                      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                                                  ; --         ; SPI_SCK   ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 14.587 ns                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                         ; DEBUG_LED0                                                                                                                                               ; IFCLK      ; --        ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 10.470 ns                        ; FLAGC                                                                                                                         ; DEBUG_LED1                                                                                                                                               ; --         ; --        ; 0            ;
; Worst-case th                ; N/A       ; None                             ; -1.346 ns                        ; CDOUT                                                                                                                         ; Tx_q[0]                                                                                                                                                  ; --         ; CLK_12MHZ ; 0            ;
; Clock Setup: 'IFCLK'         ; 10.852 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; Rx_register[8]                                                                                                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK     ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.029 ns ; 48.00 MHz ( period = 20.833 ns ) ; 128.14 MHz ( period = 7.804 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]                                                                  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]                                                                                                  ; SPI_SCK    ; SPI_SCK   ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 16.918 ns ; 48.00 MHz ( period = 20.833 ns ) ; 255.43 MHz ( period = 3.915 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                         ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                                                   ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Clock Setup: 'BCLK'          ; 29.692 ns ; 12.29 MHz ( period = 81.380 ns ) ; 45.46 MHz ( period = 21.996 ns ) ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8] ; sync_count[0]                                                                                                                                            ; BCLK       ; BCLK      ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 33.467 ns ; 12.29 MHz ( period = 81.380 ns ) ; 69.22 MHz ( period = 14.446 ns ) ; CCdata[16]                                                                                                                    ; CC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Hold: 'BCLK'           ; 0.358 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; BCLK       ; BCLK      ; 0            ;
; Clock Hold: 'IFCLK'          ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; RX_wait[0]                                                                                                                    ; RX_wait[0]                                                                                                                                               ; IFCLK      ; IFCLK     ; 0            ;
; Clock Hold: 'CLK_12MHZ'      ; 0.499 ns  ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; CCstate.00                                                                                                                    ; CCstate.00                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0            ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                            ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                                                       ; SPI_SCK    ; SPI_SCK   ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 1.202 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1                                                                         ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2                                                                                                    ; FX2_CLK    ; FX2_CLK   ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                                                                                               ;                                                                                                                                                          ;            ;           ; 0            ;
+------------------------------+-----------+----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Default hold multicycle                               ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; fmax Requirement                                      ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Clock Settings                                        ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                        ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                        ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                        ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                        ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                        ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe14|dffe15a ; dcfifo_6bf1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe9|dffe10a  ; dcfifo_jic1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; User Pin      ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 10.852 ns                               ; None                                                ; Rx_register[8]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.547 ns                 ; 3.695 ns                ;
; 11.191 ns                               ; None                                                ; Rx_register[0]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.565 ns                 ; 3.374 ns                ;
; 11.210 ns                               ; None                                                ; Rx_register[3]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.536 ns                 ; 3.326 ns                ;
; 11.237 ns                               ; None                                                ; Rx_register[12]                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.557 ns                 ; 3.320 ns                ;
; 11.641 ns                               ; None                                                ; Rx_register[14]                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.555 ns                 ; 2.914 ns                ;
; 11.670 ns                               ; None                                                ; Rx_register[4]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.563 ns                 ; 2.893 ns                ;
; 11.674 ns                               ; None                                                ; Rx_register[15]                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.587 ns                 ; 2.913 ns                ;
; 11.678 ns                               ; None                                                ; Rx_register[7]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.571 ns                 ; 2.893 ns                ;
; 11.684 ns                               ; None                                                ; Rx_register[13]                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.585 ns                 ; 2.901 ns                ;
; 11.707 ns                               ; None                                                ; Rx_register[10]                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.590 ns                 ; 2.883 ns                ;
; 12.108 ns                               ; None                                                ; Rx_register[2]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.576 ns                 ; 2.468 ns                ;
; 12.113 ns                               ; None                                                ; Rx_register[9]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.584 ns                 ; 2.471 ns                ;
; 13.162 ns                               ; None                                                ; Rx_register[1]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.596 ns                 ; 1.434 ns                ;
; 13.166 ns                               ; None                                                ; Rx_register[11]                                                                                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.597 ns                 ; 1.431 ns                ;
; 13.183 ns                               ; None                                                ; Rx_register[6]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.588 ns                 ; 1.405 ns                ;
; 13.566 ns                               ; None                                                ; Rx_register[5]                                                                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 14.592 ns                 ; 1.026 ns                ;
; 13.747 ns                               ; 141.12 MHz ( period = 7.086 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.571 ns                 ; 6.824 ns                ;
; 13.766 ns                               ; 141.50 MHz ( period = 7.067 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.566 ns                 ; 6.800 ns                ;
; 13.774 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.795 ns                ;
; 13.793 ns                               ; 142.05 MHz ( period = 7.040 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.564 ns                 ; 6.771 ns                ;
; 13.869 ns                               ; 143.60 MHz ( period = 6.964 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.571 ns                 ; 6.702 ns                ;
; 13.896 ns                               ; 144.15 MHz ( period = 6.937 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.673 ns                ;
; 14.006 ns                               ; 146.48 MHz ( period = 6.827 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.563 ns                ;
; 14.025 ns                               ; 146.89 MHz ( period = 6.808 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.564 ns                 ; 6.539 ns                ;
; 14.123 ns                               ; 149.03 MHz ( period = 6.710 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.446 ns                ;
; 14.128 ns                               ; 149.14 MHz ( period = 6.705 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 6.441 ns                ;
; 14.150 ns                               ; 149.63 MHz ( period = 6.683 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 6.417 ns                ;
; 14.382 ns                               ; 155.01 MHz ( period = 6.451 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 6.185 ns                ;
; 14.831 ns                               ; 166.61 MHz ( period = 6.002 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.574 ns                 ; 5.743 ns                ;
; 14.850 ns                               ; 167.14 MHz ( period = 5.983 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.719 ns                ;
; 14.953 ns                               ; 170.07 MHz ( period = 5.880 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.574 ns                 ; 5.621 ns                ;
; 15.207 ns                               ; 177.75 MHz ( period = 5.626 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.572 ns                 ; 5.365 ns                ;
; 15.345 ns                               ; 182.22 MHz ( period = 5.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.222 ns                ;
; 15.384 ns                               ; 183.52 MHz ( period = 5.449 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM34 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.183 ns                ;
; 15.511 ns                               ; 187.90 MHz ( period = 5.322 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 5.058 ns                ;
; 15.538 ns                               ; 188.86 MHz ( period = 5.295 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 5.029 ns                ;
; 15.577 ns                               ; 190.26 MHz ( period = 5.256 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.990 ns                ;
; 15.616 ns                               ; 191.68 MHz ( period = 5.217 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM34 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.951 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.605 ns                 ; 4.985 ns                ;
; 15.620 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 5.005 ns                ;
; 15.636 ns                               ; 192.42 MHz ( period = 5.197 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.933 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.600 ns                 ; 4.961 ns                ;
; 15.639 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.620 ns                 ; 4.981 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 4.960 ns                ;
; 15.653 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.980 ns                ;
; 15.655 ns                               ; 193.12 MHz ( period = 5.178 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.914 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.608 ns                 ; 4.936 ns                ;
; 15.672 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.628 ns                 ; 4.956 ns                ;
; 15.676 ns                               ; 193.91 MHz ( period = 5.157 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera5_OTERM34 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.893 ns                ;
; 15.682 ns                               ; 194.14 MHz ( period = 5.151 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.885 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 4.906 ns                ;
; 15.708 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.926 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.609 ns                 ; 4.882 ns                ;
; 15.727 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_we_reg        ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.629 ns                 ; 4.902 ns                ;
; 15.741 ns                               ; 196.39 MHz ( period = 5.092 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.828 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.605 ns                 ; 4.863 ns                ;
; 15.742 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.625 ns                 ; 4.883 ns                ;
; 15.768 ns                               ; 197.43 MHz ( period = 5.065 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.799 ns                ;
; 15.770 ns                               ; 197.51 MHz ( period = 5.063 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.797 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.613 ns                 ; 4.838 ns                ;
; 15.775 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a1~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.633 ns                 ; 4.858 ns                ;
; 15.787 ns                               ; 198.18 MHz ( period = 5.046 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.569 ns                 ; 4.782 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.591 ns                 ; 4.790 ns                ;
; 15.801 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.611 ns                 ; 4.810 ns                ;
; 15.814 ns                               ; 199.24 MHz ( period = 5.019 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                                                    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.567 ns                 ; 4.753 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg11  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.586 ns                 ; 4.766 ns                ;
; 15.820 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.606 ns                 ; 4.786 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg11 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg10 ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg9  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg8  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg7  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg6  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg5  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg4  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg3  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg2  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg1  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_address_reg0  ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.634 ns                 ; 4.804 ns                ;
; 15.830 ns                               ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 20.614 ns                 ; 4.784 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                 ;                                                                                                                                                          ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'BCLK'                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.692 ns                               ; 45.46 MHz ( period = 21.996 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.579 ns                 ; 9.887 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 29.817 ns                               ; 45.99 MHz ( period = 21.746 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.413 ns                 ; 9.596 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.089 ns                               ; 47.17 MHz ( period = 21.202 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.649 ns                 ; 9.560 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.446 ns                               ; 48.81 MHz ( period = 20.488 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.582 ns                 ; 9.136 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.544 ns                               ; 49.28 MHz ( period = 20.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.736 ns                 ; 9.192 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 30.777 ns                               ; 50.44 MHz ( period = 19.826 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.767 ns                 ; 8.990 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.330 ns                               ; 53.42 MHz ( period = 18.720 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.718 ns                 ; 8.388 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 31.804 ns                               ; 56.27 MHz ( period = 17.772 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.714 ns                 ; 7.910 ns                ;
; 32.044 ns                               ; 57.83 MHz ( period = 17.292 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.013 ns                 ; 6.969 ns                ;
; 32.059 ns                               ; 57.93 MHz ( period = 17.262 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.222 ns                 ; 7.163 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.155 ns                               ; 58.58 MHz ( period = 17.070 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.223 ns                 ; 7.068 ns                ;
; 32.184 ns                               ; 58.78 MHz ( period = 17.012 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.056 ns                 ; 6.872 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.280 ns                               ; 59.45 MHz ( period = 16.820 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.057 ns                 ; 6.777 ns                ;
; 32.456 ns                               ; 60.72 MHz ( period = 16.468 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.292 ns                 ; 6.836 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.552 ns                               ; 61.44 MHz ( period = 16.276 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.293 ns                 ; 6.741 ns                ;
; 32.576 ns                               ; 61.62 MHz ( period = 16.228 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.018 ns                 ; 6.442 ns                ;
; 32.715 ns                               ; 62.70 MHz ( period = 15.950 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 38.814 ns                 ; 6.099 ns                ;
; 32.813 ns                               ; 63.48 MHz ( period = 15.754 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.225 ns                 ; 6.412 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.909 ns                               ; 64.26 MHz ( period = 15.562 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.226 ns                 ; 6.317 ns                ;
; 32.911 ns                               ; 64.28 MHz ( period = 15.558 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.379 ns                 ; 6.468 ns                ;
; 32.913 ns                               ; 64.29 MHz ( period = 15.554 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[1]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.040 ns                 ; 6.127 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.007 ns                               ; 65.08 MHz ( period = 15.366 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[13] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.380 ns                 ; 6.373 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.025 ns                               ; 65.23 MHz ( period = 15.330 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.375 ns                 ; 6.350 ns                ;
; 33.144 ns                               ; 66.26 MHz ( period = 15.092 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.410 ns                 ; 6.266 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.240 ns                               ; 67.11 MHz ( period = 14.900 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[15] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.411 ns                 ; 6.171 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.447 ns                               ; 69.03 MHz ( period = 14.486 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.370 ns                 ; 5.923 ns                ;
; 33.490 ns                               ; 69.44 MHz ( period = 14.400 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; have_sync       ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.222 ns                 ; 5.732 ns                ;
; 33.497 ns                               ; 69.51 MHz ( period = 14.386 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.222 ns                 ; 5.725 ns                ;
; 33.498 ns                               ; 69.52 MHz ( period = 14.384 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.222 ns                 ; 5.724 ns                ;
; 33.524 ns                               ; 69.77 MHz ( period = 14.332 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00101 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.222 ns                 ; 5.698 ns                ;
; 33.615 ns                               ; 70.67 MHz ( period = 14.150 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; have_sync       ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.056 ns                 ; 5.441 ns                ;
; 33.615 ns                               ; 70.67 MHz ( period = 14.150 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.388 ns                 ; 5.773 ns                ;
; 33.622 ns                               ; 70.74 MHz ( period = 14.136 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.056 ns                 ; 5.434 ns                ;
; 33.623 ns                               ; 70.75 MHz ( period = 14.134 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.056 ns                 ; 5.433 ns                ;
; 33.630 ns                               ; 70.82 MHz ( period = 14.120 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.597 ns                 ; 5.967 ns                ;
; 33.649 ns                               ; 71.01 MHz ( period = 14.082 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM.00101 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.056 ns                 ; 5.407 ns                ;
; 33.697 ns                               ; 71.50 MHz ( period = 13.986 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.361 ns                 ; 5.664 ns                ;
; 33.706 ns                               ; 71.59 MHz ( period = 13.968 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[6]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.013 ns                 ; 5.307 ns                ;
; 33.755 ns                               ; 72.10 MHz ( period = 13.870 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[11] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.431 ns                 ; 5.676 ns                ;
; 33.772 ns                               ; 72.28 MHz ( period = 13.836 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[7]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.312 ns                 ; 5.540 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[9]  ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.362 ns                 ; 5.569 ns                ;
; 33.887 ns                               ; 73.50 MHz ( period = 13.606 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; have_sync       ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.292 ns                 ; 5.405 ns                ;
; 33.894 ns                               ; 73.57 MHz ( period = 13.592 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.292 ns                 ; 5.398 ns                ;
; 33.895 ns                               ; 73.58 MHz ( period = 13.590 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.292 ns                 ; 5.397 ns                ;
; 33.921 ns                               ; 73.87 MHz ( period = 13.538 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00101 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.292 ns                 ; 5.371 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[14] ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.667 ns                 ; 5.640 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.018 ns                 ; 4.959 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[0]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[1]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[2]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[3]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[6]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[5]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[4]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[7]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.118 ns                               ; 76.08 MHz ( period = 13.144 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[0]  ; sync_count[8]   ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.171 ns                 ; 5.053 ns                ;
; 34.147 ns                               ; 76.42 MHz ( period = 13.086 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[5]  ; state_PWM.00001 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.393 ns                 ; 5.246 ns                ;
; 34.171 ns                               ; 76.70 MHz ( period = 13.038 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.357 ns                 ; 5.186 ns                ;
; 34.244 ns                               ; 77.57 MHz ( period = 12.892 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; have_sync       ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.225 ns                 ; 4.981 ns                ;
; 34.251 ns                               ; 77.65 MHz ( period = 12.878 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00010 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.225 ns                 ; 4.974 ns                ;
; 34.252 ns                               ; 77.66 MHz ( period = 12.876 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00100 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.225 ns                 ; 4.973 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[0] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[6] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[5] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[4] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[7] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[2] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[3] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.267 ns                               ; 77.85 MHz ( period = 12.846 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[10] ; Rx_control_0[1] ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.358 ns                 ; 5.091 ns                ;
; 34.278 ns                               ; 77.98 MHz ( period = 12.824 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[12] ; state_PWM.00101 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.225 ns                 ; 4.947 ns                ;
; 34.284 ns                               ; 78.05 MHz ( period = 12.812 ns )                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[2]  ; state_PWM.00000 ; BCLK       ; BCLK     ; 40.690 ns                   ; 39.335 ns                 ; 5.051 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                              ; To                                        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 33.467 ns                               ; 69.22 MHz ( period = 14.446 ns )                    ; CCdata[16]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 6.974 ns                ;
; 33.688 ns                               ; 71.41 MHz ( period = 14.004 ns )                    ; CCdata[18]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 6.742 ns                ;
; 33.711 ns                               ; 71.64 MHz ( period = 13.958 ns )                    ; CCdata[19]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 6.719 ns                ;
; 33.835 ns                               ; 72.94 MHz ( period = 13.710 ns )                    ; CCdata[17]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.607 ns                ;
; 34.066 ns                               ; 75.48 MHz ( period = 13.248 ns )                    ; CCdata[40]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 6.375 ns                ;
; 34.078 ns                               ; 75.62 MHz ( period = 13.224 ns )                    ; CCdata[25]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 6.364 ns                ;
; 34.124 ns                               ; 76.15 MHz ( period = 13.132 ns )                    ; CCdata[24]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 6.317 ns                ;
; 34.357 ns                               ; 78.95 MHz ( period = 12.666 ns )                    ; CCdata[22]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 6.073 ns                ;
; 34.377 ns                               ; 79.20 MHz ( period = 12.626 ns )                    ; CCdata[23]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 6.053 ns                ;
; 34.393 ns                               ; 79.40 MHz ( period = 12.594 ns )                    ; CCdata[28]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 6.048 ns                ;
; 34.652 ns                               ; 82.81 MHz ( period = 12.076 ns )                    ; CCdata[31]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 5.778 ns                ;
; 34.707 ns                               ; 83.57 MHz ( period = 11.966 ns )                    ; CCdata[15]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.443 ns                 ; 5.736 ns                ;
; 34.731 ns                               ; 83.91 MHz ( period = 11.918 ns )                    ; CCdata[26]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 5.699 ns                ;
; 34.896 ns                               ; 86.30 MHz ( period = 11.588 ns )                    ; CCdata[34]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 5.546 ns                ;
; 34.939 ns                               ; 86.94 MHz ( period = 11.502 ns )                    ; CCdata[42]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 5.503 ns                ;
; 35.022 ns                               ; 88.21 MHz ( period = 11.336 ns )                    ; CCdata[36]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 5.419 ns                ;
; 35.108 ns                               ; 89.57 MHz ( period = 11.164 ns )                    ; CCdata[32]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 5.334 ns                ;
; 35.112 ns                               ; 89.64 MHz ( period = 11.156 ns )                    ; CCdata[20]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 5.329 ns                ;
; 35.113 ns                               ; 89.65 MHz ( period = 11.154 ns )                    ; CCdata[29]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 5.328 ns                ;
; 35.355 ns                               ; 93.72 MHz ( period = 10.670 ns )                    ; CCdata[21]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.441 ns                 ; 5.086 ns                ;
; 35.357 ns                               ; 93.76 MHz ( period = 10.666 ns )                    ; CCdata[33]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 5.085 ns                ;
; 35.366 ns                               ; 93.91 MHz ( period = 10.648 ns )                    ; CCdata[27]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 5.064 ns                ;
; 35.401 ns                               ; 94.54 MHz ( period = 10.578 ns )                    ; CCdata[30]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.430 ns                 ; 5.029 ns                ;
; 35.591 ns                               ; 98.06 MHz ( period = 10.198 ns )                    ; CCdata[14]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.851 ns                ;
; 35.684 ns                               ; 99.88 MHz ( period = 10.012 ns )                    ; CCdata[43]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.758 ns                ;
; 35.783 ns                               ; 101.90 MHz ( period = 9.814 ns )                    ; CCdata[12]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.659 ns                ;
; 35.911 ns                               ; 104.62 MHz ( period = 9.558 ns )                    ; CCdata[37]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.531 ns                ;
; 35.922 ns                               ; 104.87 MHz ( period = 9.536 ns )                    ; CCdata[41]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.520 ns                ;
; 35.923 ns                               ; 104.89 MHz ( period = 9.534 ns )                    ; CCdata[35]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.519 ns                ;
; 36.184 ns                               ; 110.96 MHz ( period = 9.012 ns )                    ; CCdata[38]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.258 ns                ;
; 36.271 ns                               ; 113.15 MHz ( period = 8.838 ns )                    ; CCdata[13]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 4.171 ns                ;
; 36.900 ns                               ; 131.93 MHz ( period = 7.580 ns )                    ; CCdata[39]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 3.542 ns                ;
; 37.651 ns                               ; 164.53 MHz ( period = 6.078 ns )                    ; CCdata[48]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 40.442 ns                 ; 2.791 ns                ;
; 38.620 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[10] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.936 ns                ;
; 38.620 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[7]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.936 ns                ;
; 38.620 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[2]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.936 ns                ;
; 38.620 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[1]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.936 ns                ;
; 38.620 ns                               ; 241.55 MHz ( period = 4.140 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[12]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.936 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[12]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[2]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[0]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[8]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[9]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[6]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[4]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[13]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[12]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[1]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[3]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[10]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[11]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[5]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[15]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 38.926 ns                               ; 283.45 MHz ( period = 3.528 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[14]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.559 ns                 ; 4.633 ns                ;
; 39.016 ns                               ; 298.69 MHz ( period = 3.348 ns )                    ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_right_sample[7]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.552 ns                 ; 4.536 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[9]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[0]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[4]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[7]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[2]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[6]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[5]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[8]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[15]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[11]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[14]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.363 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[10]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.188 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[5]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[4]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[1]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[0]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[8]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[6]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[3]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[12] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[14] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[11] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[15] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.369 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[13] ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.556 ns                 ; 4.187 ns                ;
; 39.377 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[3]    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.174 ns                ;
; 39.377 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|local_left_sample[13]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.551 ns                 ; 4.174 ns                ;
; 39.380 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[2]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.540 ns                 ; 4.160 ns                ;
; 39.380 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[13]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.540 ns                 ; 4.160 ns                ;
; 39.380 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_right_sample[9]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.540 ns                 ; 4.160 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[10]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[0]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[4]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[5]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[1]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[14]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[6]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[8]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[11]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[3]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[9]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[7]   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.136 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SIQO|local_left_sample[15]  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 3.402 ns                ;
; 40.368 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[6]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 3.178 ns                ;
; 40.368 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[3]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 3.178 ns                ;
; 40.368 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[4]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 3.178 ns                ;
; 40.368 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[2]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 3.178 ns                ;
; 40.368 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[1]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 3.178 ns                ;
; 40.368 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[0]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 3.178 ns                ;
; 40.368 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCcount[5]                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 3.178 ns                ;
; 41.201 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.010           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 2.337 ns                ;
; 41.201 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.100           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 2.337 ns                ;
; 41.222 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCstate.00                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 2.324 ns                ;
; 41.224 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCstate.10                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 2.322 ns                ;
; 41.237 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.011           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 2.301 ns                ;
; 41.313 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.000           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 2.225 ns                ;
; 41.376 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; I2SAudioOut:I2SAO|TLV_state.001           ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.538 ns                 ; 2.162 ns                ;
; 41.395 ns                               ; None                                                ; frequency[30]                                                                     ; CCdata[42]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.002 ns                 ; 1.607 ns                ;
; 41.478 ns                               ; None                                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CCstate.01                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 43.546 ns                 ; 2.068 ns                ;
; 41.614 ns                               ; None                                                ; frequency[3]                                                                      ; CCdata[15]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.419 ns                 ; 1.805 ns                ;
; 41.726 ns                               ; None                                                ; frequency[21]                                                                     ; CCdata[33]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.407 ns                 ; 1.681 ns                ;
; 41.726 ns                               ; None                                                ; have_sync                                                                         ; CCdata[48]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.417 ns                 ; 1.691 ns                ;
; 41.741 ns                               ; None                                                ; frequency[13]                                                                     ; CCdata[25]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.388 ns                 ; 1.647 ns                ;
; 41.762 ns                               ; None                                                ; frequency[4]                                                                      ; CCdata[16]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.389 ns                 ; 1.627 ns                ;
; 41.766 ns                               ; None                                                ; frequency[29]                                                                     ; CCdata[41]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.407 ns                 ; 1.641 ns                ;
; 41.769 ns                               ; None                                                ; frequency[2]                                                                      ; CCdata[14]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.388 ns                 ; 1.619 ns                ;
; 41.776 ns                               ; None                                                ; frequency[23]                                                                     ; CCdata[35]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.983 ns                 ; 1.207 ns                ;
; 41.776 ns                               ; None                                                ; frequency[27]                                                                     ; CCdata[39]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.407 ns                 ; 1.631 ns                ;
; 41.783 ns                               ; None                                                ; frequency[17]                                                                     ; CCdata[29]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.408 ns                 ; 1.625 ns                ;
; 41.794 ns                               ; None                                                ; frequency[25]                                                                     ; CCdata[37]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.002 ns                 ; 1.208 ns                ;
; 41.799 ns                               ; None                                                ; frequency[1]                                                                      ; CCdata[13]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.420 ns                 ; 1.621 ns                ;
; 41.801 ns                               ; None                                                ; frequency[18]                                                                     ; CCdata[30]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.419 ns                 ; 1.618 ns                ;
; 41.812 ns                               ; None                                                ; frequency[12]                                                                     ; CCdata[24]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.421 ns                 ; 1.609 ns                ;
; 41.821 ns                               ; None                                                ; frequency[9]                                                                      ; CCdata[21]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.421 ns                 ; 1.600 ns                ;
; 41.875 ns                               ; None                                                ; frequency[8]                                                                      ; CCdata[20]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.421 ns                 ; 1.546 ns                ;
; 41.913 ns                               ; None                                                ; frequency[31]                                                                     ; CCdata[43]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.407 ns                 ; 1.494 ns                ;
; 41.918 ns                               ; None                                                ; frequency[22]                                                                     ; CCdata[34]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.407 ns                 ; 1.489 ns                ;
; 41.921 ns                               ; None                                                ; frequency[0]                                                                      ; CCdata[12]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.388 ns                 ; 1.467 ns                ;
; 41.931 ns                               ; None                                                ; frequency[16]                                                                     ; CCdata[28]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.408 ns                 ; 1.477 ns                ;
; 41.934 ns                               ; None                                                ; frequency[5]                                                                      ; CCdata[17]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.388 ns                 ; 1.454 ns                ;
; 41.937 ns                               ; None                                                ; frequency[28]                                                                     ; CCdata[40]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.984 ns                 ; 1.047 ns                ;
; 41.938 ns                               ; None                                                ; frequency[24]                                                                     ; CCdata[36]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.408 ns                 ; 1.470 ns                ;
; 41.939 ns                               ; None                                                ; frequency[20]                                                                     ; CCdata[32]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 42.983 ns                 ; 1.044 ns                ;
; 41.942 ns                               ; None                                                ; frequency[26]                                                                     ; CCdata[38]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.407 ns                 ; 1.465 ns                ;
; 41.960 ns                               ; None                                                ; frequency[19]                                                                     ; CCdata[31]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.419 ns                 ; 1.459 ns                ;
; 41.960 ns                               ; None                                                ; Rx_control_0[0]                                                                   ; CCdata[48]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.416 ns                 ; 1.456 ns                ;
; 42.225 ns                               ; None                                                ; frequency[10]                                                                     ; CCdata[22]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.432 ns                 ; 1.207 ns                ;
; 42.225 ns                               ; None                                                ; frequency[15]                                                                     ; CCdata[27]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.432 ns                 ; 1.207 ns                ;
; 42.387 ns                               ; None                                                ; frequency[6]                                                                      ; CCdata[18]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.432 ns                 ; 1.045 ns                ;
; 42.499 ns                               ; None                                                ; frequency[11]                                                                     ; CCdata[23]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.400 ns                 ; 0.901 ns                ;
; 42.657 ns                               ; None                                                ; frequency[14]                                                                     ; CCdata[26]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.400 ns                 ; 0.743 ns                ;
; 42.662 ns                               ; None                                                ; frequency[7]                                                                      ; CCdata[19]                                ; BCLK       ; CLK_12MHZ ; 40.690 ns                   ; 43.400 ns                 ; 0.738 ns                ;
; 73.246 ns                               ; 122.94 MHz ( period = 8.134 ns )                    ; CCcount[2]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.870 ns                ;
; 73.388 ns                               ; 125.13 MHz ( period = 7.992 ns )                    ; CCcount[3]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 7.728 ns                ;
; 74.072 ns                               ; 136.84 MHz ( period = 7.308 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.130 ns                 ; 7.058 ns                ;
; 74.122 ns                               ; 137.78 MHz ( period = 7.258 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.130 ns                 ; 7.008 ns                ;
; 74.200 ns                               ; 139.28 MHz ( period = 7.180 ns )                    ; CCcount[0]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 6.916 ns                ;
; 74.461 ns                               ; 144.53 MHz ( period = 6.919 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.111 ns                 ; 6.650 ns                ;
; 74.508 ns                               ; 145.52 MHz ( period = 6.872 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.111 ns                 ; 6.603 ns                ;
; 74.579 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; CCcount[1]                                                                        ; CC~reg0                                   ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 6.537 ns                ;
; 74.652 ns                               ; 148.63 MHz ( period = 6.728 ns )                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.117 ns                 ; 6.465 ns                ;
; 74.716 ns                               ; 150.06 MHz ( period = 6.664 ns )                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.117 ns                 ; 6.401 ns                ;
; 74.825 ns                               ; 152.56 MHz ( period = 6.555 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.098 ns                 ; 6.273 ns                ;
; 74.869 ns                               ; 153.59 MHz ( period = 6.511 ns )                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.098 ns                 ; 6.229 ns                ;
; 75.197 ns                               ; 161.73 MHz ( period = 6.183 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.111 ns                 ; 5.914 ns                ;
; 75.303 ns                               ; 164.55 MHz ( period = 6.077 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[2]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.114 ns                 ; 5.811 ns                ;
; 75.533 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[12]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.111 ns                 ; 5.578 ns                ;
; 75.671 ns                               ; 175.16 MHz ( period = 5.709 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.108 ns                 ; 5.437 ns                ;
; 75.716 ns                               ; 176.55 MHz ( period = 5.664 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[12]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.095 ns                 ; 5.379 ns                ;
; 75.735 ns                               ; 177.15 MHz ( period = 5.645 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 5.381 ns                ;
; 75.787 ns                               ; 178.79 MHz ( period = 5.593 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[2]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.098 ns                 ; 5.311 ns                ;
; 75.893 ns                               ; 182.25 MHz ( period = 5.487 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[4]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 5.223 ns                ;
; 75.898 ns                               ; 182.42 MHz ( period = 5.482 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[3]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 5.218 ns                ;
; 75.920 ns                               ; 183.15 MHz ( period = 5.460 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.108 ns                 ; 5.188 ns                ;
; 75.954 ns                               ; 184.30 MHz ( period = 5.426 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.108 ns                 ; 5.154 ns                ;
; 75.983 ns                               ; 185.29 MHz ( period = 5.397 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 5.133 ns                ;
; 76.152 ns                               ; 191.28 MHz ( period = 5.228 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.964 ns                ;
; 76.191 ns                               ; 192.72 MHz ( period = 5.189 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.108 ns                 ; 4.917 ns                ;
; 76.192 ns                               ; 192.75 MHz ( period = 5.188 ns )                    ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.108 ns                 ; 4.916 ns                ;
; 76.286 ns                               ; 196.31 MHz ( period = 5.094 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[5]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.098 ns                 ; 4.812 ns                ;
; 76.286 ns                               ; 196.31 MHz ( period = 5.094 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[1]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.098 ns                 ; 4.812 ns                ;
; 76.317 ns                               ; 197.51 MHz ( period = 5.063 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[10]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.799 ns                ;
; 76.532 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[4]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.098 ns                 ; 4.566 ns                ;
; 76.533 ns                               ; 206.31 MHz ( period = 4.847 ns )                    ; I2SAudioOut:I2SIQO|local_right_sample[0]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.098 ns                 ; 4.565 ns                ;
; 76.616 ns                               ; 209.91 MHz ( period = 4.764 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[0]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.500 ns                ;
; 76.625 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[11]                                          ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.491 ns                ;
; 76.649 ns                               ; 211.37 MHz ( period = 4.731 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.467 ns                ;
; 76.658 ns                               ; 211.77 MHz ( period = 4.722 ns )                    ; TX_state[3]                                                                       ; TX_state[0]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.458 ns                ;
; 76.685 ns                               ; 212.99 MHz ( period = 4.695 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.431 ns                ;
; 76.715 ns                               ; 214.36 MHz ( period = 4.665 ns )                    ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; I2SAudioOut:I2SAO|outbit_o                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.401 ns                ;
; 76.716 ns                               ; 214.41 MHz ( period = 4.664 ns )                    ; TX_state[2]                                                                       ; Tx_data[7]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.107 ns                 ; 4.391 ns                ;
; 76.716 ns                               ; 214.41 MHz ( period = 4.664 ns )                    ; TX_state[2]                                                                       ; Tx_data[6]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.107 ns                 ; 4.391 ns                ;
; 76.716 ns                               ; 214.41 MHz ( period = 4.664 ns )                    ; TX_state[2]                                                                       ; Tx_data[5]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.107 ns                 ; 4.391 ns                ;
; 76.716 ns                               ; 214.41 MHz ( period = 4.664 ns )                    ; TX_state[2]                                                                       ; Tx_data[4]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.107 ns                 ; 4.391 ns                ;
; 76.716 ns                               ; 214.41 MHz ( period = 4.664 ns )                    ; TX_state[2]                                                                       ; Tx_data[1]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.107 ns                 ; 4.391 ns                ;
; 76.716 ns                               ; 214.41 MHz ( period = 4.664 ns )                    ; TX_state[2]                                                                       ; Tx_data[3]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.107 ns                 ; 4.391 ns                ;
; 76.726 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; TX_state[2]                                                                       ; Tx_data[2]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.109 ns                 ; 4.383 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[13]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[12]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[9]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[8]                                ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[15]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[14]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[11]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.731 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; TX_state[2]                                                                       ; Tx_data[10]                               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.138 ns                 ; 4.407 ns                ;
; 76.802 ns                               ; 218.44 MHz ( period = 4.578 ns )                    ; I2SAudioOut:I2SIQO|local_left_sample[1]                                           ; I2SAudioOut:I2SIQO|outbit_o               ; CLK_12MHZ  ; CLK_12MHZ ; 81.380 ns                   ; 81.116 ns                 ; 4.314 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                   ;                                           ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.029 ns                               ; 128.14 MHz ( period = 7.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 6.016 ns                ;
; 13.029 ns                               ; 128.14 MHz ( period = 7.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 6.016 ns                ;
; 13.029 ns                               ; 128.14 MHz ( period = 7.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 6.016 ns                ;
; 13.029 ns                               ; 128.14 MHz ( period = 7.804 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 6.016 ns                ;
; 13.056 ns                               ; 128.58 MHz ( period = 7.777 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.989 ns                ;
; 13.056 ns                               ; 128.58 MHz ( period = 7.777 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.989 ns                ;
; 13.056 ns                               ; 128.58 MHz ( period = 7.777 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.989 ns                ;
; 13.056 ns                               ; 128.58 MHz ( period = 7.777 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.989 ns                ;
; 13.070 ns                               ; 128.82 MHz ( period = 7.763 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.975 ns                ;
; 13.070 ns                               ; 128.82 MHz ( period = 7.763 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.975 ns                ;
; 13.070 ns                               ; 128.82 MHz ( period = 7.763 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.975 ns                ;
; 13.070 ns                               ; 128.82 MHz ( period = 7.763 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.975 ns                ;
; 13.096 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.949 ns                ;
; 13.096 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.949 ns                ;
; 13.096 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.949 ns                ;
; 13.096 ns                               ; 129.25 MHz ( period = 7.737 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.949 ns                ;
; 13.210 ns                               ; 131.18 MHz ( period = 7.623 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.835 ns                ;
; 13.210 ns                               ; 131.18 MHz ( period = 7.623 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.835 ns                ;
; 13.210 ns                               ; 131.18 MHz ( period = 7.623 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.835 ns                ;
; 13.210 ns                               ; 131.18 MHz ( period = 7.623 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.835 ns                ;
; 13.264 ns                               ; 132.12 MHz ( period = 7.569 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.781 ns                ;
; 13.264 ns                               ; 132.12 MHz ( period = 7.569 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.781 ns                ;
; 13.264 ns                               ; 132.12 MHz ( period = 7.569 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.781 ns                ;
; 13.264 ns                               ; 132.12 MHz ( period = 7.569 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.781 ns                ;
; 13.277 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 7.412 ns                ;
; 13.303 ns                               ; 132.80 MHz ( period = 7.530 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 7.386 ns                ;
; 13.388 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.657 ns                ;
; 13.388 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.657 ns                ;
; 13.388 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.657 ns                ;
; 13.388 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.657 ns                ;
; 13.395 ns                               ; 134.44 MHz ( period = 7.438 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.519 ns                ;
; 13.420 ns                               ; 134.90 MHz ( period = 7.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.625 ns                ;
; 13.420 ns                               ; 134.90 MHz ( period = 7.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.625 ns                ;
; 13.420 ns                               ; 134.90 MHz ( period = 7.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.625 ns                ;
; 13.420 ns                               ; 134.90 MHz ( period = 7.413 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 5.625 ns                ;
; 13.421 ns                               ; 134.92 MHz ( period = 7.412 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.493 ns                ;
; 13.471 ns                               ; 135.83 MHz ( period = 7.362 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 7.218 ns                ;
; 13.589 ns                               ; 138.05 MHz ( period = 7.244 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.325 ns                ;
; 13.627 ns                               ; 138.77 MHz ( period = 7.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 7.062 ns                ;
; 13.679 ns                               ; 139.78 MHz ( period = 7.154 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 7.010 ns                ;
; 13.706 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.983 ns                ;
; 13.745 ns                               ; 141.08 MHz ( period = 7.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.169 ns                ;
; 13.797 ns                               ; 142.13 MHz ( period = 7.036 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.117 ns                ;
; 13.824 ns                               ; 142.67 MHz ( period = 7.009 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 7.090 ns                ;
; 13.860 ns                               ; 143.41 MHz ( period = 6.973 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.829 ns                ;
; 13.900 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 8.313 ns                ;
; 13.924 ns                               ; 144.74 MHz ( period = 6.909 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 8.289 ns                ;
; 13.978 ns                               ; 145.88 MHz ( period = 6.855 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.936 ns                ;
; 14.018 ns                               ; 146.74 MHz ( period = 6.815 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 8.420 ns                ;
; 14.038 ns                               ; 147.17 MHz ( period = 6.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.651 ns                ;
; 14.042 ns                               ; 147.25 MHz ( period = 6.791 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 8.396 ns                ;
; 14.053 ns                               ; 147.49 MHz ( period = 6.780 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.861 ns                ;
; 14.079 ns                               ; 148.06 MHz ( period = 6.754 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.835 ns                ;
; 14.080 ns                               ; 148.08 MHz ( period = 6.753 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 8.133 ns                ;
; 14.156 ns                               ; 149.77 MHz ( period = 6.677 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.758 ns                ;
; 14.198 ns                               ; 150.72 MHz ( period = 6.635 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 8.240 ns                ;
; 14.237 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 4.808 ns                ;
; 14.237 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 4.808 ns                ;
; 14.237 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 4.808 ns                ;
; 14.237 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.045 ns                 ; 4.808 ns                ;
; 14.247 ns                               ; 151.84 MHz ( period = 6.586 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.667 ns                ;
; 14.262 ns                               ; 152.18 MHz ( period = 6.571 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.951 ns                ;
; 14.271 ns                               ; 152.39 MHz ( period = 6.562 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.418 ns                ;
; 14.380 ns                               ; 154.97 MHz ( period = 6.453 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 8.058 ns                ;
; 14.389 ns                               ; 155.18 MHz ( period = 6.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.525 ns                ;
; 14.403 ns                               ; 155.52 MHz ( period = 6.430 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.511 ns                ;
; 14.410 ns                               ; 155.69 MHz ( period = 6.423 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.279 ns                ;
; 14.436 ns                               ; 156.32 MHz ( period = 6.397 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.253 ns                ;
; 14.443 ns                               ; 156.49 MHz ( period = 6.390 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.246 ns                ;
; 14.455 ns                               ; 156.79 MHz ( period = 6.378 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.459 ns                ;
; 14.459 ns                               ; 156.89 MHz ( period = 6.374 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.406 ns                 ; 5.947 ns                ;
; 14.469 ns                               ; 157.13 MHz ( period = 6.364 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.220 ns                ;
; 14.482 ns                               ; 157.46 MHz ( period = 6.351 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.432 ns                ;
; 14.492 ns                               ; 157.70 MHz ( period = 6.341 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.197 ns                ;
; 14.518 ns                               ; 158.35 MHz ( period = 6.315 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.171 ns                ;
; 14.521 ns                               ; 158.43 MHz ( period = 6.312 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.168 ns                ;
; 14.547 ns                               ; 159.08 MHz ( period = 6.286 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.142 ns                ;
; 14.604 ns                               ; 160.54 MHz ( period = 6.229 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.085 ns                ;
; 14.610 ns                               ; 160.69 MHz ( period = 6.223 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.603 ns                ;
; 14.634 ns                               ; 161.32 MHz ( period = 6.199 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.579 ns                ;
; 14.636 ns                               ; 161.37 MHz ( period = 6.197 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.278 ns                ;
; 14.637 ns                               ; 161.39 MHz ( period = 6.196 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.052 ns                ;
; 14.643 ns                               ; 161.55 MHz ( period = 6.190 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.570 ns                ;
; 14.667 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.546 ns                ;
; 14.676 ns                               ; 162.42 MHz ( period = 6.157 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 7.762 ns                ;
; 14.686 ns                               ; 162.68 MHz ( period = 6.147 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 6.003 ns                ;
; 14.700 ns                               ; 163.05 MHz ( period = 6.133 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 7.738 ns                ;
; 14.715 ns                               ; 163.45 MHz ( period = 6.118 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.974 ns                ;
; 14.721 ns                               ; 163.61 MHz ( period = 6.112 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.492 ns                ;
; 14.745 ns                               ; 164.26 MHz ( period = 6.088 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.468 ns                ;
; 14.751 ns                               ; 164.42 MHz ( period = 6.082 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.653 ns                ;
; 14.760 ns                               ; 164.66 MHz ( period = 6.073 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.929 ns                ;
; 14.778 ns                               ; 165.15 MHz ( period = 6.055 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.626 ns                ;
; 14.790 ns                               ; 165.48 MHz ( period = 6.043 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.423 ns                ;
; 14.792 ns                               ; 165.54 MHz ( period = 6.041 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.612 ns                ;
; 14.793 ns                               ; 165.56 MHz ( period = 6.040 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.896 ns                ;
; 14.812 ns                               ; 166.09 MHz ( period = 6.021 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.877 ns                ;
; 14.814 ns                               ; 166.14 MHz ( period = 6.019 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 6.100 ns                ;
; 14.818 ns                               ; 166.25 MHz ( period = 6.015 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.586 ns                ;
; 14.823 ns                               ; 166.39 MHz ( period = 6.010 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.390 ns                ;
; 14.839 ns                               ; 166.83 MHz ( period = 5.994 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.850 ns                ;
; 14.842 ns                               ; 166.92 MHz ( period = 5.991 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.847 ns                ;
; 14.845 ns                               ; 167.00 MHz ( period = 5.988 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.844 ns                ;
; 14.856 ns                               ; 167.31 MHz ( period = 5.977 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 7.582 ns                ;
; 14.871 ns                               ; 167.73 MHz ( period = 5.962 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.818 ns                ;
; 14.872 ns                               ; 167.76 MHz ( period = 5.961 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.817 ns                ;
; 14.894 ns                               ; 168.38 MHz ( period = 5.939 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.795 ns                ;
; 14.901 ns                               ; 168.58 MHz ( period = 5.932 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.312 ns                ;
; 14.921 ns                               ; 169.15 MHz ( period = 5.912 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.768 ns                ;
; 14.923 ns                               ; 169.20 MHz ( period = 5.910 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.766 ns                ;
; 14.932 ns                               ; 169.46 MHz ( period = 5.901 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.472 ns                ;
; 14.950 ns                               ; 169.98 MHz ( period = 5.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.739 ns                ;
; 14.972 ns                               ; 170.62 MHz ( period = 5.861 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.241 ns                ;
; 14.986 ns                               ; 171.03 MHz ( period = 5.847 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.418 ns                ;
; 14.993 ns                               ; 171.23 MHz ( period = 5.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.696 ns                ;
; 14.994 ns                               ; 171.26 MHz ( period = 5.839 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 5.575 ns                ;
; 15.005 ns                               ; 171.59 MHz ( period = 5.828 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.208 ns                ;
; 15.026 ns                               ; 172.21 MHz ( period = 5.807 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.663 ns                ;
; 15.038 ns                               ; 172.56 MHz ( period = 5.795 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.438 ns                 ; 7.400 ns                ;
; 15.047 ns                               ; 172.83 MHz ( period = 5.786 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.914 ns                 ; 5.867 ns                ;
; 15.075 ns                               ; 173.67 MHz ( period = 5.758 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.614 ns                ;
; 15.083 ns                               ; 173.91 MHz ( period = 5.750 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.130 ns                ;
; 15.104 ns                               ; 174.55 MHz ( period = 5.729 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.585 ns                ;
; 15.110 ns                               ; 174.73 MHz ( period = 5.723 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.294 ns                ;
; 15.115 ns                               ; 174.89 MHz ( period = 5.718 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.098 ns                ;
; 15.139 ns                               ; 175.62 MHz ( period = 5.694 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 7.074 ns                ;
; 15.142 ns                               ; 175.72 MHz ( period = 5.691 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 5.262 ns                ;
; 15.171 ns                               ; 176.62 MHz ( period = 5.662 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.518 ns                ;
; 15.204 ns                               ; 177.65 MHz ( period = 5.629 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.485 ns                ;
; 15.253 ns                               ; 179.21 MHz ( period = 5.580 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.436 ns                ;
; 15.282 ns                               ; 180.15 MHz ( period = 5.551 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.407 ns                ;
; 15.295 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 6.918 ns                ;
; 15.404 ns                               ; 184.20 MHz ( period = 5.429 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.285 ns                ;
; 15.437 ns                               ; 185.32 MHz ( period = 5.396 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.252 ns                ;
; 15.477 ns                               ; 186.71 MHz ( period = 5.356 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 22.213 ns                 ; 6.736 ns                ;
; 15.486 ns                               ; 187.02 MHz ( period = 5.347 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.203 ns                ;
; 15.515 ns                               ; 188.04 MHz ( period = 5.318 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.689 ns                 ; 5.174 ns                ;
; 15.547 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 5.143 ns                ;
; 15.627 ns                               ; 192.09 MHz ( period = 5.206 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 19.046 ns                 ; 3.419 ns                ;
; 15.665 ns                               ; 193.50 MHz ( period = 5.168 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 5.250 ns                ;
; 15.930 ns                               ; 203.96 MHz ( period = 4.903 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.475 ns                ;
; 15.956 ns                               ; 205.04 MHz ( period = 4.877 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.449 ns                ;
; 15.959 ns                               ; 205.17 MHz ( period = 4.874 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.404 ns                 ; 4.445 ns                ;
; 16.031 ns                               ; 208.25 MHz ( period = 4.802 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.374 ns                ;
; 16.057 ns                               ; 209.38 MHz ( period = 4.776 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.406 ns                 ; 4.349 ns                ;
; 16.058 ns                               ; 209.42 MHz ( period = 4.775 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.347 ns                ;
; 16.124 ns                               ; 212.36 MHz ( period = 4.709 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.281 ns                ;
; 16.212 ns                               ; 216.40 MHz ( period = 4.621 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.193 ns                ;
; 16.248 ns                               ; 218.10 MHz ( period = 4.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 4.442 ns                ;
; 16.280 ns                               ; 219.64 MHz ( period = 4.553 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.125 ns                ;
; 16.323 ns                               ; 221.73 MHz ( period = 4.510 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 4.592 ns                ;
; 16.350 ns                               ; 223.06 MHz ( period = 4.483 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.218 ns                ;
; 16.350 ns                               ; 223.06 MHz ( period = 4.483 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.218 ns                ;
; 16.366 ns                               ; 223.86 MHz ( period = 4.467 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 4.549 ns                ;
; 16.377 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.191 ns                ;
; 16.377 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.191 ns                ;
; 16.390 ns                               ; 225.07 MHz ( period = 4.443 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 4.015 ns                ;
; 16.391 ns                               ; 225.12 MHz ( period = 4.442 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.177 ns                ;
; 16.391 ns                               ; 225.12 MHz ( period = 4.442 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.177 ns                ;
; 16.417 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.151 ns                ;
; 16.417 ns                               ; 226.45 MHz ( period = 4.416 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.151 ns                ;
; 16.531 ns                               ; 232.45 MHz ( period = 4.302 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.037 ns                ;
; 16.531 ns                               ; 232.45 MHz ( period = 4.302 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 4.037 ns                ;
; 16.585 ns                               ; 235.40 MHz ( period = 4.248 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.983 ns                ;
; 16.585 ns                               ; 235.40 MHz ( period = 4.248 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.983 ns                ;
; 16.697 ns                               ; 241.78 MHz ( period = 4.136 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.285 ns                 ; 3.588 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.859 ns                ;
; 16.709 ns                               ; 242.48 MHz ( period = 4.124 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.859 ns                ;
; 16.741 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.827 ns                ;
; 16.741 ns                               ; 244.38 MHz ( period = 4.092 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.827 ns                ;
; 16.762 ns                               ; 245.64 MHz ( period = 4.071 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 3.928 ns                ;
; 16.924 ns                               ; 255.82 MHz ( period = 3.909 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.405 ns                 ; 3.481 ns                ;
; 16.960 ns                               ; 258.20 MHz ( period = 3.873 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 3.730 ns                ;
; 16.993 ns                               ; 260.42 MHz ( period = 3.840 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 3.697 ns                ;
; 17.024 ns                               ; 262.54 MHz ( period = 3.809 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.915 ns                 ; 3.891 ns                ;
; 17.071 ns                               ; 265.82 MHz ( period = 3.762 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 3.619 ns                ;
; 17.264 ns                               ; 280.19 MHz ( period = 3.569 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.305 ns                ;
; 17.266 ns                               ; 280.35 MHz ( period = 3.567 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.303 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.278 ns                ;
; 17.293 ns                               ; 282.49 MHz ( period = 3.540 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.276 ns                ;
; 17.445 ns                               ; 295.16 MHz ( period = 3.388 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.124 ns                ;
; 17.447 ns                               ; 295.33 MHz ( period = 3.386 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.122 ns                ;
; 17.463 ns                               ; 296.74 MHz ( period = 3.370 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 3.227 ns                ;
; 17.558 ns                               ; 305.34 MHz ( period = 3.275 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.010 ns                ;
; 17.558 ns                               ; 305.34 MHz ( period = 3.275 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.568 ns                 ; 3.010 ns                ;
; 17.623 ns                               ; 311.53 MHz ( period = 3.210 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.946 ns                ;
; 17.625 ns                               ; 311.72 MHz ( period = 3.208 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.944 ns                ;
; 17.629 ns                               ; 312.11 MHz ( period = 3.204 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.940 ns                ;
; 17.650 ns                               ; 314.17 MHz ( period = 3.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.919 ns                ;
; 17.653 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.916 ns                ;
; 17.682 ns                               ; 317.36 MHz ( period = 3.151 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.344 ns                 ; 2.662 ns                ;
; 17.688 ns                               ; 317.97 MHz ( period = 3.145 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.344 ns                 ; 2.656 ns                ;
; 17.694 ns                               ; 318.57 MHz ( period = 3.139 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.875 ns                ;
; 17.765 ns                               ; 325.95 MHz ( period = 3.068 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.804 ns                ;
; 17.818 ns                               ; 331.67 MHz ( period = 3.015 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 2.872 ns                ;
; 17.827 ns                               ; 332.67 MHz ( period = 3.006 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.742 ns                ;
; 17.840 ns                               ; 334.11 MHz ( period = 2.993 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 2.850 ns                ;
; 17.849 ns                               ; 335.12 MHz ( period = 2.984 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.690 ns                 ; 2.841 ns                ;
; 18.022 ns                               ; 355.75 MHz ( period = 2.811 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.547 ns                ;
; 18.077 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.492 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 16.918 ns ; 255.43 MHz ( period = 3.915 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.655 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.233 ns ; 277.78 MHz ( period = 3.600 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.340 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.461 ns ; 296.56 MHz ( period = 3.372 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 3.112 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 17.776 ns ; 327.12 MHz ( period = 3.057 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.573 ns                 ; 2.797 ns                ;
; 19.365 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 1.204 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_PTT|clean_pb                                                                                                        ; debounce:de_PTT|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dot|clean_pb                                                                                                        ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; debounce:de_dash|clean_pb                                                                                                       ; debounce:de_dash|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLEN                                                                                                                            ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1]~reg0                                                                                                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLOE~reg0                                                                                                                       ; SLOE~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; SLRD~reg0                                                                                                                       ; SLRD~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Tx_read_clock                                                                                                                   ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[2]                                                                                                                     ; state_FX[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[1]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[0]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_FX[3]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.734 ns                                ; debounce:de_dot|pb_history[0]                                                                                                   ; debounce:de_dot|pb_history[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.736 ns                 ;
; 0.739 ns                                ; debounce:de_dash|pb_history[1]                                                                                                  ; debounce:de_dash|pb_history[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.740 ns                                ; debounce:de_dash|pb_history[0]                                                                                                  ; debounce:de_dash|pb_history[1]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.742 ns                 ;
; 0.747 ns                                ; debounce:de_PTT|pb_history[0]                                                                                                   ; debounce:de_PTT|pb_history[1]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|count[18]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.748 ns                                ; debounce:de_PTT|pb_history[3]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.750 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|pb_history[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.753 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera12_OTERM20                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.756 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|count[18]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; debounce:de_PTT|count[18]                                                                                                       ; debounce:de_PTT|count[18]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; RX_wait[7]                                                                                                                      ; RX_wait[7]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.773 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[10]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.776 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[4]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.778 ns                 ;
; 0.813 ns                                ; state_FX[1]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.815 ns                 ;
; 0.817 ns                                ; state_FX[0]                                                                                                                     ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.819 ns                 ;
; 0.895 ns                                ; debounce:de_PTT|pb_history[1]                                                                                                   ; debounce:de_PTT|pb_history[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.897 ns                 ;
; 0.907 ns                                ; debounce:de_dot|pb_history[1]                                                                                                   ; debounce:de_dot|pb_history[2]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.909 ns                 ;
; 0.917 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|pb_history[3]                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.918 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.920 ns                 ;
; 0.919 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[0]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.921 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[1]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.978 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[6]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 0.981 ns                 ;
; 0.989 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.094 ns                 ;
; 0.995 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.100 ns                 ;
; 0.995 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.100 ns                 ;
; 1.008 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.113 ns                 ;
; 1.030 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg9   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.085 ns                 ;
; 1.040 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg4   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.095 ns                 ;
; 1.043 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.098 ns                 ;
; 1.050 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[7]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.053 ns                 ;
; 1.050 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[11]                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.053 ns                 ;
; 1.054 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[0]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.057 ns                 ;
; 1.055 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; -0.001 ns                  ; 1.054 ns                 ;
; 1.057 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.112 ns                 ;
; 1.061 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.116 ns                 ;
; 1.067 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg6   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.122 ns                 ;
; 1.069 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[8]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[8]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.072 ns                 ;
; 1.079 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[5]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.082 ns                 ;
; 1.112 ns                                ; state_FX[0]                                                                                                                     ; TX_wait[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.113 ns                 ;
; 1.149 ns                                ; debounce:de_PTT|count[0]                                                                                                        ; debounce:de_PTT|count[0]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dot|count[0]                                                                                                        ; debounce:de_dot|count[0]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.149 ns                                ; debounce:de_dash|count[0]                                                                                                       ; debounce:de_dash|count[0]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.151 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|parity_OTERM46                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.153 ns                 ;
; 1.152 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera0_OTERM44                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.154 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.156 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.158 ns                 ;
; 1.158 ns                                ; debounce:de_PTT|count[9]                                                                                                        ; debounce:de_PTT|count[9]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dot|count[9]                                                                                                        ; debounce:de_dot|count[9]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.158 ns                                ; debounce:de_dash|count[9]                                                                                                       ; debounce:de_dash|count[9]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM32                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|parity_ff                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.163 ns                                ; debounce:de_PTT|count[10]                                                                                                       ; debounce:de_PTT|count[10]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.163 ns                                ; debounce:de_dot|count[10]                                                                                                       ; debounce:de_dot|count[10]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[2]                                                                                                        ; debounce:de_PTT|count[2]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[2]                                                                                                        ; debounce:de_dot|count[2]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[2]                                                                                                       ; debounce:de_dash|count[2]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_PTT|count[4]                                                                                                        ; debounce:de_PTT|count[4]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dot|count[4]                                                                                                        ; debounce:de_dot|count[4]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; debounce:de_dash|count[4]                                                                                                       ; debounce:de_dash|count[4]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[10]                                                                                                      ; debounce:de_dash|count[10]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_PTT|count[11]                                                                                                       ; debounce:de_PTT|count[11]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dot|count[11]                                                                                                       ; debounce:de_dot|count[11]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; debounce:de_dash|count[11]                                                                                                      ; debounce:de_dash|count[11]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[6]                                                                                                        ; debounce:de_PTT|count[6]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[6]                                                                                                        ; debounce:de_dot|count[6]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[6]                                                                                                       ; debounce:de_dash|count[6]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[7]                                                                                                        ; debounce:de_PTT|count[7]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[7]                                                                                                        ; debounce:de_dot|count[7]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[7]                                                                                                       ; debounce:de_dash|count[7]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[8]                                                                                                        ; debounce:de_PTT|count[8]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[8]                                                                                                        ; debounce:de_dot|count[8]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[8]                                                                                                       ; debounce:de_dash|count[8]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[13]                                                                                                       ; debounce:de_PTT|count[13]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[13]                                                                                                       ; debounce:de_dot|count[13]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[13]                                                                                                      ; debounce:de_dash|count[13]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_PTT|count[16]                                                                                                       ; debounce:de_PTT|count[16]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dot|count[16]                                                                                                       ; debounce:de_dot|count[16]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; debounce:de_dash|count[16]                                                                                                      ; debounce:de_dash|count[16]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.172 ns                                ; RX_wait[5]                                                                                                                      ; RX_wait[5]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[6]                                                                                                                      ; TX_wait[6]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; TX_wait[4]                                                                                                                      ; TX_wait[4]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; RX_wait[2]                                                                                                                      ; RX_wait[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.174 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.176 ns                 ;
; 1.175 ns                                ; debounce:de_PTT|pb_history[2]                                                                                                   ; debounce:de_PTT|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; TX_wait[0]                                                                                                                      ; TX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; RX_wait[0]                                                                                                                      ; RX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.182 ns                                ; TX_wait[2]                                                                                                                      ; TX_wait[2]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; debounce:de_dot|pb_history[2]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.183 ns                                ; debounce:de_dash|count[18]                                                                                                      ; debounce:de_dash|clean_pb                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.187 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM32                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera6_OTERM32                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.198 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.200 ns                 ;
; 1.199 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.204 ns                                ; debounce:de_PTT|count[17]                                                                                                       ; debounce:de_PTT|count[17]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dot|count[17]                                                                                                       ; debounce:de_dot|count[17]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.204 ns                                ; debounce:de_dash|count[17]                                                                                                      ; debounce:de_dash|count[17]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; debounce:de_dash|pb_history[2]                                                                                                  ; debounce:de_dash|pb_history[3]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.209 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[3]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.214 ns                                ; debounce:de_dot|pb_history[3]                                                                                                   ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.216 ns                 ;
; 1.215 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.217 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[1]                                                                                                        ; debounce:de_PTT|count[1]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[1]                                                                                                        ; debounce:de_dot|count[1]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[1]                                                                                                       ; debounce:de_dash|count[1]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[3]                                                                                                        ; debounce:de_PTT|count[3]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[3]                                                                                                        ; debounce:de_dot|count[3]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[3]                                                                                                       ; debounce:de_dash|count[3]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_PTT|count[12]                                                                                                       ; debounce:de_PTT|count[12]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dot|count[12]                                                                                                       ; debounce:de_dot|count[12]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; debounce:de_dash|count[12]                                                                                                      ; debounce:de_dash|count[12]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[5]                                                                                                        ; debounce:de_PTT|count[5]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[5]                                                                                                        ; debounce:de_dot|count[5]                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[5]                                                                                                       ; debounce:de_dash|count[5]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[14]                                                                                                       ; debounce:de_PTT|count[14]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[14]                                                                                                       ; debounce:de_dot|count[14]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[14]                                                                                                      ; debounce:de_dash|count[14]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_PTT|count[15]                                                                                                       ; debounce:de_PTT|count[15]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dot|count[15]                                                                                                       ; debounce:de_dot|count[15]                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; debounce:de_dash|count[15]                                                                                                      ; debounce:de_dash|count[15]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.225 ns                                ; TX_wait[5]                                                                                                                      ; TX_wait[5]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; TX_wait[3]                                                                                                                      ; TX_wait[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[3]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[3]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[4]                                                                                                                      ; RX_wait[4]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; RX_wait[3]                                                                                                                      ; RX_wait[3]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[9]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.229 ns                 ;
; 1.227 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.228 ns                                ; RX_wait[1]                                                                                                                      ; RX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; RX_wait[6]                                                                                                                      ; RX_wait[6]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; TX_wait[7]                                                                                                                      ; TX_wait[7]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; TX_wait[1]                                                                                                                      ; TX_wait[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|rdptr_g[1]                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.003 ns                   ; 1.234 ns                 ;
; 1.232 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.234 ns                 ;
; 1.233 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.233 ns                                ; state_FX[3]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.235 ns                                ; state_FX[3]                                                                                                                     ; SLWR~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.237 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.238 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.245 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[2]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.247 ns                 ;
; 1.246 ns                                ; state_FX[0]                                                                                                                     ; state_FX[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.248 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[11]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.248 ns                                ; state_FX[0]                                                                                                                     ; state_FX[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.250 ns                 ;
; 1.250 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[4]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.252 ns                 ;
; 1.251 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.252 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.254 ns                 ;
; 1.253 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[6]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.255 ns                 ;
; 1.256 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[7]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.258 ns                 ;
; 1.257 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[9]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[10]                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.259 ns                 ;
; 1.301 ns                                ; state_FX[1]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.303 ns                 ;
; 1.375 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.007 ns                   ; 1.382 ns                 ;
; 1.386 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.491 ns                 ;
; 1.387 ns                                ; state_FX[3]                                                                                                                     ; SLEN                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.389 ns                 ;
; 1.391 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.496 ns                 ;
; 1.399 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[10] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[10]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.400 ns                 ;
; 1.401 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera7_OTERM30                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.100 ns                   ; 1.501 ns                 ;
; 1.408 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.513 ns                 ;
; 1.413 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg3   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.521 ns                 ;
; 1.413 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera2_OTERM40                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg2   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.521 ns                 ;
; 1.414 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera10_OTERM24                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.105 ns                   ; 1.519 ns                 ;
; 1.415 ns                                ; state_FX[3]                                                                                                                     ; Tx_read_clock                                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.417 ns                 ;
; 1.417 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera1_OTERM42                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~portb_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.108 ns                   ; 1.525 ns                 ;
; 1.420 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera4_OTERM36                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg4  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.109 ns                   ; 1.529 ns                 ;
; 1.422 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera9_OTERM26                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_bwp|dffe9a[9]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.001 ns                   ; 1.423 ns                 ;
; 1.422 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera11_OTERM22                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[11]                                                                   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.422 ns                 ;
; 1.427 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.109 ns                   ; 1.536 ns                 ;
; 1.428 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_jv7:ws_dgrp|dffpipe_e09:dffpipe14|dffe15a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:ws_brp|dffe9a[4]                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.004 ns                   ; 1.432 ns                 ;
; 1.429 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[0]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.484 ns                 ;
; 1.431 ns                                ; debounce:de_dot|count[18]                                                                                                       ; debounce:de_dot|clean_pb                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.020 ns                   ; 1.451 ns                 ;
; 1.433 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[1]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a4~porta_address_reg1   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.055 ns                   ; 1.488 ns                 ;
; 1.433 ns                                ; state_FX[1]                                                                                                                     ; state_FX[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.002 ns                   ; 1.435 ns                 ;
; 1.435 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[8]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~porta_address_reg8   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.074 ns                   ; 1.509 ns                 ;
; 1.444 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_q96:rdptr_g1p|counter_ffa[5]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|ram_block4a0~porta_address_reg5   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.074 ns                   ; 1.518 ns                 ;
; 1.445 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera8_OTERM28                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|delayed_wrptr_g[8]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.000 ns                   ; 1.445 ns                 ;
; 1.446 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_jk6:wrptr_gp|countera3_OTERM38                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 0.111 ns                   ; 1.557 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'BCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.358 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.095 ns                 ;
; 0.359 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg7  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.096 ns                 ;
; 0.364 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg9  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.101 ns                 ;
; 0.368 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.105 ns                 ;
; 0.499 ns                                ; have_sync                                                                                                                       ; have_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.00010                                                                                                                 ; state_PWM.00010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; register[7]                                                                                                                     ; register[7]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01011                                                                                                                 ; state_PWM.01011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[2]                                                                                                                     ; AD_state[2]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; AD_state[6]                                                                                                                     ; AD_state[6]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; data_flag                                                                                                                       ; data_flag                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.733 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.735 ns                 ;
; 0.735 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[6]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[6]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.739 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[11]                                ; sync_Rx_used[11]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.741 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[5]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.744 ns                                ; state_PWM.01010                                                                                                                 ; state_PWM.01011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[4]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[4]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.744 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.746 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.748 ns                 ;
; 0.747 ns                                ; q[9]                                                                                                                            ; q[10]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.747 ns                                ; state_PWM.01011                                                                                                                 ; state_PWM.01100                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[3]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.750 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg5  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.487 ns                 ;
; 0.750 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg0  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.487 ns                 ;
; 0.751 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[11]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.754 ns                                ; q[12]                                                                                                                           ; q[13]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; q[12]                                                                                                                           ; register[12]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[5]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.756 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 0.757 ns                 ;
; 0.761 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[1]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[1]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.761 ns                                ; q[13]                                                                                                                           ; register[13]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; state_PWM.00100                                                                                                                 ; have_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; sync_count[8]                                                                                                                   ; sync_count[8]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.766 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.570 ns                 ;
; 0.767 ns                                ; state_PWM.00100                                                                                                                 ; state_PWM.00101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.768 ns                                ; state_PWM.00100                                                                                                                 ; state_PWM.00000                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.768 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.706 ns                   ; 1.474 ns                 ;
; 0.770 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.507 ns                 ;
; 0.772 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg4  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.509 ns                 ;
; 0.773 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[9]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.774 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.578 ns                 ;
; 0.774 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.511 ns                 ;
; 0.777 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.532 ns                 ;
; 0.779 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.706 ns                   ; 1.485 ns                 ;
; 0.780 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.782 ns                 ;
; 0.782 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.784 ns                 ;
; 0.786 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.590 ns                 ;
; 0.789 ns                                ; loop_counter[6]                                                                                                                 ; loop_counter[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.791 ns                 ;
; 0.791 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.595 ns                 ;
; 0.794 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.575 ns                 ;
; 0.795 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.550 ns                 ;
; 0.799 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.554 ns                 ;
; 0.800 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.581 ns                 ;
; 0.801 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.582 ns                 ;
; 0.802 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.561 ns                 ;
; 0.802 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.561 ns                 ;
; 0.803 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.584 ns                 ;
; 0.803 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.558 ns                 ;
; 0.803 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.607 ns                 ;
; 0.808 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.612 ns                 ;
; 0.813 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.568 ns                 ;
; 0.814 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.573 ns                 ;
; 0.827 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.582 ns                 ;
; 0.827 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.586 ns                 ;
; 0.830 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.589 ns                 ;
; 0.831 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.612 ns                 ;
; 0.842 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.601 ns                 ;
; 0.844 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg6  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.737 ns                   ; 1.581 ns                 ;
; 0.880 ns                                ; state_PWM.01001                                                                                                                 ; state_PWM.01010                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.882 ns                 ;
; 0.898 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[1]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[1]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.901 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.906 ns                                ; q[2]                                                                                                                            ; q[3]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.906 ns                                ; q[10]                                                                                                                           ; q[11]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.914 ns                                ; state_PWM.00101                                                                                                                 ; state_PWM.00110                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 0.927 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[12] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.929 ns                 ;
; 0.928 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[12]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 0.929 ns                 ;
; 0.932 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[12]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 0.933 ns                 ;
; 0.966 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[11]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.968 ns                 ;
; 0.968 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[5]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 0.970 ns                 ;
; 0.994 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[7]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[6]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.011 ns                  ; 0.983 ns                 ;
; 1.003 ns                                ; q[9]                                                                                                                            ; register[9]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.771 ns                   ; 1.774 ns                 ;
; 1.005 ns                                ; q[11]                                                                                                                           ; q[12]                                                                                                                                                    ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.802 ns                   ; 1.807 ns                 ;
; 1.005 ns                                ; q[11]                                                                                                                           ; register[11]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.802 ns                   ; 1.807 ns                 ;
; 1.021 ns                                ; q[10]                                                                                                                           ; register[10]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.786 ns                   ; 1.807 ns                 ;
; 1.024 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[6]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[6]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.015 ns                   ; 1.039 ns                 ;
; 1.034 ns                                ; q[8]                                                                                                                            ; register[8]                                                                                                                                              ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.753 ns                   ; 1.787 ns                 ;
; 1.050 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[11]                                ; sync_Rx_used[11]                                                                                                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.388 ns                 ;
; 1.058 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[8]                                 ; sync_Rx_used[8]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.396 ns                 ;
; 1.061 ns                                ; q[8]                                                                                                                            ; q[9]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.016 ns                  ; 1.045 ns                 ;
; 1.077 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.082 ns                 ;
; 1.078 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[0]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.004 ns                  ; 1.074 ns                 ;
; 1.088 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.093 ns                 ;
; 1.089 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.094 ns                 ;
; 1.091 ns                                ; state_PWM.01100                                                                                                                 ; state_PWM.01101                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.341 ns                   ; 1.432 ns                 ;
; 1.123 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.858 ns                   ; 1.981 ns                 ;
; 1.130 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[7]                                 ; sync_Rx_used[7]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.468 ns                 ;
; 1.134 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.706 ns                   ; 1.840 ns                 ;
; 1.136 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[6]                                 ; sync_Rx_used[6]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.474 ns                 ;
; 1.145 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.706 ns                   ; 1.851 ns                 ;
; 1.149 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.870 ns                   ; 2.019 ns                 ;
; 1.151 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.858 ns                   ; 2.009 ns                 ;
; 1.153 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.894 ns                   ; 2.047 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.858 ns                   ; 2.012 ns                 ;
; 1.154 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a15~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.706 ns                   ; 1.860 ns                 ;
; 1.157 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[4]                                 ; sync_Rx_used[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.159 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                        ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|parity_ff                                                 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg2   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.914 ns                 ;
; 1.159 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.159 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|parity_ff                                                  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.160 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg5   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.302 ns                   ; 2.465 ns                 ;
; 1.163 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg2  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.922 ns                 ;
; 1.164 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[7]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.167 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg3  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.926 ns                 ;
; 1.167 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg3   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.949 ns                 ;
; 1.168 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.858 ns                   ; 2.026 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg7   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.302 ns                   ; 2.471 ns                 ;
; 1.169 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.870 ns                   ; 2.039 ns                 ;
; 1.169 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[9]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg3   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.925 ns                 ;
; 1.172 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.00011                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.976 ns                 ;
; 1.173 ns                                ; state_PWM.01101                                                                                                                 ; state_PWM.00111                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.173 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.870 ns                   ; 2.043 ns                 ;
; 1.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.929 ns                 ;
; 1.174 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg8   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.302 ns                   ; 2.476 ns                 ;
; 1.176 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[4]                                 ; sync_Rx_used[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.514 ns                 ;
; 1.176 ns                                ; q[15]                                                                                                                           ; register[15]                                                                                                                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; loop_counter[0]                                                                                                                 ; loop_counter[0]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; sync_count[1]                                                                                                                   ; sync_count[1]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sync_count[6]                                                                                                                   ; sync_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; sync_count[4]                                                                                                                   ; sync_count[4]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.179 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[8]                                 ; sync_Rx_used[8]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.517 ns                 ;
; 1.181 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[5]                                 ; sync_Rx_used[5]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.519 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.302 ns                   ; 2.484 ns                 ;
; 1.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[7]                                 ; sync_Rx_used[7]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.338 ns                   ; 1.521 ns                 ;
; 1.183 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.804 ns                   ; 1.987 ns                 ;
; 1.183 ns                                ; loop_counter[1]                                                                                                                 ; loop_counter[1]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.186 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a9~porta_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.755 ns                   ; 1.941 ns                 ;
; 1.187 ns                                ; q[6]                                                                                                                            ; q[7]                                                                                                                                                     ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.187 ns                                ; byte_count[2]                                                                                                                   ; byte_count[2]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; byte_count[0]                                                                                                                   ; byte_count[0]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; byte_count[5]                                                                                                                   ; byte_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.187 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.189 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg1  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.759 ns                   ; 1.948 ns                 ;
; 1.189 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[9]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.381 ns                   ; 1.570 ns                 ;
; 1.190 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg1   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.971 ns                 ;
; 1.190 ns                                ; loop_counter[2]                                                                                                                 ; loop_counter[2]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.195 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                                           ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[6]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.197 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[5]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg5  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.824 ns                   ; 2.021 ns                 ;
; 1.198 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.894 ns                   ; 2.092 ns                 ;
; 1.198 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.858 ns                   ; 2.056 ns                 ;
; 1.199 ns                                ; loop_counter[4]                                                                                                                 ; loop_counter[4]                                                                                                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.201 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[4]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg4   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.982 ns                 ;
; 1.202 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a4~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.858 ns                   ; 2.060 ns                 ;
; 1.202 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[0]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.202 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[0]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 1.204 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.870 ns                   ; 2.074 ns                 ;
; 1.204 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[8]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.206 ns                 ;
; 1.205 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[1]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[2]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[10]                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[11] ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[9]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.208 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg10 ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.824 ns                   ; 2.032 ns                 ;
; 1.209 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a2~porta_address_reg10  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.781 ns                   ; 1.990 ns                 ;
; 1.211 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[4]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[5]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.213 ns                 ;
; 1.212 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[8]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg8  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.824 ns                   ; 2.036 ns                 ;
; 1.212 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[7]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a14~porta_address_reg7  ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.824 ns                   ; 2.036 ns                 ;
; 1.216 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[9]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg9   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.302 ns                   ; 2.518 ns                 ;
; 1.218 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[2]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|alt_synch_pipe_iv7:rs_dgwp|dffpipe_d09:dffpipe10|dffe11a[4]  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_bwp|dffe9a[3]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; byte_count[6]                                                                                                                   ; byte_count[6]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.219 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[10]  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[8]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.220 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a3~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.870 ns                   ; 2.090 ns                 ;
; 1.220 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[3]                                             ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.223 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[0]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_brp|dffe8a[0]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.011 ns                  ; 1.212 ns                 ;
; 1.225 ns                                ; sync_count[5]                                                                                                                   ; sync_count[5]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; sync_count[7]                                                                                                                   ; sync_count[7]                                                                                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[1]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[1]                                                                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.004 ns                  ; 1.221 ns                 ;
; 1.226 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|rdptr_g[11]                                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|dffpipe_c09:rs_brp|dffe9a[10]                                                         ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.001 ns                   ; 1.227 ns                 ;
; 1.228 ns                                ; state_PWM.00000                                                                                                                 ; have_sync                                                                                                                                                ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|a_graycounter_ik6:wrptr_gp|counter_ffa[2]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|dffpipe_b09:ws_bwp|dffe8a[2]                                                          ; BCLK       ; BCLK     ; 0.000 ns                   ; 0.005 ns                   ; 1.233 ns                 ;
; 1.228 ns                                ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe10a[8]   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_g09:dffpipe9|dffe11a[8]                            ; BCLK       ; BCLK     ; 0.000 ns                   ; -0.023 ns                  ; 1.205 ns                 ;
; 1.229 ns                                ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[6]                   ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a0~porta_address_reg6   ; BCLK       ; BCLK     ; 0.000 ns                   ; 1.302 ns                   ; 2.531 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                                ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; CCstate.00                                                                        ; CCstate.00                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CCstate.10                                                                        ; CCstate.10                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; CC~reg0                                                                           ; CC~reg0                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; ad_count[0]                                                                       ; ad_count[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[3]                                                                       ; TX_state[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[0]                                                                       ; TX_state[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; TX_state[1]                                                                       ; TX_state[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.747 ns                                ; I2SAudioOut:I2SAO|bit_count[0]                                                    ; I2SAudioOut:I2SAO|bit_count[1]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.748 ns                                ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.750 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.755 ns                                ; Tx_q[5]                                                                           ; Tx_data[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; Tx_q[5]                                                                           ; Tx_q[6]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.757 ns                                ; Tx_q[6]                                                                           ; Tx_data[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.757 ns                                ; Tx_q[4]                                                                           ; Tx_data[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.759 ns                 ;
; 0.758 ns                                ; Tx_q[6]                                                                           ; Tx_q[7]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; Tx_q[4]                                                                           ; Tx_q[5]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; Tx_q[3]                                                                           ; Tx_q[4]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.758 ns                                ; Tx_q[3]                                                                           ; Tx_data[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.760 ns                 ;
; 0.764 ns                                ; I_PWM[4]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[4]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 3.803 ns                 ;
; 0.768 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SIQO|outbit_o                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.770 ns                 ;
; 0.769 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|TLV_state.000                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.771 ns                 ;
; 0.780 ns                                ; Q_PWM[12]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[12]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 3.818 ns                 ;
; 0.799 ns                                ; TX_state[0]                                                                       ; TX_state[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.801 ns                 ;
; 0.808 ns                                ; CCstate.10                                                                        ; CCstate.01                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.810 ns                 ;
; 0.809 ns                                ; TX_state[4]                                                                       ; TX_state[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.811 ns                 ;
; 0.811 ns                                ; CCstate.10                                                                        ; CCcount[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.813 ns                 ;
; 0.811 ns                                ; CCstate.10                                                                        ; CCcount[1]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.813 ns                 ;
; 0.812 ns                                ; CCstate.10                                                                        ; CCcount[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.814 ns                 ;
; 0.812 ns                                ; CCstate.10                                                                        ; CCcount[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.814 ns                 ;
; 0.822 ns                                ; I_PWM[7]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[7]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.018 ns                   ; 3.840 ns                 ;
; 0.844 ns                                ; Left_Data[2]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[2]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.604 ns                   ; 3.448 ns                 ;
; 0.895 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; TX_state[0]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.118 ns                   ; 4.013 ns                 ;
; 0.901 ns                                ; Tx_q[0]                                                                           ; Tx_data[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.903 ns                 ;
; 0.902 ns                                ; Q_PWM[7]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[7]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.031 ns                   ; 3.933 ns                 ;
; 0.905 ns                                ; Tx_q[7]                                                                           ; Tx_q[8]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.905 ns                                ; Tx_q[7]                                                                           ; Tx_data[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.906 ns                                ; Tx_q[1]                                                                           ; Tx_q[2]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.908 ns                 ;
; 0.909 ns                                ; Left_Data[13]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[13]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.604 ns                   ; 3.513 ns                 ;
; 0.909 ns                                ; Tx_q[1]                                                                           ; Tx_data[1]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.911 ns                 ;
; 0.911 ns                                ; Tx_q[2]                                                                           ; Tx_q[3]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.913 ns                 ;
; 0.920 ns                                ; Tx_q[14]                                                                          ; Tx_data[14]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; Tx_q[11]                                                                          ; Tx_data[11]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.920 ns                                ; Tx_q[10]                                                                          ; Tx_data[10]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.922 ns                 ;
; 0.921 ns                                ; Tx_q[11]                                                                          ; Tx_q[12]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.921 ns                                ; Tx_q[13]                                                                          ; Tx_data[13]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.921 ns                                ; Tx_q[9]                                                                           ; Tx_q[10]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.921 ns                                ; Tx_q[9]                                                                           ; Tx_data[9]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.923 ns                 ;
; 0.921 ns                                ; I_PWM[13]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[13]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 3.960 ns                 ;
; 0.922 ns                                ; Tx_q[12]                                                                          ; Tx_data[12]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.923 ns                                ; Right_Data[1]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[1]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.626 ns                   ; 3.549 ns                 ;
; 0.923 ns                                ; Left_Data[1]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[1]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.625 ns                   ; 3.548 ns                 ;
; 0.923 ns                                ; Right_Data[2]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[2]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 3.926 ns                 ;
; 0.923 ns                                ; Tx_q[14]                                                                          ; Tx_q[15]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.925 ns                 ;
; 0.924 ns                                ; Tx_q[12]                                                                          ; Tx_q[13]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; Tx_q[13]                                                                          ; Tx_q[14]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.924 ns                                ; Tx_q[10]                                                                          ; Tx_q[11]                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.926 ns                 ;
; 0.926 ns                                ; I_PWM[6]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[6]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 3.965 ns                 ;
; 0.929 ns                                ; Left_Data[12]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[12]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.045 ns                   ; 3.974 ns                 ;
; 0.932 ns                                ; Q_PWM[6]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[6]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 3.970 ns                 ;
; 0.960 ns                                ; Left_Data[5]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[5]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.625 ns                   ; 3.585 ns                 ;
; 0.961 ns                                ; I_PWM[1]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[1]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.023 ns                   ; 3.984 ns                 ;
; 0.964 ns                                ; Left_Data[15]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[15]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.024 ns                   ; 3.988 ns                 ;
; 0.966 ns                                ; TX_state[3]                                                                       ; TX_state[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 0.968 ns                 ;
; 0.971 ns                                ; I_PWM[2]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[2]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.010 ns                 ;
; 0.972 ns                                ; Right_Data[9]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[9]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.987 ns                   ; 3.959 ns                 ;
; 0.979 ns                                ; Right_Data[4]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[4]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 3.982 ns                 ;
; 0.982 ns                                ; Right_Data[14]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[14]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 3.985 ns                 ;
; 0.996 ns                                ; Right_Data[8]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[8]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.626 ns                   ; 3.622 ns                 ;
; 0.998 ns                                ; Right_Data[5]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[5]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.626 ns                   ; 3.624 ns                 ;
; 1.014 ns                                ; Q_PWM[1]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[1]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.052 ns                 ;
; 1.014 ns                                ; Q_PWM[11]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[11]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.052 ns                 ;
; 1.021 ns                                ; Right_Data[6]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[6]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.626 ns                   ; 3.647 ns                 ;
; 1.022 ns                                ; Left_Data[4]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[4]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.560 ns                   ; 3.582 ns                 ;
; 1.023 ns                                ; Left_Data[14]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[14]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.560 ns                   ; 3.583 ns                 ;
; 1.033 ns                                ; I_PWM[0]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[0]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.072 ns                 ;
; 1.033 ns                                ; Q_PWM[2]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[2]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.071 ns                 ;
; 1.040 ns                                ; I_PWM[11]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[11]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.079 ns                 ;
; 1.042 ns                                ; I_PWM[9]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[9]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.613 ns                   ; 3.655 ns                 ;
; 1.046 ns                                ; CCstate.10                                                                        ; CC~reg0                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.048 ns                 ;
; 1.050 ns                                ; Left_Data[6]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[6]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.602 ns                   ; 3.652 ns                 ;
; 1.055 ns                                ; Q_PWM[10]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[10]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.093 ns                 ;
; 1.055 ns                                ; Q_PWM[5]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[5]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.093 ns                 ;
; 1.059 ns                                ; Right_Data[7]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[7]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 4.062 ns                 ;
; 1.062 ns                                ; Q_PWM[13]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[13]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.100 ns                 ;
; 1.063 ns                                ; Q_PWM[0]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[0]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.101 ns                 ;
; 1.063 ns                                ; Q_PWM[3]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[3]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.101 ns                 ;
; 1.066 ns                                ; I_PWM[3]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[3]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.105 ns                 ;
; 1.076 ns                                ; Right_Data[15]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[15]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 4.079 ns                 ;
; 1.077 ns                                ; Q_PWM[4]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[4]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.115 ns                 ;
; 1.088 ns                                ; I_PWM[10]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[10]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.127 ns                 ;
; 1.089 ns                                ; Tx_q[2]                                                                           ; Tx_data[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.004 ns                   ; 1.093 ns                 ;
; 1.091 ns                                ; Right_Data[10]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[10]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 4.094 ns                 ;
; 1.091 ns                                ; Left_Data[7]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[7]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.560 ns                   ; 3.651 ns                 ;
; 1.095 ns                                ; Q_PWM[9]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[9]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.133 ns                 ;
; 1.103 ns                                ; Q_PWM[14]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[14]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.141 ns                 ;
; 1.114 ns                                ; Left_Data[8]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[8]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.024 ns                   ; 4.138 ns                 ;
; 1.118 ns                                ; Right_Data[12]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[12]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 4.121 ns                 ;
; 1.124 ns                                ; I_PWM[5]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[5]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.163 ns                 ;
; 1.134 ns                                ; Left_Data[3]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[3]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.560 ns                   ; 3.694 ns                 ;
; 1.142 ns                                ; I_PWM[15]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[15]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.181 ns                 ;
; 1.144 ns                                ; Left_Data[10]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[10]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.625 ns                   ; 3.769 ns                 ;
; 1.147 ns                                ; Q_PWM[8]                                                                          ; I2SAudioOut:I2SAO|local_right_sample[8]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.185 ns                 ;
; 1.150 ns                                ; I_PWM[8]                                                                          ; I2SAudioOut:I2SAO|local_left_sample[8]                                            ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.018 ns                   ; 4.168 ns                 ;
; 1.156 ns                                ; Right_Data[13]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[13]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 4.159 ns                 ;
; 1.158 ns                                ; ad_count[13]                                                                      ; ad_count[13]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.160 ns                 ;
; 1.160 ns                                ; I2SAudioOut:I2SAO|TLV_state.001                                                   ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.164 ns                                ; ad_count[4]                                                                       ; ad_count[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[6]                                                                       ; ad_count[6]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; ad_count[8]                                                                       ; ad_count[8]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.164 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; ad_count[1]                                                                       ; ad_count[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.167 ns                                ; ad_count[14]                                                                      ; ad_count[14]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; ad_count[15]                                                                      ; ad_count[15]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; ad_count[22]                                                                      ; ad_count[22]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; ad_count[10]                                                                      ; ad_count[10]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[11]                                                                      ; ad_count[11]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[12]                                                                      ; ad_count[12]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[17]                                                                      ; ad_count[17]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[20]                                                                      ; ad_count[20]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; ad_count[24]                                                                      ; ad_count[24]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.173 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.177 ns                                ; I2SAudioOut:I2SAO|TLV_state.010                                                   ; I2SAudioOut:I2SAO|TLV_state.011                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Right_Data[0]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[0]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 4.181 ns                 ;
; 1.180 ns                                ; I_PWM[14]                                                                         ; I2SAudioOut:I2SAO|local_left_sample[14]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.039 ns                   ; 4.219 ns                 ;
; 1.185 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7] ; TX_state[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 3.118 ns                   ; 4.303 ns                 ;
; 1.191 ns                                ; CCcount[4]                                                                        ; CCcount[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.193 ns                                ; I2SAudioOut:I2SAO|bit_count[2]                                                    ; I2SAudioOut:I2SAO|bit_count[3]                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.201 ns                                ; CCcount[5]                                                                        ; CCcount[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.206 ns                                ; Right_Data[11]                                                                    ; I2SAudioOut:I2SIQO|local_right_sample[11]                                         ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.626 ns                   ; 3.832 ns                 ;
; 1.209 ns                                ; Tx_q[8]                                                                           ; Tx_q[9]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 1.242 ns                 ;
; 1.209 ns                                ; Tx_q[8]                                                                           ; Tx_data[8]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.033 ns                   ; 1.242 ns                 ;
; 1.209 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.211 ns                 ;
; 1.217 ns                                ; ad_count[0]                                                                       ; ad_count[1]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.006 ns                   ; 1.223 ns                 ;
; 1.217 ns                                ; ad_count[5]                                                                       ; ad_count[5]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; ad_count[7]                                                                       ; ad_count[7]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; ad_count[16]                                                                      ; ad_count[16]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.217 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.218 ns                                ; ad_count[2]                                                                       ; ad_count[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[3]                                                                       ; ad_count[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[9]                                                                       ; ad_count[9]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[18]                                                                      ; ad_count[18]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; ad_count[19]                                                                      ; ad_count[19]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6] ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.221 ns                                ; ad_count[21]                                                                      ; ad_count[21]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.223 ns                 ;
; 1.222 ns                                ; Left_Data[0]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[0]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.602 ns                   ; 3.824 ns                 ;
; 1.222 ns                                ; ad_count[23]                                                                      ; ad_count[23]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.225 ns                                ; Left_Data[9]                                                                      ; I2SAudioOut:I2SIQO|local_left_sample[9]                                           ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.602 ns                   ; 3.827 ns                 ;
; 1.227 ns                                ; Q_PWM[15]                                                                         ; I2SAudioOut:I2SAO|local_right_sample[15]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.038 ns                   ; 4.265 ns                 ;
; 1.231 ns                                ; Left_Data[11]                                                                     ; I2SAudioOut:I2SIQO|local_left_sample[11]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 2.602 ns                   ; 3.833 ns                 ;
; 1.231 ns                                ; Tx_q[15]                                                                          ; Tx_data[15]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.238 ns                                ; ad_count[25]                                                                      ; ad_count[25]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.263 ns                                ; CCstate.01                                                                        ; CCstate.10                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.265 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[13]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[14]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[15]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[16]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[17]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[18]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[19]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[20]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[21]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[22]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[23]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.264 ns                                ; ad_count[25]                                                                      ; ad_count[24]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.266 ns                 ;
; 1.269 ns                                ; TX_state[3]                                                                       ; TX_state[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.271 ns                 ;
; 1.277 ns                                ; CCstate.10                                                                        ; CCcount[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.279 ns                 ;
; 1.277 ns                                ; CCstate.10                                                                        ; CCcount[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.279 ns                 ;
; 1.277 ns                                ; CCstate.10                                                                        ; CCcount[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.279 ns                 ;
; 1.289 ns                                ; CCstate.10                                                                        ; CCstate.00                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.291 ns                 ;
; 1.324 ns                                ; CCcount[6]                                                                        ; CCstate.10                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.326 ns                 ;
; 1.326 ns                                ; CCcount[6]                                                                        ; CCstate.00                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.328 ns                 ;
; 1.365 ns                                ; ad_count[12]                                                                      ; ad_count[13]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.394 ns                   ; 1.759 ns                 ;
; 1.410 ns                                ; TX_state[0]                                                                       ; TX_state[2]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.412 ns                 ;
; 1.412 ns                                ; TX_state[0]                                                                       ; TX_state[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.414 ns                 ;
; 1.412 ns                                ; TX_state[0]                                                                       ; TX_state[3]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.414 ns                 ;
; 1.431 ns                                ; ad_count[11]                                                                      ; ad_count[13]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.394 ns                   ; 1.825 ns                 ;
; 1.438 ns                                ; CCcount[0]                                                                        ; CCcount[0]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.440 ns                 ;
; 1.439 ns                                ; I2SAudioOut:I2SAO|TLV_state.100                                                   ; I2SAudioOut:I2SAO|outbit_o                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.015 ns                   ; 1.454 ns                 ;
; 1.451 ns                                ; ad_count[12]                                                                      ; ad_count[14]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.394 ns                   ; 1.845 ns                 ;
; 1.517 ns                                ; ad_count[10]                                                                      ; ad_count[13]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.394 ns                   ; 1.911 ns                 ;
; 1.517 ns                                ; ad_count[11]                                                                      ; ad_count[14]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.394 ns                   ; 1.911 ns                 ;
; 1.525 ns                                ; CCcount[5]                                                                        ; CCstate.10                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.527 ns                 ;
; 1.527 ns                                ; CCcount[5]                                                                        ; CCstate.00                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.529 ns                 ;
; 1.537 ns                                ; ad_count[12]                                                                      ; ad_count[15]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.394 ns                   ; 1.931 ns                 ;
; 1.546 ns                                ; Right_Data[3]                                                                     ; I2SAudioOut:I2SIQO|local_right_sample[3]                                          ; BCLK       ; CLK_12MHZ ; 0.000 ns                   ; 3.003 ns                   ; 4.549 ns                 ;
; 1.560 ns                                ; Tx_q[0]                                                                           ; Tx_q[1]                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; -0.010 ns                  ; 1.550 ns                 ;
; 1.577 ns                                ; TX_state[4]                                                                       ; TX_state[4]                                                                       ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.002 ns                   ; 1.579 ns                 ;
; 1.603 ns                                ; ad_count[10]                                                                      ; ad_count[14]                                                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 0.394 ns                   ; 1.997 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                   ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.748 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.750 ns                 ;
; 0.808 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.361 ns                   ; 2.169 ns                 ;
; 0.905 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.907 ns                 ;
; 0.931 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.933 ns                 ;
; 1.062 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.064 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.220 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.222 ns                 ;
; 1.251 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.253 ns                 ;
; 1.255 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.257 ns                 ;
; 1.261 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.261 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.263 ns                 ;
; 1.324 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 1.672 ns                 ;
; 1.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.484 ns                 ;
; 1.515 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 1.863 ns                 ;
; 1.531 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.533 ns                 ;
; 1.571 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.362 ns                   ; 2.933 ns                 ;
; 1.632 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 1.980 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.700 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.702 ns                 ;
; 1.727 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.729 ns                 ;
; 1.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.362 ns                   ; 3.115 ns                 ;
; 1.786 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.788 ns                 ;
; 1.798 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.145 ns                 ;
; 1.798 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.145 ns                 ;
; 1.813 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.815 ns                 ;
; 1.823 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.348 ns                   ; 2.171 ns                 ;
; 1.899 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.901 ns                 ;
; 1.909 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.362 ns                   ; 3.271 ns                 ;
; 1.925 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.927 ns                 ;
; 1.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.362 ns                   ; 3.295 ns                 ;
; 1.961 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.963 ns                 ;
; 1.979 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.326 ns                 ;
; 1.979 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 2.326 ns                 ;
; 1.985 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.987 ns                 ;
; 1.987 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.989 ns                 ;
; 2.011 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.013 ns                 ;
; 2.011 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.013 ns                 ;
; 2.097 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.099 ns                 ;
; 2.097 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.099 ns                 ;
; 2.104 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.227 ns                 ;
; 2.107 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.230 ns                 ;
; 2.107 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.230 ns                 ;
; 2.108 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.231 ns                 ;
; 2.125 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.127 ns                 ;
; 2.141 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.143 ns                 ;
; 2.142 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.227 ns                   ; 2.369 ns                 ;
; 2.143 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.145 ns                 ;
; 2.175 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.177 ns                 ;
; 2.211 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.213 ns                 ;
; 2.237 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.239 ns                 ;
; 2.257 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.380 ns                 ;
; 2.261 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.263 ns                 ;
; 2.286 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.288 ns                 ;
; 2.295 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.418 ns                 ;
; 2.297 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.299 ns                 ;
; 2.298 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.421 ns                 ;
; 2.298 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.421 ns                 ;
; 2.299 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.422 ns                 ;
; 2.301 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.526 ns                   ; 3.827 ns                 ;
; 2.323 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.325 ns                 ;
; 2.347 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.349 ns                 ;
; 2.373 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.375 ns                 ;
; 2.409 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.411 ns                 ;
; 2.425 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.427 ns                 ;
; 2.427 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.429 ns                 ;
; 2.448 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.123 ns                   ; 2.571 ns                 ;
; 2.459 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.461 ns                 ;
; 2.545 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.547 ns                 ;
; 2.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 2.835 ns                 ;
; 2.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 2.835 ns                 ;
; 2.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 2.835 ns                 ;
; 2.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 2.835 ns                 ;
; 2.713 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 2.835 ns                 ;
; 2.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.175 ns                 ;
; 2.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.175 ns                 ;
; 2.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.829 ns                 ;
; 2.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 2.829 ns                 ;
; 2.873 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.875 ns                 ;
; 2.879 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.223 ns                  ; 2.656 ns                 ;
; 2.885 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.223 ns                  ; 2.662 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.016 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.016 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.016 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.016 ns                 ;
; 2.894 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.016 ns                 ;
; 2.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.916 ns                 ;
; 2.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.919 ns                 ;
; 2.942 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.944 ns                 ;
; 2.944 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.946 ns                 ;
; 2.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.299 ns                 ;
; 2.952 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.299 ns                 ;
; 3.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.353 ns                 ;
; 3.006 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.353 ns                 ;
; 3.009 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.010 ns                 ;
; 3.009 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.010 ns                 ;
; 3.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.467 ns                 ;
; 3.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.467 ns                 ;
; 3.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.122 ns                 ;
; 3.122 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.124 ns                 ;
; 3.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.493 ns                 ;
; 3.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.493 ns                 ;
; 3.160 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.507 ns                 ;
; 3.160 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.507 ns                 ;
; 3.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.534 ns                 ;
; 3.187 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.347 ns                   ; 3.534 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.278 ns                 ;
; 3.301 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.303 ns                 ;
; 3.303 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.305 ns                 ;
; 3.476 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 5.347 ns                 ;
; 3.643 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 3.481 ns                 ;
; 3.658 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 5.529 ns                 ;
; 3.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.865 ns                 ;
; 3.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.865 ns                 ;
; 3.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.865 ns                 ;
; 3.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.865 ns                 ;
; 3.743 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.865 ns                 ;
; 3.784 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 5.655 ns                 ;
; 3.814 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 5.685 ns                 ;
; 3.838 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 5.709 ns                 ;
; 3.858 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.859 ns                 ;
; 3.858 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.859 ns                 ;
; 3.867 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.989 ns                 ;
; 3.867 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.989 ns                 ;
; 3.867 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.989 ns                 ;
; 3.867 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.989 ns                 ;
; 3.867 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 3.989 ns                 ;
; 3.870 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.282 ns                  ; 3.588 ns                 ;
; 3.876 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 3.714 ns                 ;
; 3.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.043 ns                 ;
; 3.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.043 ns                 ;
; 3.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.043 ns                 ;
; 3.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.043 ns                 ;
; 3.921 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.043 ns                 ;
; 3.966 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 5.837 ns                 ;
; 3.982 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.983 ns                 ;
; 3.982 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 3.983 ns                 ;
; 4.035 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.157 ns                 ;
; 4.035 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.157 ns                 ;
; 4.035 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.157 ns                 ;
; 4.035 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.157 ns                 ;
; 4.035 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.157 ns                 ;
; 4.036 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.037 ns                 ;
; 4.036 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.037 ns                 ;
; 4.049 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 3.887 ns                 ;
; 4.054 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 3.892 ns                 ;
; 4.061 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.183 ns                 ;
; 4.061 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.183 ns                 ;
; 4.061 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.183 ns                 ;
; 4.061 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.183 ns                 ;
; 4.061 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.183 ns                 ;
; 4.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.197 ns                 ;
; 4.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.197 ns                 ;
; 4.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.197 ns                 ;
; 4.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.197 ns                 ;
; 4.075 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.197 ns                 ;
; 4.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.224 ns                 ;
; 4.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.224 ns                 ;
; 4.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.224 ns                 ;
; 4.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.224 ns                 ;
; 4.102 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.122 ns                   ; 4.224 ns                 ;
; 4.122 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 5.993 ns                 ;
; 4.146 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.871 ns                   ; 6.017 ns                 ;
; 4.150 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.151 ns                 ;
; 4.150 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.151 ns                 ;
; 4.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.177 ns                 ;
; 4.176 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.177 ns                 ;
; 4.190 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.191 ns                 ;
; 4.190 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.191 ns                 ;
; 4.208 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 4.046 ns                 ;
; 4.217 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.218 ns                 ;
; 4.217 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.001 ns                   ; 4.218 ns                 ;
; 4.235 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 4.073 ns                 ;
; 4.256 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 5.902 ns                 ;
; 4.259 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 5.905 ns                 ;
; 4.259 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 5.905 ns                 ;
; 4.260 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 5.906 ns                 ;
; 4.409 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.055 ns                 ;
; 4.427 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.163 ns                  ; 4.264 ns                 ;
; 4.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.084 ns                 ;
; 4.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.087 ns                 ;
; 4.441 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.087 ns                 ;
; 4.442 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.088 ns                 ;
; 4.443 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 4.281 ns                 ;
; 4.510 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.161 ns                  ; 4.349 ns                 ;
; 4.533 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.161 ns                  ; 4.372 ns                 ;
; 4.591 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.237 ns                 ;
; 4.594 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.240 ns                 ;
; 4.597 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.243 ns                 ;
; 4.597 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.243 ns                 ;
; 4.598 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.244 ns                 ;
; 4.608 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.163 ns                  ; 4.445 ns                 ;
; 4.611 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 4.449 ns                 ;
; 4.618 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.264 ns                 ;
; 4.621 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.267 ns                 ;
; 4.621 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.267 ns                 ;
; 4.622 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.268 ns                 ;
; 4.637 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.162 ns                  ; 4.475 ns                 ;
; 4.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.646 ns                   ; 6.393 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 1.202 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 1.204 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 2.791 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 2.797 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.106 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.112 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.334 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.340 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
; 3.649 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.006 ns                   ; 3.655 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                  ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock  ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+
; N/A   ; None         ; 9.425 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK   ;
; N/A   ; None         ; 8.152 ns   ; LRCLK      ; AD_state[1]                                             ; BCLK      ;
; N/A   ; None         ; 7.775 ns   ; LRCLK      ; AD_state[0]                                             ; BCLK      ;
; N/A   ; None         ; 6.993 ns   ; FLAGC      ; TX_wait[1]                                              ; IFCLK     ;
; N/A   ; None         ; 6.993 ns   ; FLAGC      ; TX_wait[2]                                              ; IFCLK     ;
; N/A   ; None         ; 6.993 ns   ; FLAGC      ; TX_wait[3]                                              ; IFCLK     ;
; N/A   ; None         ; 6.993 ns   ; FLAGC      ; TX_wait[4]                                              ; IFCLK     ;
; N/A   ; None         ; 6.993 ns   ; FLAGC      ; TX_wait[5]                                              ; IFCLK     ;
; N/A   ; None         ; 6.993 ns   ; FLAGC      ; TX_wait[6]                                              ; IFCLK     ;
; N/A   ; None         ; 6.993 ns   ; FLAGC      ; TX_wait[7]                                              ; IFCLK     ;
; N/A   ; None         ; 6.986 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK     ;
; N/A   ; None         ; 6.815 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK     ;
; N/A   ; None         ; 6.572 ns   ; FLAGA      ; RX_wait[2]                                              ; IFCLK     ;
; N/A   ; None         ; 6.572 ns   ; FLAGA      ; RX_wait[3]                                              ; IFCLK     ;
; N/A   ; None         ; 6.572 ns   ; FLAGA      ; RX_wait[6]                                              ; IFCLK     ;
; N/A   ; None         ; 6.572 ns   ; FLAGA      ; RX_wait[7]                                              ; IFCLK     ;
; N/A   ; None         ; 6.572 ns   ; FLAGA      ; RX_wait[1]                                              ; IFCLK     ;
; N/A   ; None         ; 6.572 ns   ; FLAGA      ; RX_wait[4]                                              ; IFCLK     ;
; N/A   ; None         ; 6.572 ns   ; FLAGA      ; RX_wait[5]                                              ; IFCLK     ;
; N/A   ; None         ; 6.549 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK     ;
; N/A   ; None         ; 6.545 ns   ; FLAGA      ; RX_wait[0]                                              ; IFCLK     ;
; N/A   ; None         ; 6.385 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK     ;
; N/A   ; None         ; 6.241 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A   ; None         ; 6.238 ns   ; FLAGC      ; TX_wait[0]                                              ; IFCLK     ;
; N/A   ; None         ; 5.916 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK     ;
; N/A   ; None         ; 5.719 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK     ;
; N/A   ; None         ; 5.707 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK     ;
; N/A   ; None         ; 5.691 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK     ;
; N/A   ; None         ; 5.616 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK     ;
; N/A   ; None         ; 5.578 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK     ;
; N/A   ; None         ; 5.577 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK     ;
; N/A   ; None         ; 5.499 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK     ;
; N/A   ; None         ; 5.482 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK     ;
; N/A   ; None         ; 5.442 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK     ;
; N/A   ; None         ; 5.413 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK     ;
; N/A   ; None         ; 5.405 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK     ;
; N/A   ; None         ; 5.380 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK     ;
; N/A   ; None         ; 5.350 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK     ;
; N/A   ; None         ; 5.323 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK     ;
; N/A   ; None         ; 5.236 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK     ;
; N/A   ; None         ; 5.190 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK   ;
; N/A   ; None         ; 5.186 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK     ;
; N/A   ; None         ; 5.177 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK     ;
; N/A   ; None         ; 5.168 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK   ;
; N/A   ; None         ; 5.137 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK   ;
; N/A   ; None         ; 5.077 ns   ; FLAGC      ; SLEN                                                    ; IFCLK     ;
; N/A   ; None         ; 5.027 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK     ;
; N/A   ; None         ; 4.930 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK   ;
; N/A   ; None         ; 4.907 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK   ;
; N/A   ; None         ; 4.858 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK     ;
; N/A   ; None         ; 4.855 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK     ;
; N/A   ; None         ; 4.788 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK   ;
; N/A   ; None         ; 4.751 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK     ;
; N/A   ; None         ; 4.717 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK   ;
; N/A   ; None         ; 4.488 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK   ;
; N/A   ; None         ; 4.127 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A   ; None         ; 4.049 ns   ; DOUT       ; q[0]                                                    ; BCLK      ;
; N/A   ; None         ; 1.612 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ ;
+-------+--------------+------------+------------+---------------------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                           ; To          ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 14.587 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.568 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~92_OTERM140                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.465 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~91_OTERM144                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 14.211 ns  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~96_OTERM148                          ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 13.403 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 13.378 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 13.375 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 13.373 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 13.367 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 13.359 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 13.352 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 13.343 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 13.049 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 13.046 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 13.044 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 13.039 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 13.033 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 13.027 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 13.019 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 12.991 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_jic1:auto_generated|altsyncram_tpu:fifo_ram|altsyncram_8ec1:altsyncram3|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 12.207 ns  ; CC~reg0                                                                                                                        ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 11.899 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                    ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 11.050 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                     ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 10.850 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                             ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 10.339 ns  ; have_sync                                                                                                                      ; DEBUG_LED3  ; BCLK       ;
; N/A   ; None         ; 10.105 ns  ; Rx_control_0[0]                                                                                                                ; DEBUG_LED3  ; BCLK       ;
; N/A   ; None         ; 9.979 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                        ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 9.851 ns   ; have_sync                                                                                                                      ; DEBUG_LED2  ; BCLK       ;
; N/A   ; None         ; 9.337 ns   ; have_sync                                                                                                                      ; DFS1        ; BCLK       ;
; N/A   ; None         ; 9.324 ns   ; have_sync                                                                                                                      ; DFS0        ; BCLK       ;
; N/A   ; None         ; 9.303 ns   ; SLWR~reg0                                                                                                                      ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 9.293 ns   ; AK_reset~reg0                                                                                                                  ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 9.279 ns   ; SLEN                                                                                                                           ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 9.278 ns   ; AK_reset~reg0                                                                                                                  ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 9.269 ns   ; SLEN                                                                                                                           ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 9.259 ns   ; SLEN                                                                                                                           ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 9.067 ns   ; SLRD~reg0                                                                                                                      ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 8.946 ns   ; SLEN                                                                                                                           ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.946 ns   ; SLEN                                                                                                                           ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.946 ns   ; SLEN                                                                                                                           ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.936 ns   ; SLEN                                                                                                                           ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 8.936 ns   ; SLEN                                                                                                                           ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 8.838 ns   ; FIFO_ADR[1]~reg0                                                                                                               ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 8.797 ns   ; SLOE~reg0                                                                                                                      ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.561 ns   ; SLEN                                                                                                                           ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.551 ns   ; SLEN                                                                                                                           ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.541 ns   ; SLEN                                                                                                                           ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.539 ns   ; SLEN                                                                                                                           ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 8.539 ns   ; SLEN                                                                                                                           ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 8.539 ns   ; SLEN                                                                                                                           ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 8.531 ns   ; SLEN                                                                                                                           ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.519 ns   ; SLEN                                                                                                                           ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.498 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                         ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 8.494 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                         ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 8.458 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                         ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 8.457 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                         ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 8.454 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                         ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 8.453 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                         ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 8.383 ns   ; SpeedBits[1]                                                                                                                   ; DFS1        ; BCLK       ;
; N/A   ; None         ; 8.370 ns   ; SpeedBits[0]                                                                                                                   ; DFS0        ; BCLK       ;
; N/A   ; None         ; 8.137 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                         ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 8.109 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                         ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.799 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                         ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 7.767 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                         ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 7.755 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                         ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 7.747 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                         ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 7.746 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                         ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 7.733 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                         ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 7.430 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                         ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 7.414 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                         ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 7.086 ns   ; AK_reset~reg0                                                                                                                  ; AK_reset    ; CLK_12MHZ  ;
+-------+--------------+------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 10.470 ns       ; FLAGC     ; DEBUG_LED1 ;
; N/A   ; None              ; 10.259 ns       ; CLK_12MHZ ; CLK_MCLK   ;
; N/A   ; None              ; 6.779 ns        ; IFCLK     ; CLK_48MHZ  ;
+-------+-------------------+-----------------+-----------+------------+


+----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                         ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock  ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+
; N/A           ; None        ; -1.346 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ ;
; N/A           ; None        ; -3.783 ns ; DOUT       ; q[0]                                                    ; BCLK      ;
; N/A           ; None        ; -3.861 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A           ; None        ; -4.222 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK   ;
; N/A           ; None        ; -4.451 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK   ;
; N/A           ; None        ; -4.485 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK     ;
; N/A           ; None        ; -4.522 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK   ;
; N/A           ; None        ; -4.589 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK     ;
; N/A           ; None        ; -4.592 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK     ;
; N/A           ; None        ; -4.641 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK   ;
; N/A           ; None        ; -4.664 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK   ;
; N/A           ; None        ; -4.761 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK     ;
; N/A           ; None        ; -4.811 ns ; FLAGC      ; SLEN                                                    ; IFCLK     ;
; N/A           ; None        ; -4.871 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK   ;
; N/A           ; None        ; -4.902 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK   ;
; N/A           ; None        ; -4.911 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK     ;
; N/A           ; None        ; -4.920 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK     ;
; N/A           ; None        ; -4.924 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK   ;
; N/A           ; None        ; -4.970 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK     ;
; N/A           ; None        ; -5.057 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK     ;
; N/A           ; None        ; -5.084 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK     ;
; N/A           ; None        ; -5.114 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK     ;
; N/A           ; None        ; -5.139 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK     ;
; N/A           ; None        ; -5.147 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK     ;
; N/A           ; None        ; -5.176 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK     ;
; N/A           ; None        ; -5.216 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK     ;
; N/A           ; None        ; -5.233 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK     ;
; N/A           ; None        ; -5.311 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK     ;
; N/A           ; None        ; -5.312 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK     ;
; N/A           ; None        ; -5.350 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK     ;
; N/A           ; None        ; -5.425 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK     ;
; N/A           ; None        ; -5.441 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK     ;
; N/A           ; None        ; -5.453 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK     ;
; N/A           ; None        ; -5.650 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK     ;
; N/A           ; None        ; -5.972 ns ; FLAGC      ; TX_wait[0]                                              ; IFCLK     ;
; N/A           ; None        ; -5.975 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK   ;
; N/A           ; None        ; -6.119 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK     ;
; N/A           ; None        ; -6.203 ns ; LRCLK      ; AD_state[0]                                             ; BCLK      ;
; N/A           ; None        ; -6.279 ns ; FLAGA      ; RX_wait[0]                                              ; IFCLK     ;
; N/A           ; None        ; -6.283 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK     ;
; N/A           ; None        ; -6.306 ns ; FLAGA      ; RX_wait[2]                                              ; IFCLK     ;
; N/A           ; None        ; -6.306 ns ; FLAGA      ; RX_wait[3]                                              ; IFCLK     ;
; N/A           ; None        ; -6.306 ns ; FLAGA      ; RX_wait[6]                                              ; IFCLK     ;
; N/A           ; None        ; -6.306 ns ; FLAGA      ; RX_wait[7]                                              ; IFCLK     ;
; N/A           ; None        ; -6.306 ns ; FLAGA      ; RX_wait[1]                                              ; IFCLK     ;
; N/A           ; None        ; -6.306 ns ; FLAGA      ; RX_wait[4]                                              ; IFCLK     ;
; N/A           ; None        ; -6.306 ns ; FLAGA      ; RX_wait[5]                                              ; IFCLK     ;
; N/A           ; None        ; -6.549 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK     ;
; N/A           ; None        ; -6.720 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK     ;
; N/A           ; None        ; -6.727 ns ; FLAGC      ; TX_wait[1]                                              ; IFCLK     ;
; N/A           ; None        ; -6.727 ns ; FLAGC      ; TX_wait[2]                                              ; IFCLK     ;
; N/A           ; None        ; -6.727 ns ; FLAGC      ; TX_wait[3]                                              ; IFCLK     ;
; N/A           ; None        ; -6.727 ns ; FLAGC      ; TX_wait[4]                                              ; IFCLK     ;
; N/A           ; None        ; -6.727 ns ; FLAGC      ; TX_wait[5]                                              ; IFCLK     ;
; N/A           ; None        ; -6.727 ns ; FLAGC      ; TX_wait[6]                                              ; IFCLK     ;
; N/A           ; None        ; -6.727 ns ; FLAGC      ; TX_wait[7]                                              ; IFCLK     ;
; N/A           ; None        ; -7.886 ns ; LRCLK      ; AD_state[1]                                             ; BCLK      ;
; N/A           ; None        ; -9.159 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe12|dffe13a ; dcfifo_6bf1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_6bf1 ; Node named previous_wrfull removed during synthesis  ;
; Cut Timing Path ; On      ; delayed_wrptr_g  ; rs_dgwp|dffpipe5|dffe6a       ; dcfifo_jic1 ; Node named delayed_wrptr_g removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition
    Info: Processing started: Fri Mar 09 22:36:03 2007
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 10.852 ns for clock "IFCLK" between source register "Rx_register[8]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0"
    Info: + Largest register to memory requirement is 14.547 ns
        Info: + Setup relationship between source and destination is 10.417 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 4.480 ns
            Info: + Shortest clock path from clock "IFCLK" to destination memory is 7.334 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.931 ns) + CELL(0.970 ns) = 3.167 ns; Loc. = LCFF_X15_Y15_N7; Fanout = 3; REG Node = 'SLRD~reg0'
                Info: 4: + IC(2.505 ns) + CELL(0.000 ns) = 5.672 ns; Loc. = CLKCTRL_G3; Fanout = 308; COMB Node = 'SLRD~reg0clkctrl'
                Info: 5: + IC(0.804 ns) + CELL(0.858 ns) = 7.334 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0'
                Info: Total cell delay = 2.958 ns ( 40.33 % )
                Info: Total interconnect delay = 4.376 ns ( 59.67 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 2.854 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.922 ns) + CELL(0.666 ns) = 2.854 ns; Loc. = LCFF_X10_Y15_N21; Fanout = 1; REG Node = 'Rx_register[8]'
                Info: Total cell delay = 1.796 ns ( 62.93 % )
                Info: Total interconnect delay = 1.058 ns ( 37.07 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is 0.046 ns
    Info: - Longest register to memory delay is 3.695 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y15_N21; Fanout = 1; REG Node = 'Rx_register[8]'
        Info: 2: + IC(3.565 ns) + CELL(0.130 ns) = 3.695 ns; Loc. = M4K_X27_Y9; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0'
        Info: Total cell delay = 0.130 ns ( 3.52 % )
        Info: Total interconnect delay = 3.565 ns ( 96.48 % )
Info: Slack time is 29.692 ns for clock "BCLK" between source memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]" and destination register "sync_count[0]"
    Info: Fmax is 45.46 MHz (period= 21.996 ns)
    Info: + Largest memory to register requirement is 39.579 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.891 ns
            Info: + Shortest clock path from clock "BCLK" to destination register is 3.477 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(1.837 ns) + CELL(0.666 ns) = 3.477 ns; Loc. = LCFF_X29_Y18_N7; Fanout = 3; REG Node = 'sync_count[0]'
                Info: Total cell delay = 1.640 ns ( 47.17 % )
                Info: Total interconnect delay = 1.837 ns ( 52.83 % )
            Info: - Longest clock path from clock "BCLK" to source memory is 4.368 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(2.579 ns) + CELL(0.815 ns) = 4.368 ns; Loc. = M4K_X27_Y9; Fanout = 8; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
                Info: Total cell delay = 1.789 ns ( 40.96 % )
                Info: Total interconnect delay = 2.579 ns ( 59.04 % )
        Info: - Micro clock to output delay of source is 0.260 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest memory to register delay is 9.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y9; Fanout = 8; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]'
        Info: 2: + IC(2.309 ns) + CELL(0.624 ns) = 3.042 ns; Loc. = LCCOMB_X28_Y16_N16; Fanout = 1; COMB Node = 'Equal4~72'
        Info: 3: + IC(0.682 ns) + CELL(0.206 ns) = 3.930 ns; Loc. = LCCOMB_X29_Y16_N30; Fanout = 7; COMB Node = 'Equal4~74'
        Info: 4: + IC(1.071 ns) + CELL(0.616 ns) = 5.617 ns; Loc. = LCCOMB_X32_Y16_N4; Fanout = 2; COMB Node = 'Selector53~93'
        Info: 5: + IC(1.732 ns) + CELL(0.651 ns) = 8.000 ns; Loc. = LCCOMB_X29_Y16_N18; Fanout = 9; COMB Node = 'sync_count[1]~486'
        Info: 6: + IC(1.032 ns) + CELL(0.855 ns) = 9.887 ns; Loc. = LCFF_X29_Y18_N7; Fanout = 3; REG Node = 'sync_count[0]'
        Info: Total cell delay = 3.061 ns ( 30.96 % )
        Info: Total interconnect delay = 6.826 ns ( 69.04 % )
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: Slack time is 33.467 ns for clock "CLK_12MHZ" between source register "CCdata[16]" and destination register "CC~reg0"
    Info: Fmax is 69.22 MHz (period= 14.446 ns)
    Info: + Largest register to register requirement is 40.441 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.015 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 6.127 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.236 ns) + CELL(0.000 ns) = 4.547 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 6.127 ns; Loc. = LCFF_X31_Y13_N19; Fanout = 2; REG Node = 'CC~reg0'
                Info: Total cell delay = 2.621 ns ( 42.78 % )
                Info: Total interconnect delay = 3.506 ns ( 57.22 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 6.112 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N27; Fanout = 21; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]'
                Info: 3: + IC(1.220 ns) + CELL(0.000 ns) = 4.531 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]~clkctrl'
                Info: 4: + IC(0.915 ns) + CELL(0.666 ns) = 6.112 ns; Loc. = LCFF_X33_Y13_N1; Fanout = 1; REG Node = 'CCdata[16]'
                Info: Total cell delay = 2.621 ns ( 42.88 % )
                Info: Total interconnect delay = 3.491 ns ( 57.12 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.974 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y13_N1; Fanout = 1; REG Node = 'CCdata[16]'
        Info: 2: + IC(0.434 ns) + CELL(0.616 ns) = 1.050 ns; Loc. = LCCOMB_X33_Y13_N2; Fanout = 1; COMB Node = 'Mux6~456'
        Info: 3: + IC(0.364 ns) + CELL(0.624 ns) = 2.038 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'Mux6~457'
        Info: 4: + IC(0.670 ns) + CELL(0.624 ns) = 3.332 ns; Loc. = LCCOMB_X32_Y13_N14; Fanout = 1; COMB Node = 'Mux6~458'
        Info: 5: + IC(0.370 ns) + CELL(0.370 ns) = 4.072 ns; Loc. = LCCOMB_X32_Y13_N10; Fanout = 1; COMB Node = 'Mux6~461'
        Info: 6: + IC(0.682 ns) + CELL(0.370 ns) = 5.124 ns; Loc. = LCCOMB_X31_Y13_N20; Fanout = 1; COMB Node = 'Mux6~466'
        Info: 7: + IC(0.376 ns) + CELL(0.370 ns) = 5.870 ns; Loc. = LCCOMB_X31_Y13_N30; Fanout = 1; COMB Node = 'Mux6~469'
        Info: 8: + IC(0.372 ns) + CELL(0.624 ns) = 6.866 ns; Loc. = LCCOMB_X31_Y13_N18; Fanout = 1; COMB Node = 'CC~7'
        Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 6.974 ns; Loc. = LCFF_X31_Y13_N19; Fanout = 2; REG Node = 'CC~reg0'
        Info: Total cell delay = 3.706 ns ( 53.14 % )
        Info: Total interconnect delay = 3.268 ns ( 46.86 % )
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 13.029 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]"
    Info: Fmax is 128.14 MHz (period= 7.804 ns)
    Info: + Largest register to register requirement is 19.045 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -1.524 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 2.642 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(0.981 ns) + CELL(0.666 ns) = 2.642 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]'
                Info: Total cell delay = 1.661 ns ( 62.87 % )
                Info: Total interconnect delay = 0.981 ns ( 37.13 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 4.166 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.505 ns) + CELL(0.666 ns) = 4.166 ns; Loc. = LCFF_X13_Y2_N17; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
                Info: Total cell delay = 1.661 ns ( 39.87 % )
                Info: Total interconnect delay = 2.505 ns ( 60.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 6.016 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y2_N17; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]'
        Info: 2: + IC(0.470 ns) + CELL(0.534 ns) = 1.004 ns; Loc. = LCCOMB_X13_Y2_N26; Fanout = 4; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Equal0~112'
        Info: 3: + IC(0.718 ns) + CELL(0.623 ns) = 2.345 ns; Loc. = LCCOMB_X14_Y2_N4; Fanout = 14; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]~712'
        Info: 4: + IC(2.816 ns) + CELL(0.855 ns) = 6.016 ns; Loc. = LCFF_X1_Y14_N23; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]'
        Info: Total cell delay = 2.012 ns ( 33.44 % )
        Info: Total interconnect delay = 4.004 ns ( 66.56 % )
Info: Slack time is 16.918 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]"
    Info: Fmax is 255.43 MHz (period= 3.915 ns)
    Info: + Largest register to register requirement is 20.573 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.004 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.883 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.938 ns) + CELL(0.666 ns) = 2.883 ns; Loc. = LCFF_X14_Y2_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
                Info: Total cell delay = 1.806 ns ( 62.64 % )
                Info: Total interconnect delay = 1.077 ns ( 37.36 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.879 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X12_Y2_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.73 % )
                Info: Total interconnect delay = 1.073 ns ( 37.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.655 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y2_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.442 ns) + CELL(0.494 ns) = 0.936 ns; Loc. = LCCOMB_X12_Y2_N18; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~29'
        Info: 3: + IC(1.031 ns) + CELL(0.206 ns) = 2.173 ns; Loc. = LCCOMB_X15_Y2_N4; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~17'
        Info: 4: + IC(0.627 ns) + CELL(0.855 ns) = 3.655 ns; Loc. = LCFF_X14_Y2_N27; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]'
        Info: Total cell delay = 1.555 ns ( 42.54 % )
        Info: Total interconnect delay = 2.100 ns ( 57.46 % )
Info: Minimum slack time is 499 ps for clock "IFCLK" between source register "RX_wait[0]" and destination register "RX_wait[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y15_N27; Fanout = 4; REG Node = 'RX_wait[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X16_Y15_N26; Fanout = 1; COMB Node = 'RX_wait[0]~706'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X16_Y15_N27; Fanout = 4; REG Node = 'RX_wait[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.932 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X16_Y15_N27; Fanout = 4; REG Node = 'RX_wait[0]'
                Info: Total cell delay = 1.796 ns ( 62.71 % )
                Info: Total interconnect delay = 1.068 ns ( 37.29 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.864 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.932 ns) + CELL(0.666 ns) = 2.864 ns; Loc. = LCFF_X16_Y15_N27; Fanout = 4; REG Node = 'RX_wait[0]'
                Info: Total cell delay = 1.796 ns ( 62.71 % )
                Info: Total interconnect delay = 1.068 ns ( 37.29 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 358 ps for clock "BCLK" between source register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]" and destination memory "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10"
    Info: + Shortest register to memory delay is 1.095 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X28_Y17_N23; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]'
        Info: 2: + IC(0.919 ns) + CELL(0.176 ns) = 1.095 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10'
        Info: Total cell delay = 0.176 ns ( 16.07 % )
        Info: Total interconnect delay = 0.919 ns ( 83.93 % )
    Info: - Smallest register to memory requirement is 0.737 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "BCLK" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.774 ns
            Info: + Longest clock path from clock "BCLK" to destination memory is 4.231 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(2.422 ns) + CELL(0.835 ns) = 4.231 ns; Loc. = M4K_X27_Y17; Fanout = 1; MEM Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10'
                Info: Total cell delay = 1.809 ns ( 42.76 % )
                Info: Total interconnect delay = 2.422 ns ( 57.24 % )
            Info: - Shortest clock path from clock "BCLK" to source register is 3.457 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_160; Fanout = 679; CLK Node = 'BCLK'
                Info: 2: + IC(1.817 ns) + CELL(0.666 ns) = 3.457 ns; Loc. = LCFF_X28_Y17_N23; Fanout = 20; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]'
                Info: Total cell delay = 1.640 ns ( 47.44 % )
                Info: Total interconnect delay = 1.817 ns ( 52.56 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.267 ns
Info: Minimum slack time is 499 ps for clock "CLK_12MHZ" between source register "CCstate.00" and destination register "CCstate.00"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 2; REG Node = 'CCstate.00'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X30_Y13_N28; Fanout = 1; COMB Node = 'Selector56~13'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 2; REG Node = 'CCstate.00'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 40.690 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 6.127 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.236 ns) + CELL(0.000 ns) = 4.547 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 6.127 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 2; REG Node = 'CCstate.00'
                Info: Total cell delay = 2.621 ns ( 42.78 % )
                Info: Total interconnect delay = 3.506 ns ( 57.22 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 6.127 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 3: + IC(1.236 ns) + CELL(0.000 ns) = 4.547 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 4: + IC(0.914 ns) + CELL(0.666 ns) = 6.127 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 2; REG Node = 'CCstate.00'
                Info: Total cell delay = 2.621 ns ( 42.78 % )
                Info: Total interconnect delay = 3.506 ns ( 57.22 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y2_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y2_N2; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd~12'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y2_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 4.166 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.505 ns) + CELL(0.666 ns) = 4.166 ns; Loc. = LCFF_X13_Y2_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 39.87 % )
                Info: Total interconnect delay = 2.505 ns ( 60.13 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 4.166 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(2.505 ns) + CELL(0.666 ns) = 4.166 ns; Loc. = LCFF_X13_Y2_N3; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd'
                Info: Total cell delay = 1.661 ns ( 39.87 % )
                Info: Total interconnect delay = 2.505 ns ( 60.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 1.202 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 1.204 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y2_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.744 ns) + CELL(0.460 ns) = 1.204 ns; Loc. = LCFF_X12_Y2_N19; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 38.21 % )
        Info: Total interconnect delay = 0.744 ns ( 61.79 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.879 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X12_Y2_N19; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 62.73 % )
                Info: Total interconnect delay = 1.073 ns ( 37.27 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.879 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X12_Y2_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 62.73 % )
                Info: Total interconnect delay = 1.073 ns ( 37.27 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]" (data pin = "GPIO[23]", clock pin = "SPI_SCK") is 9.425 ns
    Info: + Longest pin to register delay is 13.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_99; Fanout = 1; PIN Node = 'GPIO[23]'
        Info: 2: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = IOC_X30_Y0_N0; Fanout = 1; COMB Node = 'GPIO[23]~0'
        Info: 3: + IC(7.233 ns) + CELL(0.651 ns) = 8.858 ns; Loc. = LCCOMB_X14_Y2_N18; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~170'
        Info: 4: + IC(1.795 ns) + CELL(0.206 ns) = 10.859 ns; Loc. = LCCOMB_X15_Y2_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~171'
        Info: 5: + IC(2.294 ns) + CELL(0.206 ns) = 13.359 ns; Loc. = LCCOMB_X2_Y3_N28; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~1624'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 13.467 ns; Loc. = LCFF_X2_Y3_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 2.145 ns ( 15.93 % )
        Info: Total interconnect delay = 11.322 ns ( 84.07 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 4.002 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(2.341 ns) + CELL(0.666 ns) = 4.002 ns; Loc. = LCFF_X2_Y3_N29; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]'
        Info: Total cell delay = 1.661 ns ( 41.50 % )
        Info: Total interconnect delay = 2.341 ns ( 58.50 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED0" through register "Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146" is 14.587 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 7.253 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 2; CLK Node = 'IFCLK'
        Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 115; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.931 ns) + CELL(0.970 ns) = 3.167 ns; Loc. = LCFF_X15_Y15_N7; Fanout = 3; REG Node = 'SLRD~reg0'
        Info: 4: + IC(2.505 ns) + CELL(0.000 ns) = 5.672 ns; Loc. = CLKCTRL_G3; Fanout = 308; COMB Node = 'SLRD~reg0clkctrl'
        Info: 5: + IC(0.915 ns) + CELL(0.666 ns) = 7.253 ns; Loc. = LCFF_X24_Y15_N31; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146'
        Info: Total cell delay = 2.766 ns ( 38.14 % )
        Info: Total interconnect delay = 4.487 ns ( 61.86 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 7.030 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y15_N31; Fanout = 1; REG Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146'
        Info: 2: + IC(1.073 ns) + CELL(0.370 ns) = 1.443 ns; Loc. = LCCOMB_X26_Y15_N28; Fanout = 245; COMB Node = 'Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 3: + IC(2.461 ns) + CELL(3.126 ns) = 7.030 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'
        Info: Total cell delay = 3.496 ns ( 49.73 % )
        Info: Total interconnect delay = 3.534 ns ( 50.27 % )
Info: Longest tpd from source pin "FLAGC" to destination pin "DEBUG_LED1" is 10.470 ns
    Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_5; Fanout = 5; PIN Node = 'FLAGC'
    Info: 2: + IC(6.369 ns) + CELL(3.096 ns) = 10.470 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'DEBUG_LED1'
    Info: Total cell delay = 4.101 ns ( 39.17 % )
    Info: Total interconnect delay = 6.369 ns ( 60.83 % )
Info: th for register "Tx_q[0]" (data pin = "CDOUT", clock pin = "CLK_12MHZ") is -1.346 ns
    Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 6.126 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 36; CLK Node = 'CLK_12MHZ'
        Info: 2: + IC(1.356 ns) + CELL(0.970 ns) = 3.311 ns; Loc. = LCFF_X33_Y14_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
        Info: 3: + IC(1.236 ns) + CELL(0.000 ns) = 4.547 ns; Loc. = CLKCTRL_G5; Fanout = 123; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
        Info: 4: + IC(0.913 ns) + CELL(0.666 ns) = 6.126 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 2.621 ns ( 42.78 % )
        Info: Total interconnect delay = 3.505 ns ( 57.22 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.778 ns
        Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_165; Fanout = 1; PIN Node = 'CDOUT'
        Info: 2: + IC(6.480 ns) + CELL(0.206 ns) = 7.670 ns; Loc. = LCCOMB_X22_Y15_N20; Fanout = 1; COMB Node = 'Tx_q[0]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.778 ns; Loc. = LCFF_X22_Y15_N21; Fanout = 2; REG Node = 'Tx_q[0]'
        Info: Total cell delay = 1.298 ns ( 16.69 % )
        Info: Total interconnect delay = 6.480 ns ( 83.31 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Allocated 107 megabytes of memory during processing
    Info: Processing ended: Fri Mar 09 22:36:09 2007
    Info: Elapsed time: 00:00:06


