{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668138874108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668138874108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 12:54:34 2022 " "Processing started: Fri Nov 11 12:54:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668138874108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668138874108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668138874108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668138874487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668138874487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aac2m2h1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aac2m2h1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_arch " "Found design unit 1: ALU-alu_arch" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668138881359 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668138881359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668138881359 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668138881375 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A AAC2M2H1.vhd(19) " "VHDL Process Statement warning at AAC2M2H1.vhd(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668138881375 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A AAC2M2H1.vhd(20) " "VHDL Process Statement warning at AAC2M2H1.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668138881375 "|ALU"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668138881866 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668138881866 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Op_code\[0\] " "No output dependent on input pin \"Op_code\[0\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|Op_code[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Op_code\[1\] " "No output dependent on input pin \"Op_code\[1\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|Op_code[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Op_code\[2\] " "No output dependent on input pin \"Op_code\[2\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|Op_code[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[0\] " "No output dependent on input pin \"B\[0\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[1\] " "No output dependent on input pin \"B\[1\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[2\] " "No output dependent on input pin \"B\[2\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[3\] " "No output dependent on input pin \"B\[3\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[4\] " "No output dependent on input pin \"B\[4\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[5\] " "No output dependent on input pin \"B\[5\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[6\] " "No output dependent on input pin \"B\[6\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[7\] " "No output dependent on input pin \"B\[7\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[8\] " "No output dependent on input pin \"B\[8\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[9\] " "No output dependent on input pin \"B\[9\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[10\] " "No output dependent on input pin \"B\[10\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[11\] " "No output dependent on input pin \"B\[11\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[12\] " "No output dependent on input pin \"B\[12\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[13\] " "No output dependent on input pin \"B\[13\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[14\] " "No output dependent on input pin \"B\[14\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[15\] " "No output dependent on input pin \"B\[15\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[16\] " "No output dependent on input pin \"B\[16\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[17\] " "No output dependent on input pin \"B\[17\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[18\] " "No output dependent on input pin \"B\[18\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[19\] " "No output dependent on input pin \"B\[19\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[20\] " "No output dependent on input pin \"B\[20\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[21\] " "No output dependent on input pin \"B\[21\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[22\] " "No output dependent on input pin \"B\[22\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[23\] " "No output dependent on input pin \"B\[23\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[24\] " "No output dependent on input pin \"B\[24\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[25\] " "No output dependent on input pin \"B\[25\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[26\] " "No output dependent on input pin \"B\[26\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[27\] " "No output dependent on input pin \"B\[27\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[28\] " "No output dependent on input pin \"B\[28\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[29\] " "No output dependent on input pin \"B\[29\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[30\] " "No output dependent on input pin \"B\[30\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "B\[31\] " "No output dependent on input pin \"B\[31\]\"" {  } { { "AAC2M2H1.vhd" "" { Text "D:/MSEE/5361/Week2/Assignment4_VHDLALU/AAC2M2H1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668138881897 "|ALU|B[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668138881897 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99 " "Implemented 99 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "67 " "Implemented 67 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668138881897 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668138881897 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668138881897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668138881897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 12:54:41 2022 " "Processing ended: Fri Nov 11 12:54:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668138881897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668138881897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668138881897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668138881897 ""}
