#OPTIONS:"|-mixedhdl|-modhint|/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/_verilog_hintfile|-top|Filterwheel|-layerid|0|-orig_srs|/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_comp.srs|-prodtype|synplify_pro|-infer_seqShift|-primux|-dspmac|-pqdpadd|-fixsmult|-sdff_counter|-divnmod|-nram|-actel|-I|/home/summer/projects/CGraph/firmware/include|-I|/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/|-I|/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib|-sysv|-devicelib|/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|COREAPB3_LIB|-lib|COREAPB3_LIB|-lib|COREAPB3_LIB|-lib|work|-lib|work"
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/linux_a_64/c_ver":1691490548
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/_verilog_hintfile":1743030985
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/generic/smartfusion2.v":1691490541
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/hypermods.v":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/umr_capim.v":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_objects.v":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vlog/scemi_pipes.svh":1691490543
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v":1743030537
#OPTIONS:"|-mixedhdl|-top|work.Main|-mpparams|/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/_mh_params|-layerid|1|-orig_srs|/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/synthesis/synwork/Filterwheel_comp.srs|-prodtype|synplify_pro|-infer_seqShift|-primux|-dspmac|-pqdpadd|-fixsmult|-sdff_counter|-divnmod|-nram|-actel|-work_is_curlib|1|-encrypt|-pro|-lite|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-vhdl2008|-work_is_curlib|1|-ignore_undefined_lib|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/linux_a_64/c_vhdl":1691490547
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/location.map":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std1164.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/std_textio.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/numeric.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/umr_capim.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/arith.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd2008/unsigned.vhd":1691490543
#CUR:"/home/summer/microchip/Libero_SoC_v2023.2/SynplifyPro/lib/vhd/hyperents.vhd":1691490543
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd":1741216905
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd":1743029446
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd":1742401529
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd":1742401529
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd":1742401529
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd":1742401529
#CUR:"/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd":1741216906
#CUR:"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd":1743029197
0			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0_0/FCCC_C0_FCCC_C0_0_FCCC.v" verilog
1			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/FCCC_C0/FCCC_C0.v" verilog
2			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/CCC_0/Filterwheel_sb_CCC_0_FCCC.v" verilog
3			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/SgCore/OSC/2.0.101/osc_comps.v" verilog
4			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/FABOSC_0/Filterwheel_sb_FABOSC_0_OSC.v" verilog
5			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS_syn.v" verilog
6			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb_MSS/Filterwheel_sb_MSS.v" verilog
7			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp_pcie_hotreset.v" verilog
8			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vlog/core/coreresetp.v" verilog
9			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_muxptob3.v" verilog
10			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3_iaddr_reg.v" verilog
11			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vlog/core/coreapb3.v" verilog
12			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel_sb/Filterwheel_sb.v" verilog
13			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/Libero/component/work/Filterwheel/Filterwheel.v" verilog
14			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/BuildNumber.vhd" vhdl
15			"/home/summer/projects/CGraph/firmware/include/fpga/IBufP1.vhd" vhdl
16			"/home/summer/projects/CGraph/firmware/include/fpga/IBufP2.vhd" vhdl
17			"/home/summer/projects/CGraph/firmware/include/fpga/IBufP3.vhd" vhdl
18			"/home/summer/projects/CGraph/firmware/include/fpga/PPSCount.vhd" vhdl
19			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/RegisterSpace.vhd" vhdl
20			"/home/summer/projects/CGraph/firmware/include/fpga/UartRxRaw.vhd" vhdl
21			"/home/summer/projects/CGraph/firmware/include/fpga/UartRxExtClk.vhd" vhdl
22			"/home/summer/projects/CGraph/firmware/include/fpga/fifo_gen.vhd" vhdl
23			"/home/summer/projects/CGraph/firmware/include/fpga/gated_fifo.vhd" vhdl
24			"/home/summer/projects/CGraph/firmware/include/fpga/UartRxFifoExtClk.vhd" vhdl
25			"/home/summer/projects/CGraph/firmware/include/fpga/UartTx.vhd" vhdl
26			"/home/summer/projects/CGraph/firmware/include/fpga/UartTxFifoExtClk.vhd" vhdl
27			"/home/summer/projects/CGraph/firmware/include/fpga/VariableClockDivider.vhd" vhdl
28			"/home/summer/projects/CGraph/firmware/include/fpga/ClockDivider.vhd" vhdl
29			"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotor.vhd" vhdl
30			"/home/summer/projects/CGraph/firmware/include/fpga/OneShot.vhd" vhdl
31			"/home/summer/projects/CGraph/firmware/include/fpga/FourWireStepperMotorDriver.vhd" vhdl
32			"/home/summer/projects/CGraph/firmware/include/fpga/SpiMaster.vhd" vhdl
33			"/home/summer/projects/CGraph/firmware/include/fpga/SpiDac.vhd" vhdl
34			"/home/summer/projects/CGraph/firmware/include/fpga/SpiDevice.vhd" vhdl
35			"/home/summer/projects/CGraph/firmware/FilterwheelTq144/fpga/Main.vhd" vhdl
#Dependency Lists(Uses List)
0 -1
1 0
2 -1
3 -1
4 3
5 -1
6 5
7 -1
8 7
9 -1
10 -1
11 10 9
12 6 4 8 11 2
13 35 12 1
14 -1
15 -1
16 -1
17 -1
18 -1
19 -1
20 -1
21 20 16
22 -1
23 22
24 23 16 21
25 -1
26 25 16 23
27 -1
28 -1
29 -1
30 -1
31 29 30
32 -1
33 32
34 32
35 31 33 18 26 24 28 27 34 17 19 15 16 30 14
#Dependency Lists(Users Of)
0 1
1 13
2 12
3 4
4 12
5 6
6 12
7 8
8 12
9 11
10 11
11 12
12 13
13 -1
14 35
15 35
16 21 24 26 35
17 35
18 35
19 35
20 21
21 24
22 23
23 24 26
24 35
25 26
26 35
27 35
28 35
29 31
30 31 35
31 35
32 34 33
33 35
34 35
35 13
#Design Unit to File Association
module work main 35
arch work main architecture_main 35
module work spideviceports 34
arch work spideviceports spidevice 34
module work spidacports 33
arch work spidacports spidac 33
module work spimasterports 32
arch work spimasterports spimaster 32
module work fourwiresteppermotordriverports 31
arch work fourwiresteppermotordriverports fourwiresteppermotordriver 31
module work oneshotports 30
arch work oneshotports oneshot 30
module work fourwiresteppermotorports 29
arch work fourwiresteppermotorports fourwiresteppermotor 29
module work clockdividerports 28
arch work clockdividerports clockdivider 28
module work variableclockdividerports 27
arch work variableclockdividerports variableclockdivider 27
module work uarttxfifoextclk 26
arch work uarttxfifoextclk implementation 26
module work uarttx 25
arch work uarttx behaviour 25
module work uartrxfifoextclk 24
arch work uartrxfifoextclk implementation 24
module work gated_fifo 23
arch work gated_fifo rtl 23
module work fifo 22
arch work fifo rtl 22
module work uartrxextclk 21
arch work uartrxextclk implementation 21
module work uartrxraw 20
arch work uartrxraw behaviour 20
module work registerspaceports 19
arch work registerspaceports registerspace 19
module work ppscountports 18
arch work ppscountports ppscount 18
module work ibufp3ports 17
arch work ibufp3ports ibufp3 17
module work ibufp2ports 16
arch work ibufp2ports ibufp2 16
module work ibufp1ports 15
arch work ibufp1ports ibufp1 15
module work buildnumberports 14
arch work buildnumberports buildnumber 14
module COREAPB3_LIB CoreAPB3 11
module COREAPB3_LIB coreapb3_iaddr_reg 10
module COREAPB3_LIB COREAPB3_MUXPTOB3 9
module work Filterwheel 13
module work Filterwheel_sb 12
module work CoreResetP 8
module work coreresetp_pcie_hotreset 7
module work Filterwheel_sb_MSS 6
module work MSS_010 5
module work Filterwheel_sb_FABOSC_0_OSC 4
module work XTLOSC_FAB 3
module work RCOSC_25_50MHZ_FAB 3
module work RCOSC_1MHZ_FAB 3
module work XTLOSC 3
module work RCOSC_25_50MHZ 3
module work RCOSC_1MHZ 3
module work Filterwheel_sb_CCC_0_FCCC 2
module work FCCC_C0 1
module work FCCC_C0_FCCC_C0_0_FCCC 0
