Command: vcs -full64 -sverilog -ntb_opts uvm-1.2 -debug_acc+all -debug_region+cell+encrypt \
-l out/log/elab_rkv_i2c_tb.log -o out/obj/rkv_i2c_tb.simv -partcomp -fastpartcomp=j4 \
rkv_i2c_tb
Doing common elaboration 
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Jan  7 22:53:15 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_WARN_OPTION] Usage of LCA feature
  VCS MX detects that LCA (Limited Customer Availability) feature 'Partition 
  Compile' is being used.


Note-[PC_SKIP_FULLDR] Skipping partcomp design resolution
  Skipping partition compile global design resolution as there was no change 
  in the global view of design

Command: vcs -partcomp=stitch -file /home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/out/obj/rkv_i2c_tb.simv.daidir/.partcomp_stitch_options \
-Xpiyushb1=0x80 -sverilog -full64 -cm implAssert -file /home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/out/obj/rkv_i2c_tb.simv.daidir/.stitch_so_list \
-o out/obj/rkv_i2c_tb.simv csrc/topshell_partcomp.v
*** Using vcs compiler /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/bin/vcs1 instead of /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/bin/vcs1...
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Jan  7 22:53:16 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'csrc/topshell_partcomp.v'
Top Level Modules:
       uvm_custom_install_recording
       uvm_custom_install_verdi_recording
       rkv_i2c_tb
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...
15 modules and 0 UDP read.
CPU time: .453 seconds to compile + .355 seconds to elab
make[1]: Entering directory `/home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim'
/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/bin/vcs  -partcomp=stitch -file /home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/out/obj/rkv_i2c_tb.simv.daidir/.partcomp_stitch_options \
-Xpiyushb1=0x80 -sverilog  -full64     -cm implAssert   -file /home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/out/obj/rkv_i2c_tb.simv.daidir/.stitch_so_list \
-o out/obj/rkv_i2c_tb.simv csrc/topshell_partcomp.v 
*** Using vcs compiler /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/bin/vcs1 instead \
of /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/bin/vcs1...
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Sat Jan  7 22:53:16 2023
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'csrc/topshell_partcomp.v'
Top Level Modules:
       uvm_custom_install_recording
       uvm_custom_install_verdi_recording
       rkv_i2c_tb
TimeScale is 1 ps / 1 ps
Starting vcs inline pass...
15 modules and 0 UDP read.
make[2]: Entering directory `/home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/csrc' \

make[2]: Leaving directory `/home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/csrc' \

CPU time: .453 seconds to compile + .355 seconds to elab
Done Verilog partition compilations
Done all partition compilations

make[1]: Leaving directory `/home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim'
make[1]: Entering directory `/home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../out/obj/rkv_i2c_tb.simv ]; then chmod -x ../out/obj/rkv_i2c_tb.simv; fi \

g++  -o ../out/obj/rkv_i2c_tb.simv   -Wl,-rpath='$ORIGIN'//rkv_i2c_tb.simv.daidir//libvcspc \
-Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/rkv_i2c_tb.simv.daidir/ -Wl,-rpath=./rkv_i2c_tb.simv.daidir/ \
-Wl,-rpath='$ORIGIN'/rkv_i2c_tb.simv.daidir//scsim.db.dir  -z muldefs -rdynamic -Wl,-rpath=/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib \
-L/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib uvm_dpi.o uvm_verdi_dpi.o   \
SIMB.o objs/SIM_d.o    SIM_l.o       pcomp_elab_code.o rmapats_mop.o rmapats.o rmar.o \
libvcspc__SNPS_VCS_intf_repository.so __SNPS_VCS_intf_repositor_1_archive_1.so libvcspc__vcs_pc_package__TpDXPd.so \
__vcs_pc_package__TpDXP_1_archive_1.so libvcspc__vcs_msglog_z2c7Ib.so __vcs_msglog_z2c7I_1_archive_1.so \
libvcspc_uvm_custom_install_recording_2yENJb.so _uvm_custom_install_recording_2yENJ_1_archive_1.so \
libvcspc_rkv_i2c_tb_Rr2Nhb.so _rkv_i2c_tb_Rr2Nh_1_archive_1.so          -lzerosoft_rt_stubs \
-lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -lvirsim -lvcsucli -lhdlxmr \
-lreader_common /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/libBA.a -luclinative \
/opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_tls.o   -Wl,-whole-archive \
-lvcsucli -Wl,-no-whole-archive       ./../out/obj/rkv_i2c_tb.simv.daidir/vc_hdrs.o \
_vcs_pli_stub_.o   /opt/synopsys/vcs/vcs-mx/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
/opt/synopsys/verdi/verdi/Verdi_O-2018.09-SP2/share/PLI/VCS/LINUX64/pli.a -ldl  -lc \
-lm -lpthread -ldl 
../out/obj/rkv_i2c_tb.simv up to date
make[1]: Leaving directory `/home/verifier/DVT_Code/APB_I2C/rkv_i2c_tb/sim/csrc' \

CPU time: .255 seconds to compile + .024 seconds to elab + .588 seconds to link
