Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec  7 22:23:18 2019
| Host         : ECE-PHO115-22 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              53 |           20 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |             108 |           28 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              44 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+---------------------------+---------------------------------------------------+------------------+----------------+
|                     Clock Signal                     |       Enable Signal       |                  Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+------------------------------------------------------+---------------------------+---------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                       |                           | reset_IBUF                                        |                1 |              2 |
|  controller/FSM_sequential_next_state_reg[1]_i_2_n_0 |                           |                                                   |                1 |              2 |
|  db_snack/CLK                                        |                           | reset_IBUF                                        |                1 |              3 |
|  clk_IBUF_BUFG                                       |                           |                                                   |                3 |              4 |
|  db_coin/CLK                                         |                           | pay_quarters/FSM_sequential_curr_state[3]_i_1_n_0 |                1 |              4 |
|  vend_snack/vend_display_out1_carry__0_n_7           |                           |                                                   |                2 |              8 |
|  cd/CLK                                              |                           |                                                   |                4 |             10 |
|  vend_snack/vend_display_out1_carry__0_n_7           |                           | vend_snack/broke                                  |                4 |             12 |
|  pay_quarters/next_state                             |                           |                                                   |                4 |             14 |
|  controller/display_out_reg[15]_i_2_n_0              |                           |                                                   |                6 |             15 |
|  clk_IBUF_BUFG                                       | cd/count_fast_1           | reset_IBUF                                        |                4 |             17 |
|  clk_IBUF_BUFG                                       | cd/count_slow[26]_i_1_n_0 | reset_IBUF                                        |                6 |             27 |
|  clk_IBUF_BUFG                                       |                           | db_coin/count[0]_i_1__0_n_0                       |                8 |             32 |
|  clk_IBUF_BUFG                                       |                           | db_snack/count[0]_i_1_n_0                         |                8 |             32 |
|  clk_IBUF_BUFG                                       |                           | db_vend/count[0]_i_1__1_n_0                       |                8 |             32 |
+------------------------------------------------------+---------------------------+---------------------------------------------------+------------------+----------------+


