Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue May 14 15:25:19 2019
| Host         : DELL-TVA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Red_screen_control_sets_placed.rpt
| Design       : Red_screen
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            1 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------+-----------------------------+------------------+----------------+
|           Clock Signal          |        Enable Signal       |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------------+----------------------------+-----------------------------+------------------+----------------+
|  Clocking_wizard/inst/clk_pixel | Pulser_V/Pixel_puls_H/E[0] |                             |                1 |              2 |
|  Clocking_wizard/inst/clk_pixel | Pulser_V/Pixel_puls_H/E[0] | Pulser_V/Pixel_puls_H/SR[0] |                3 |              8 |
|  Clocking_wizard/inst/clk_pixel |                            |                             |                4 |             10 |
+---------------------------------+----------------------------+-----------------------------+------------------+----------------+


