#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001b9c6962220 .scope module, "spi_slave" "spi_slave" 2 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "ss";
    .port_info 3 /INPUT 1 "sclk";
    .port_info 4 /INPUT 1 "mosi";
    .port_info 5 /OUTPUT 1 "miso";
v000001b9c69b4260_0 .net "bit_count_eq_8", 0 0, L_000001b9c69bf190;  1 drivers
v000001b9c69b4300_0 .net "clear", 0 0, v000001b9c69b4080_0;  1 drivers
o000001b9c6968fd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b9c69be970_0 .net "clk", 0 0, o000001b9c6968fd8;  0 drivers
v000001b9c69bf0f0_0 .net "count", 2 0, v000001b9c694e8e0_0;  1 drivers
v000001b9c69bfaf0_0 .net "increament", 0 0, v000001b9c69b44e0_0;  1 drivers
v000001b9c69bfd70_0 .net "is_posedge", 0 0, L_000001b9c6965b70;  1 drivers
v000001b9c69bf050_0 .net "miso", 0 0, L_000001b9c69be790;  1 drivers
o000001b9c69696f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b9c69be150_0 .net "mosi", 0 0, o000001b9c69696f8;  0 drivers
o000001b9c6969068 .functor BUFZ 1, C4<z>; HiZ drive
v000001b9c69bf690_0 .net "reset_n", 0 0, o000001b9c6969068;  0 drivers
o000001b9c69695d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001b9c69be6f0_0 .net "sclk", 0 0, o000001b9c69695d8;  0 drivers
v000001b9c69bed30_0 .net "shift_en", 0 0, v000001b9c69b4760_0;  1 drivers
o000001b9c6969368 .functor BUFZ 1, C4<z>; HiZ drive
v000001b9c69bfb90_0 .net "ss", 0 0, o000001b9c6969368;  0 drivers
v000001b9c69bfeb0_0 .net "transaction_done", 0 0, v000001b9c69b4440_0;  1 drivers
S_000001b9c69623b0 .scope module, "BIT_COUNTER" "counter" 2 32, 3 1 0, S_000001b9c6962220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "increament";
    .port_info 4 /OUTPUT 3 "count";
v000001b9c6906dd0_0 .net "clear", 0 0, v000001b9c69b4080_0;  alias, 1 drivers
v000001b9c694e840_0 .net "clk", 0 0, o000001b9c6968fd8;  alias, 0 drivers
v000001b9c694e8e0_0 .var "count", 2 0;
v000001b9c6962540_0 .net "increament", 0 0, v000001b9c69b44e0_0;  alias, 1 drivers
v000001b9c69625e0_0 .net "reset_n", 0 0, o000001b9c6969068;  alias, 0 drivers
E_000001b9c694e260/0 .event negedge, v000001b9c69625e0_0;
E_000001b9c694e260/1 .event posedge, v000001b9c694e840_0;
E_000001b9c694e260 .event/or E_000001b9c694e260/0, E_000001b9c694e260/1;
S_000001b9c690d6b0 .scope module, "COMPARE" "cmprtr" 2 40, 4 1 0, S_000001b9c6962220;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "value1";
    .port_info 1 /INPUT 3 "value2";
    .port_info 2 /OUTPUT 1 "is_equal";
P_000001b9c694de60 .param/l "BIT_LENGTH" 0 4 1, +C4<00000000000000000000000000000011>;
v000001b9c690bd10_0 .net "is_equal", 0 0, L_000001b9c69bf190;  alias, 1 drivers
v000001b9c690bdb0_0 .net "value1", 2 0, v000001b9c694e8e0_0;  alias, 1 drivers
L_000001b9c69c0078 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001b9c690d840_0 .net "value2", 2 0, L_000001b9c69c0078;  1 drivers
L_000001b9c69bf190 .cmp/eq 3, v000001b9c694e8e0_0, L_000001b9c69c0078;
S_000001b9c690d8e0 .scope module, "CONTROLLER" "fsm" 2 46, 5 1 0, S_000001b9c6962220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "sclk_posedge";
    .port_info 3 /INPUT 1 "bit_count_eq_8";
    .port_info 4 /INPUT 1 "ss";
    .port_info 5 /OUTPUT 1 "shift_en";
    .port_info 6 /OUTPUT 1 "clear";
    .port_info 7 /OUTPUT 1 "increament";
    .port_info 8 /OUTPUT 1 "transaction_done";
P_000001b9c6960350 .param/l "FINISH" 0 5 17, C4<10>;
P_000001b9c6960388 .param/l "IDLE" 0 5 15, C4<00>;
P_000001b9c69603c0 .param/l "TRANSFER" 0 5 16, C4<01>;
P_000001b9c69603f8 .param/l "WAIT_SS_HIGH" 0 5 18, C4<11>;
o000001b9c6969278 .functor BUFZ 1, C4<z>; HiZ drive
v000001b9c69b4a80_0 .net "bit_count_eq_8", 0 0, o000001b9c6969278;  0 drivers
v000001b9c69b4080_0 .var "clear", 0 0;
v000001b9c69b4620_0 .net "clk", 0 0, o000001b9c6968fd8;  alias, 0 drivers
v000001b9c69b44e0_0 .var "increament", 0 0;
v000001b9c69b4120_0 .var "next_state", 1 0;
v000001b9c69b4580_0 .var "present_state", 1 0;
v000001b9c69b4b20_0 .net "reset_n", 0 0, o000001b9c6969068;  alias, 0 drivers
v000001b9c69b41c0_0 .net "sclk_posedge", 0 0, L_000001b9c6965b70;  alias, 1 drivers
v000001b9c69b4760_0 .var "shift_en", 0 0;
v000001b9c69b46c0_0 .net "ss", 0 0, o000001b9c6969368;  alias, 0 drivers
v000001b9c69b4440_0 .var "transaction_done", 0 0;
E_000001b9c694dc60 .event anyedge, v000001b9c69b4580_0, v000001b9c69b46c0_0, v000001b9c69b4a80_0, v000001b9c69b41c0_0;
S_000001b9c6960440 .scope begin, "NSL" "NSL" 5 21, 5 21 0, S_000001b9c690d8e0;
 .timescale 0 0;
S_000001b9c69605d0 .scope begin, "OL" "OL" 5 30, 5 30 0, S_000001b9c690d8e0;
 .timescale 0 0;
S_000001b9c6906530 .scope module, "POSEDGE_DETECTOR" "posedge_detect" 2 17, 6 1 0, S_000001b9c6962220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "is_posedge";
L_000001b9c6965a90 .functor NOT 1, v000001b9c69b4800_0, C4<0>, C4<0>, C4<0>;
L_000001b9c6965b70 .functor AND 1, L_000001b9c6965a90, o000001b9c69695d8, C4<1>, C4<1>;
v000001b9c69b4800_0 .var "Q", 0 0;
v000001b9c69b48a0_0 .net *"_ivl_0", 0 0, L_000001b9c6965a90;  1 drivers
v000001b9c69b4e40_0 .net "clk", 0 0, o000001b9c6968fd8;  alias, 0 drivers
v000001b9c69b43a0_0 .net "is_posedge", 0 0, L_000001b9c6965b70;  alias, 1 drivers
v000001b9c69b4940_0 .net "reset_n", 0 0, o000001b9c6969068;  alias, 0 drivers
v000001b9c69b49e0_0 .net "sclk", 0 0, o000001b9c69695d8;  alias, 0 drivers
S_000001b9c69066c0 .scope module, "SHIFT_REGISTER" "shift_reg" 2 24, 7 1 0, S_000001b9c6962220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 1 "serial_in";
    .port_info 4 /OUTPUT 1 "serial_out";
P_000001b9c694e2a0 .param/l "BIT_LENGTH" 0 7 1, +C4<00000000000000000000000000001000>;
v000001b9c69b4bc0_0 .var "Q", 7 0;
v000001b9c69b4ee0_0 .net "clk", 0 0, o000001b9c6968fd8;  alias, 0 drivers
v000001b9c69b4c60_0 .net "reset_n", 0 0, o000001b9c6969068;  alias, 0 drivers
v000001b9c69b4da0_0 .net "serial_in", 0 0, o000001b9c69696f8;  alias, 0 drivers
v000001b9c69b4d00_0 .net "serial_out", 0 0, L_000001b9c69be790;  alias, 1 drivers
v000001b9c69b4f80_0 .net "shift_en", 0 0, v000001b9c69b4760_0;  alias, 1 drivers
L_000001b9c69be790 .part v000001b9c69b4bc0_0, 0, 1;
    .scope S_000001b9c6906530;
T_0 ;
    %wait E_000001b9c694e260;
    %load/vec4 v000001b9c69b4940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b9c69b4800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b9c69b49e0_0;
    %assign/vec4 v000001b9c69b4800_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b9c69066c0;
T_1 ;
    %wait E_000001b9c694e260;
    %load/vec4 v000001b9c69b4c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001b9c69b4bc0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001b9c69b4f80_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.2, 8;
    %load/vec4 v000001b9c69b4da0_0;
    %load/vec4 v000001b9c69b4bc0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_1.3, 8;
T_1.2 ; End of true expr.
    %load/vec4 v000001b9c69b4bc0_0;
    %jmp/0 T_1.3, 8;
 ; End of false expr.
    %blend;
T_1.3;
    %assign/vec4 v000001b9c69b4bc0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001b9c69623b0;
T_2 ;
    %wait E_000001b9c694e260;
    %load/vec4 v000001b9c69625e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001b9c694e8e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b9c6906dd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v000001b9c694e8e0_0;
    %load/vec4 v000001b9c6962540_0;
    %pad/u 3;
    %add;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %assign/vec4 v000001b9c694e8e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b9c690d8e0;
T_3 ;
    %wait E_000001b9c694dc60;
    %fork t_1, S_000001b9c6960440;
    %jmp t_0;
    .scope S_000001b9c6960440;
t_1 ;
    %load/vec4 v000001b9c69b4580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v000001b9c69b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_3.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.6, 8;
T_3.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.6, 8;
 ; End of false expr.
    %blend;
T_3.6;
    %store/vec4 v000001b9c69b4120_0, 0, 2;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v000001b9c69b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_3.7, 8;
    %load/vec4 v000001b9c69b4a80_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.9, 9;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_3.10, 9;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_3.10, 9;
 ; End of false expr.
    %blend;
T_3.10;
    %jmp/1 T_3.8, 8;
T_3.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.8, 8;
 ; End of false expr.
    %blend;
T_3.8;
    %store/vec4 v000001b9c69b4120_0, 0, 2;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v000001b9c69b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %store/vec4 v000001b9c69b4120_0, 0, 2;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v000001b9c69b46c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %store/vec4 v000001b9c69b4120_0, 0, 2;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b9c690d8e0;
t_0 %join;
    %fork t_3, S_000001b9c69605d0;
    %jmp t_2;
    .scope S_000001b9c69605d0;
t_3 ;
    %load/vec4 v000001b9c69b4580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9c69b4080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b44e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b4440_0, 0, 1;
    %jmp T_3.19;
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b4080_0, 0, 1;
    %load/vec4 v000001b9c69b41c0_0;
    %store/vec4 v000001b9c69b44e0_0, 0, 1;
    %load/vec4 v000001b9c69b41c0_0;
    %store/vec4 v000001b9c69b4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b4440_0, 0, 1;
    %jmp T_3.19;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9c69b4080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b44e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b4760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9c69b4440_0, 0, 1;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b9c69b4080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b44e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b4760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b9c69b4440_0, 0, 1;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b9c690d8e0;
t_2 %join;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b9c690d8e0;
T_4 ;
    %wait E_000001b9c694e260;
    %load/vec4 v000001b9c69b4b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b9c69b4580_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001b9c69b4120_0;
    %assign/vec4 v000001b9c69b4580_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\spi_top.v";
    "./counter.v";
    "./comparator.v";
    "./spi_fsm.v";
    "./posedge_detector.v";
    "./shift_reg.v";
