{
  "design": {
    "design_info": {
      "boundary_crc": "0x4EB6CD151750C85D",
      "device": "xczu7ev-ffvc1156-2-e",
      "gen_directory": "../../../../PR_Test03.gen/sources_1/bd/ram_update0",
      "name": "ram_update0",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_bram_ctrl_0": "",
      "axi_bram_ctrl_0_bram": ""
    },
    "interface_ports": {
      "S_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "16"
          },
          "AWUSER_WIDTH": {
            "value": "16"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "99990005"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "S_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFF",
          "width": "32"
        },
        "hdl_attributes": {
          "LOCKED": {
            "value": "TRUE"
          }
        },
        "port_maps": {
          "ARADDR": {
            "physical_name": "S_AXI_araddr",
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "S_AXI_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "S_AXI_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "S_AXI_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "S_AXI_arlock",
            "direction": "I"
          },
          "ARPROT": {
            "physical_name": "S_AXI_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "S_AXI_arready",
            "direction": "O"
          },
          "ARSIZE": {
            "physical_name": "S_AXI_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "S_AXI_arvalid",
            "direction": "I"
          },
          "AWADDR": {
            "physical_name": "S_AXI_awaddr",
            "direction": "I",
            "left": "12",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "S_AXI_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "S_AXI_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "S_AXI_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "S_AXI_awlock",
            "direction": "I"
          },
          "AWPROT": {
            "physical_name": "S_AXI_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "S_AXI_awready",
            "direction": "O"
          },
          "AWSIZE": {
            "physical_name": "S_AXI_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "S_AXI_awvalid",
            "direction": "I"
          },
          "BREADY": {
            "physical_name": "S_AXI_bready",
            "direction": "I"
          },
          "BRESP": {
            "physical_name": "S_AXI_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "S_AXI_bvalid",
            "direction": "O"
          },
          "RDATA": {
            "physical_name": "S_AXI_rdata",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "S_AXI_rlast",
            "direction": "O"
          },
          "RREADY": {
            "physical_name": "S_AXI_rready",
            "direction": "I"
          },
          "RRESP": {
            "physical_name": "S_AXI_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "S_AXI_rvalid",
            "direction": "O"
          },
          "WDATA": {
            "physical_name": "S_AXI_wdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "S_AXI_wlast",
            "direction": "I"
          },
          "WREADY": {
            "physical_name": "S_AXI_wready",
            "direction": "O"
          },
          "WSTRB": {
            "physical_name": "S_AXI_wstrb",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "S_AXI_wvalid",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "S_AXI_araddr": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "S_AXI_arburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "S_AXI_arcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "S_AXI_arlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "S_AXI_arlock": {
        "direction": "I"
      },
      "S_AXI_arprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "S_AXI_arready": {
        "direction": "O"
      },
      "S_AXI_arsize": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "S_AXI_arvalid": {
        "direction": "I"
      },
      "S_AXI_awaddr": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "S_AXI_awburst": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "S_AXI_awcache": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "S_AXI_awlen": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "S_AXI_awlock": {
        "direction": "I"
      },
      "S_AXI_awprot": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "S_AXI_awready": {
        "direction": "O"
      },
      "S_AXI_awsize": {
        "direction": "I",
        "left": "2",
        "right": "0"
      },
      "S_AXI_awvalid": {
        "direction": "I"
      },
      "S_AXI_bready": {
        "direction": "I"
      },
      "S_AXI_bresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "S_AXI_bvalid": {
        "direction": "O"
      },
      "S_AXI_rdata": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "S_AXI_rlast": {
        "direction": "O"
      },
      "S_AXI_rready": {
        "direction": "I"
      },
      "S_AXI_rresp": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "S_AXI_rvalid": {
        "direction": "O"
      },
      "S_AXI_wdata": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "S_AXI_wlast": {
        "direction": "I"
      },
      "S_AXI_wready": {
        "direction": "O"
      },
      "S_AXI_wstrb": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "S_AXI_wvalid": {
        "direction": "I"
      },
      "s_axi_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "S_AXI"
          },
          "ASSOCIATED_RESET": {
            "value": "s_axi_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0"
          },
          "FREQ_HZ": {
            "value": "99990005"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "s_axi_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      }
    },
    "components": {
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "ram_update0_axi_bram_ctrl_0_0",
        "xci_path": "ip\\ram_update0_axi_bram_ctrl_0_0\\ram_update0_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0"
      },
      "axi_bram_ctrl_0_bram": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "ram_update0_axi_bram_ctrl_0_bram_0",
        "xci_path": "ip\\ram_update0_axi_bram_ctrl_0_bram_0\\ram_update0_axi_bram_ctrl_0_bram_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0_bram",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../ram_update0_axi_bram_ctrl_0_bram_0.coe"
          },
          "EN_SAFETY_CKT": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "true"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "true"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_1": {
        "interface_ports": [
          "S_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "axi_bram_ctrl_0_bram/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      }
    },
    "nets": {
      "s_axi_aclk_1": {
        "ports": [
          "s_axi_aclk",
          "axi_bram_ctrl_0/s_axi_aclk"
        ]
      },
      "s_axi_aresetn_1": {
        "ports": [
          "s_axi_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S_AXI": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0xA0000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}