$ cat b0.s 
    sub %1, %1, %1
    sub %2, %2, %2
    addi %1, %1, 10
    addi %3, %0, 4095
    andi %4, %3, 3840

L0:
    blt %1, %2, L1
    addi %2, %2, 1
    beq %1, %1, L0

L1:
    addi %2, %2, 10
    sltiu %7, %2, 25
    slti %8, %2, 25

L2:
    beq %2, %2, L2

$ ubr_assembler b0.s
$ ubr_emulator out.bin
0:  0000000000000000  1:  000000000000000a  2:  0000000000000015  3:  ffffffffffffffff  
4:  ffffffffffffff00  5:  0000000000000000  6:  0000000000000000  7:  0000000000000001  
8:  0000000000000001  9:  0000000000000000  10: 0000000000000000  11: 0000000000000000  
12: 0000000000000000  13: 0000000000000000  14: 0000000000000000  15: 0000000000000000  
16: 0000000000000000  17: 0000000000000000  18: 0000000000000000  19: 0000000000000000  
20: 0000000000000000  21: 0000000000000000  22: 0000000000000000  23: 0000000000000000  
24: 0000000000000000  25: 0000000000000000  26: 0000000000000000  27: 0000000000000000  
28: 0000000000000000  29: 0000000000000000  30: 0000000000000000  31: 0000000000000000