(set-info :Origin "This instance was generated by: BanditFuzz-- an RL fuzzer for SMT solvers" )
(set-info :Author "Joe Scott, Fed Mora, Vijay Ganesh" )
(set-info :Contact "Joe Scott, joseph.scott@uwaterloo.ca")
(set-logic QF_BV)
(declare-const bool_0 Bool)
(declare-const bool_1 Bool)
(declare-const bool_2 Bool)
(declare-const bool_3 Bool)
(declare-const bool_4 Bool)
(declare-const bv_0 (_ BitVec 32))
(declare-const bv_1 (_ BitVec 32))
(declare-const bv_2 (_ BitVec 32))
(declare-const bv_3 (_ BitVec 32))
(declare-const bv_4 (_ BitVec 32))
(assert (bvsgt (bvsdiv (bvsrem #x15cc572e  bv_4) (bvsdiv #x6bbe7d11  #x797747c3 )) (bvsub (bvashr #xbf76fcd6  #xa965e4de ) (bvand #x83128f25  #xedef9318 ))))
(assert (bvslt (bvnand (bvor #xfe303262  #xe7713360 ) (bvnand #x86f838be  #xb9d74959 )) (bvurem (bvadd #x13ad822d  #x6adce030 ) (bvshl #x485aee8e  #x7c72e26b ))))
(assert (or (bvult (bvxor bv_3 #x4853ff0b ) (bvnor bv_1 #xe3b9b181 )) (not (bvsgt bv_0 bv_4))))
(assert (and (=> (bvsge bv_4 bv_3) (bvule bv_3 bv_4)) (and (bvult #xb62f5a15  bv_0) (bvule bv_0 #x28cad5f1 ))))
(assert (bvsle (bvashr (bvsrem #xe05237aa  #xddabc650 ) (bvshl #x896f78de  #x20cf3911 )) (bvand (bvsdiv #xcc7c4162  bv_2) (bvor bv_1 bv_1))))
(check-sat)
(exit)
