--
-- Definition of a single port ROM for KCPSM program defined by 2026_demo_4_buttons_leds.asm.psm
-- and assmbled using KCPSM assembler.
--
-- Standard IEEE libraries
--
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--
-- The Unisim Library is used to define Xilinx primitives. It is also used during
-- simulation. The source can be viewed at %XILINX%\vhdl\src\unisims\unisim_VCOMP.vhd
--
library unisim;
use unisim.vcomponents.all;
--
--
entity 2026_demo_4_buttons_leds.asm is
    Port (      address : in std_logic_vector(7 downto 0);
            instruction : out std_logic_vector(15 downto 0);
                    clk : in std_logic);
    end 2026_demo_4_buttons_leds.asm;
--
architecture low_level_definition of 2026_demo_4_buttons_leds.asm is
--
-- Attributes to define ROM contents during implementation synthesis.
-- The information is repeated in the generic map for functional simulation
--
attribute INIT_00 : string;
attribute INIT_01 : string;
attribute INIT_02 : string;
attribute INIT_03 : string;
attribute INIT_04 : string;
attribute INIT_05 : string;
attribute INIT_06 : string;
attribute INIT_07 : string;
attribute INIT_08 : string;
attribute INIT_09 : string;
attribute INIT_0A : string;
attribute INIT_0B : string;
attribute INIT_0C : string;
attribute INIT_0D : string;
attribute INIT_0E : string;
attribute INIT_0F : string;
--
-- Attributes to define ROM contents during implementation synthesis.
--
attribute INIT_00 of ram_256_x_16 : label is  "8402840284028402840284028402840C840C840C840C840C840C840C240140D9";
attribute INIT_01 of ram_256_x_16 : label is  "541EC501071406F905FA22015414C7015414C6015414C501071406F905FA2301";
attribute INIT_02 of ram_256_x_16 : label is  "05FA22015428C7015428C6015428C501071406F905FA2301541EC701541EC601";
attribute INIT_03 of ram_256_x_16 : label is  "543CC601543CC501071406F905FA23015432C7015432C6015432C501071406F9";
attribute INIT_04 of ram_256_x_16 : label is  "071406F905FA23015446C7015446C6015446C501071406F905FA2201543CC701";
attribute INIT_05 of ram_256_x_16 : label is  "545AC701545AC601545AC501071406F905FA22015450C7015450C6015450C501";
attribute INIT_06 of ram_256_x_16 : label is  "546EC501071406F905FA22015464C7015464C6015464C501071406F905FA2301";
attribute INIT_07 of ram_256_x_16 : label is  "05FA22015478C7015478C6015478C501071406F905FA2301546EC701546EC601";
attribute INIT_08 of ram_256_x_16 : label is  "548CC601548CC501071406F905FA23015482C7015482C6015482C501071406F9";
attribute INIT_09 of ram_256_x_16 : label is  "071406F905FA23015496C7015496C6015496C501071406F905FA2201548CC701";
attribute INIT_0A of ram_256_x_16 : label is  "54AAC70154AAC60154AAC501071406F905FA220154A0C70154A0C60154A0C501";
attribute INIT_0B of ram_256_x_16 : label is  "54BEC501071406F905FA220154B4C70154B4C60154B4C501071406F905FA2301";
attribute INIT_0C of ram_256_x_16 : label is  "05FA220154C8C70154C8C60154C8C501071406F905FA230154BEC70154BEC601";
attribute INIT_0D of ram_256_x_16 : label is  "54DCC60154DCC501071406F905FA400054D2C70154D2C60154D2C501071406F9";
attribute INIT_0E of ram_256_x_16 : label is  "000000000000000040E65810011058010108010240E60401020003FF54DCC701";
attribute INIT_0F of ram_256_x_16 : label is  "0000000000000000000000000000000000000000000000000000000000000000";
--
begin
--
  --Instantiate the Xilinx primitive for a block RAM
  ram_256_x_16: RAMB4_S16
  --translate_off
  --INIT values repeated to define contents for functional simulation
  generic map (INIT_00 => X"8402840284028402840284028402840C840C840C840C840C840C840C240140D9",
               INIT_01 => X"541EC501071406F905FA22015414C7015414C6015414C501071406F905FA2301",
               INIT_02 => X"05FA22015428C7015428C6015428C501071406F905FA2301541EC701541EC601",
               INIT_03 => X"543CC601543CC501071406F905FA23015432C7015432C6015432C501071406F9",
               INIT_04 => X"071406F905FA23015446C7015446C6015446C501071406F905FA2201543CC701",
               INIT_05 => X"545AC701545AC601545AC501071406F905FA22015450C7015450C6015450C501",
               INIT_06 => X"546EC501071406F905FA22015464C7015464C6015464C501071406F905FA2301",
               INIT_07 => X"05FA22015478C7015478C6015478C501071406F905FA2301546EC701546EC601",
               INIT_08 => X"548CC601548CC501071406F905FA23015482C7015482C6015482C501071406F9",
               INIT_09 => X"071406F905FA23015496C7015496C6015496C501071406F905FA2201548CC701",
               INIT_0A => X"54AAC70154AAC60154AAC501071406F905FA220154A0C70154A0C60154A0C501",
               INIT_0B => X"54BEC501071406F905FA220154B4C70154B4C60154B4C501071406F905FA2301",
               INIT_0C => X"05FA220154C8C70154C8C60154C8C501071406F905FA230154BEC70154BEC601",
               INIT_0D => X"54DCC60154DCC501071406F905FA400054D2C70154D2C60154D2C501071406F9",
               INIT_0E => X"000000000000000040E65810011058010108010240E60401020003FF54DCC701",
               INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
  --translate_on
  port map(    DI => "0000000000000000",
               EN => '1',
               WE => '0',
              RST => '0',
              CLK => clk,
             ADDR => address,
               DO => instruction(15 downto 0));
--
end low_level_definition;
--
------------------------------------------------------------------------------------
--
-- END OF FILE 2026_demo_4_buttons_leds.asm.vhd
--
------------------------------------------------------------------------------------

