\title{Final examination on\\ Logic Circuit Design\\ (Group 1)}
