/dts-v1/;

/ {
	model = "Qualcomm Technologies, Inc. Blair SoC";
	compatible = "qcom,blair";
	qcom,msm-id = <0x1fb 0x10000>;
	interrupt-parent = <0x1>;
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	qcom,board-id = <0x0 0x0>;

	chosen {
		bootargs = "log_buf_len=256K rcupdate.rcu_expedited=1 rcu_nocbs=0-7 kpti=off cgroup.memory=nokmem";
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		ranges;
		phandle = <0x1d7>;

		hyp@80000000 {
			no-map;
			reg = <0x0 0x80000000 0x0 0x600000>;
			phandle = <0x1d8>;
		};

		xbl_aop_mem@80700000 {
			no-map;
			reg = <0x0 0x80700000 0x0 0x100000>;
			phandle = <0x1d9>;
		};

		reserved_xbl_uefi@80880000 {
			no-map;
			reg = <0x0 0x80880000 0x0 0x14000>;
			phandle = <0x1da>;
		};

		smem@80900000 {
			no-map;
			reg = <0x0 0x80900000 0x0 0x200000>;
			phandle = <0x79>;
		};

		fw_mem@80b00000 {
			no-map;
			reg = <0x0 0x80b00000 0x0 0x100000>;
			phandle = <0x1db>;
		};

		wlan@86500000 {
			no-map;
			reg = <0x0 0x86500000 0x0 0x200000>;
			phandle = <0x1ca>;
		};

		adsp@86700000 {
			no-map;
			reg = <0x0 0x86700000 0x0 0x2000000>;
			phandle = <0x8c>;
		};

		cdsp@88700000 {
			no-map;
			reg = <0x0 0x88700000 0x0 0x1e00000>;
			phandle = <0x8f>;
		};

		video@8a500000 {
			no-map;
			reg = <0x0 0x8a500000 0x0 0x500000>;
			phandle = <0x83>;
		};

		ipa_fw@8aa00000 {
			no-map;
			reg = <0x0 0x8aa00000 0x0 0x10000>;
			phandle = <0x96>;
		};

		ipa_gsi@8aa10000 {
			no-map;
			reg = <0x0 0x8aa10000 0x0 0xa000>;
			phandle = <0x1dc>;
		};

		gpu_micro_code@8aa1a000 {
			no-map;
			reg = <0x0 0x8aa1a000 0x0 0x2000>;
			phandle = <0x9e>;
		};

		mpss_wlan@8b800000 {
			no-map;
			reg = <0x0 0x8b800000 0x0 0x10000000>;
			phandle = <0x92>;
		};

		removed_region@c0000000 {
			no-map;
			reg = <0x0 0xc0000000 0x0 0x5100000>;
			phandle = <0x1dd>;
		};

		secure_display_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x5c00000>;
			phandle = <0xa9>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			size = <0x0 0x800000>;
			phandle = <0x55>;
		};

		splash_region@0x85200000 {
			reg = <0x0 0x85200000 0x0 0xc00000>;
			label = "cont_splash_region";
			phandle = <0x1de>;
		};

		dfps_data_region@85e00000 {
			reg = <0x0 0x85e00000 0x0 0x100000>;
			label = "dfps_data_region";
			phandle = <0x168>;
		};

		ramoops {
			compatible = "ramoops";
			reg = <0x0 0xd0000000 0x0 0x200000>;
			pmsg-size = <0x200000>;
			mem-type = <0x2>;
			phandle = <0x1df>;
		};

		linux,cma {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x2000000>;
			linux,cma-default;
		};

		adsp_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x800000>;
			phandle = <0x85>;
		};

		user_contig_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0xaa>;
		};

		qseecom_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1400000>;
			phandle = <0x95>;
		};

		qseecom_ta_region {
			compatible = "shared-dma-pool";
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			reusable;
			alignment = <0x0 0x400000>;
			size = <0x0 0x1000000>;
			phandle = <0xab>;
		};

		memshare_region {
			compatible = "shared-dma-pool";
			no-map;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			alignment = <0x0 0x100000>;
			size = <0x0 0x800000>;
			phandle = <0x60>;
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0x80000000 0x2 0xc0000000 0x1 0x40000000>;
		granule = <0x200>;
	};

	aliases {
		ufshc1 = "/soc/ufshc@4804000";
		sdhc0 = "/soc/sdhci@4744000";
		sdhc1 = "/soc/sdhci@4784000";
		serial0 = "/soc/qcom,qup_uart@4c8c000";
		hsuart0 = "/soc/qcom,qup_uart@4a84000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@A730000/va_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@A600000/rx_swr_master";
		phandle = <0x1e0>;
	};

	firmware {
		phandle = <0x1e1>;

		scm {
			compatible = "qcom,scm";
		};

		android {
			compatible = "android,firmware";

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo";
			};

			fstab {
				compatible = "android,fstab";
			};
		};
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x0>;
			cpu-idle-states = <0x2 0x3>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0x4>;
			qcom,freq-domain = <0x5 0x0 0x6>;
			#cooling-cells = <0x2>;
			phandle = <0x10>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x4>;

				l3-cache {
					compatible = "arm,arch-cache";
					cache-level = <0x3>;
					phandle = <0x6>;
				};
			};
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x100>;
			cpu-idle-states = <0x2 0x3>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0x7>;
			qcom,freq-domain = <0x5 0x0 0x6>;
			phandle = <0x11>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x200>;
			cpu-idle-states = <0x2 0x3>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0x8>;
			qcom,freq-domain = <0x5 0x0 0x6>;
			phandle = <0x12>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};
		};

		cpu@300 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x300>;
			cpu-idle-states = <0x2 0x3>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0x9>;
			qcom,freq-domain = <0x5 0x0 0x6>;
			phandle = <0x13>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};
		};

		cpu@400 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x400>;
			enable-method = "psci";
			cpu-idle-states = <0x2 0x3>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0xa>;
			qcom,freq-domain = <0x5 0x0 0x6>;
			phandle = <0x14>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xa>;
			};
		};

		cpu@500 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x500>;
			enable-method = "psci";
			cpu-idle-states = <0x2 0x3>;
			capacity-dmips-mhz = <0x400>;
			dynamic-power-coefficient = <0x64>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0xb>;
			qcom,freq-domain = <0x5 0x0 0x6>;
			phandle = <0x15>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};
		};

		cpu@600 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x600>;
			cpu-idle-states = <0xc 0xd>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x208>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0xe>;
			qcom,freq-domain = <0x5 0x1 0x2>;
			#cooling-cells = <0x2>;
			phandle = <0x16>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xe>;
			};
		};

		cpu@700 {
			device_type = "cpu";
			compatible = "qcom,kryo";
			reg = <0x0 0x700>;
			cpu-idle-states = <0xc 0xd>;
			enable-method = "psci";
			capacity-dmips-mhz = <0x79a>;
			dynamic-power-coefficient = <0x208>;
			cpu-release-addr = <0x0 0x50000000>;
			next-level-cache = <0xf>;
			qcom,freq-domain = <0x5 0x1 0x2>;
			phandle = <0x17>;

			l2-cache {
				compatible = "arm,arch-cache";
				cache-level = <0x2>;
				next-level-cache = <0x6>;
				phandle = <0xf>;
			};
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x10>;
				};

				core1 {
					cpu = <0x11>;
				};

				core2 {
					cpu = <0x12>;
				};

				core3 {
					cpu = <0x13>;
				};

				core4 {
					cpu = <0x14>;
				};

				core5 {
					cpu = <0x15>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x16>;
				};

				core1 {
					cpu = <0x17>;
				};
			};
		};
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		ranges = <0x0 0x0 0x0 0xffffffff>;
		#gpio-cells = <0x2>;
		compatible = "simple-bus";
		phandle = <0x1e2>;

		psci {
			compatible = "arm,psci-1.0";
			method = "smc";
		};

		slim@a5c0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			reg = <0xa5c0000 0x2c000 0xa584000 0x20000 0xa66e000 0x2000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical", "slimbus_lpass_mem";
			interrupts = <0x0 0x11b 0x4 0x0 0x11c 0x4>;
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			qcom,apps-ch-pipes = <0x0>;
			qcom,ea-pc = <0x3b0>;
			status = "ok";
			phandle = <0x1e3>;

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
				phandle = <0x1e4>;
			};
		};

		interrupt-controller@f200000 {
			compatible = "arm,gic-v3";
			#interrupt-cells = <0x3>;
			interrupt-controller;
			#redistributor-regions = <0x1>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0xf200000 0x10000 0xf240000 0x100000>;
			interrupts = <0x1 0x8 0x4>;
			#gpio-cells = <0x0>;
			phandle = <0x1>;
		};

		qcom,spmi@1c40000 {
			compatible = "qcom,spmi-pmic-arb";
			reg = <0x1c40000 0x1100 0x1e00000 0x2000000 0x3e00000 0x100000 0x3f00000 0xa0000 0x1c0a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";
			interrupt-names = "periph_irq";
			interrupts-extended = <0x18 0x56 0x4>;
			qcom,ee = <0x0>;
			qcom,channel = <0x0>;
			#address-cells = <0x2>;
			#size-cells = <0x0>;
			interrupt-controller;
			#interrupt-cells = <0x4>;
			cell-index = <0x0>;
			phandle = <0x1e5>;
		};

		thermal-zones {
			phandle = <0x1e6>;

			modem-mmw-pa1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x1a>;

				trips {

					mmw-pa1-trip0 {
						temperature = <0xafc8>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x1a>;
					};

					mmw-pa1-trip1 {
						temperature = <0xb798>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x1c>;
					};

					mmw-pa1-trip2 {
						temperature = <0xdac0>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x1d>;
					};
				};

				cooling-maps {

					mmw_skin0_cdev0 {
						trip = <0x1a>;
						cooling-device = <0x1b 0x1 0x1>;
					};

					mmw_skin0_cdev1 {
						trip = <0x1c>;
						cooling-device = <0x1b 0x2 0x2>;
					};

					mmw_skin0_cdev2 {
						trip = <0x1d>;
						cooling-device = <0x1b 0x3 0x3>;
					};
				};
			};

			modem-mmw-pa2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x1b>;

				trips {

					mmw-pa2-trip0 {
						temperature = <0xb798>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x1e>;
					};

					mmw-pa2-trip1 {
						temperature = <0xc350>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x20>;
					};

					mmw-pa2-trip2 {
						temperature = <0xdac0>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x21>;
					};
				};

				cooling-maps {

					mmw_skin1_cdev0 {
						trip = <0x1e>;
						cooling-device = <0x1f 0x1 0x1>;
					};

					mmw_skin1_cdev1 {
						trip = <0x20>;
						cooling-device = <0x1f 0x2 0x2>;
					};

					mmw_skin1_cdev2 {
						trip = <0x21>;
						cooling-device = <0x1f 0x3 0x3>;
					};
				};
			};

			modem-mmw-pa3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x19 0x1c>;

				trips {

					mmw-pa3-trip0 {
						temperature = <0xafc8>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x22>;
					};

					mmw-pa3-trip1 {
						temperature = <0xb798>;
						hysteresis = <0x7d0>;
						type = "passive";
						phandle = <0x24>;
					};

					mmw-pa3-trip2 {
						temperature = <0xdac0>;
						hysteresis = <0xfa0>;
						type = "passive";
						phandle = <0x25>;
					};
				};

				cooling-maps {

					mmw_skin2_cdev0 {
						trip = <0x22>;
						cooling-device = <0x23 0x1 0x1>;
					};

					mmw_skin2_cdev1 {
						trip = <0x24>;
						cooling-device = <0x23 0x2 0x2>;
					};

					mmw_skin2_cdev2 {
						trip = <0x25>;
						cooling-device = <0x23 0x3 0x3>;
					};
				};
			};

			modem-lte-sub6-pa1 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x0>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-lte-sub6-pa2 {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x1>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x6>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x7>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x8>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x9>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-skin-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xa>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x5>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x19>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-streamer-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xd>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw0-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xe>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw1-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0xf>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw2-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x10>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw3-mod-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x11>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			beamer-n-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x1f>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			beamer-e-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x20>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			beamer-w-therm-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x21>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x1a>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x1b>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			modem-mmw-pa3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x19 0x1c>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};
				};
			};

			mdm-core0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x26 0x6>;

				trips {

					mdmss0-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x27>;
					};

					mdmss0-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x29>;
					};

					mdmss0-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x2a>;
					};
				};

				cooling-maps {

					mdmss0_cdev0 {
						trip = <0x27>;
						cooling-device = <0x28 0x1 0x1>;
					};

					mdmss0_cdev1 {
						trip = <0x29>;
						cooling-device = <0x28 0x2 0x2>;
					};

					mdmss0_cdev2 {
						trip = <0x2a>;
						cooling-device = <0x28 0x3 0x3>;
					};
				};
			};

			mdm-core1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x26 0x7>;

				trips {

					mdmss1-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x2b>;
					};

					mdmss1-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x2c>;
					};

					mdmss1-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x2d>;
					};
				};

				cooling-maps {

					mdmss1_cdev0 {
						trip = <0x2b>;
						cooling-device = <0x28 0x1 0x1>;
					};

					mdmss1_cdev1 {
						trip = <0x2c>;
						cooling-device = <0x28 0x2 0x2>;
					};

					mdmss1_cdev2 {
						trip = <0x2d>;
						cooling-device = <0x28 0x3 0x3>;
					};
				};
			};

			mdm-vec-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x26 0x8>;

				trips {

					mdmss2-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x2e>;
					};

					mdmss2-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x2f>;
					};

					mdmss2-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x30>;
					};
				};

				cooling-maps {

					mdmss2_cdev0 {
						trip = <0x2e>;
						cooling-device = <0x28 0x1 0x1>;
					};

					mdmss2_cdev1 {
						trip = <0x2f>;
						cooling-device = <0x28 0x2 0x2>;
					};

					mdmss2_cdev2 {
						trip = <0x30>;
						cooling-device = <0x28 0x3 0x3>;
					};
				};
			};

			mdm-scl-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x26 0x9>;

				trips {

					mdmss3-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x31>;
					};

					mdmss3-trip1 {
						temperature = <0x19a28>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x32>;
					};

					mdmss3-trip2 {
						temperature = <0x1c138>;
						hysteresis = <0x3a98>;
						type = "passive";
						phandle = <0x33>;
					};
				};

				cooling-maps {

					mdmss3_cdev0 {
						trip = <0x31>;
						cooling-device = <0x28 0x1 0x1>;
					};

					mdmss3_cdev1 {
						trip = <0x32>;
						cooling-device = <0x28 0x2 0x2>;
					};

					mdmss3_cdev2 {
						trip = <0x33>;
						cooling-device = <0x28 0x3 0x3>;
					};
				};
			};

			mapss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x0>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x1>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x2>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x3>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x4>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-4-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x5>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-5-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x6>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x7>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x8>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0x9>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0xa>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0xb>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0xc>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0xd>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x34 0xe>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mapss-1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x0>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x1>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			audio-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x2>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			ddr-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x3>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x4>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x5>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core0-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x6>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-core1-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x7>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			mdm-vec-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x8>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			msm-scl-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0x9>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x26 0xa>;

				trips {

					active-config0 {
						temperature = <0x1e848>;
						hysteresis = <0x3e8>;
						type = "passive";
					};

					reset-mon-cfg {
						temperature = <0x1c138>;
						hysteresis = <0x1388>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x34 0x1>;

				trips {

					cpu00-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x35>;
					};
				};

				cooling-maps {

					cpu00_cdev {
						trip = <0x35>;
						cooling-device = <0x36 0x1 0x1>;
					};
				};
			};

			cpu-0-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x34 0x2>;

				trips {

					cpu01-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x37>;
					};
				};

				cooling-maps {

					cpu01_cdev {
						trip = <0x37>;
						cooling-device = <0x38 0x1 0x1>;
					};
				};
			};

			cpu-0-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x34 0x3>;

				trips {

					cpu02-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x39>;
					};
				};

				cooling-maps {

					cpu02_cdev {
						trip = <0x39>;
						cooling-device = <0x3a 0x1 0x1>;
					};
				};
			};

			cpu-0-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0x4>;
				thermal-governor = "step_wise";

				trips {

					cpu03-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x3b>;
					};
				};

				cooling-maps {

					cpu03_cdev {
						trip = <0x3b>;
						cooling-device = <0x3c 0x1 0x1>;
					};
				};
			};

			cpu-0-4-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0x5>;
				thermal-governor = "step_wise";

				trips {

					cpu04-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x3d>;
					};
				};

				cooling-maps {

					cpu04_cdev {
						trip = <0x3d>;
						cooling-device = <0x3e 0x1 0x1>;
					};
				};
			};

			cpu-0-5-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0x6>;
				thermal-governor = "step_wise";

				trips {

					cpu05-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x3f>;
					};
				};

				cooling-maps {

					cpu05_cdev {
						trip = <0x3f>;
						cooling-device = <0x40 0x1 0x1>;
					};
				};
			};

			cpu-1-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0x9>;
				thermal-governor = "step_wise";

				trips {

					cpu10-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x41>;
					};
				};

				cooling-maps {

					cpu10_cdev {
						trip = <0x41>;
						cooling-device = <0x42 0x1 0x1>;
					};

					cpu10_cdev1 {
						trip = <0x41>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0xa>;
				thermal-governor = "step_wise";

				trips {

					cpu11-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x43>;
					};
				};

				cooling-maps {

					cpu11_cdev {
						trip = <0x43>;
						cooling-device = <0x42 0x1 0x1>;
					};

					cpu11_cdev1 {
						trip = <0x43>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-2-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0xb>;
				thermal-governor = "step_wise";

				trips {

					cpu12-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x44>;
					};
				};

				cooling-maps {

					cpu12_cdev {
						trip = <0x44>;
						cooling-device = <0x45 0x1 0x1>;
					};

					cpu12_cdev1 {
						trip = <0x44>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			cpu-1-3-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0xc>;
				thermal-governor = "step_wise";

				trips {

					cpu13-config {
						temperature = <0x1adb0>;
						hysteresis = <0x2710>;
						type = "passive";
						phandle = <0x46>;
					};
				};

				cooling-maps {

					cpu13_cdev {
						trip = <0x46>;
						cooling-device = <0x45 0x1 0x1>;
					};

					cpu13_cdev1 {
						trip = <0x46>;
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
					};
				};
			};

			gpuss-max-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x64>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x34 0xd 0x34 0xe>;
				sensor-aggregation = <0x1>;

				trips {

					active-config0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x47>;
					};
				};

				cooling-maps {

					gpu_cdev {
						trip = <0x47>;
						cooling-device = <0x48 0xffffffff 0xffffffff>;
					};
				};
			};

			q6-hvx-step {
				polling-delay-passive = <0xa>;
				polling-delay = <0x0>;
				thermal-sensors = <0x26 0x4>;
				thermal-governor = "step_wise";

				trips {

					q6-hvx-trip0 {
						temperature = <0x17318>;
						hysteresis = <0x0>;
						type = "passive";
						phandle = <0x49>;
					};

					q6-hvx-cx-mon {
						temperature = <0x186a0>;
						hysteresis = <0x1388>;
						type = "passive";
						phandle = <0x4b>;
					};
				};

				cooling-maps {

					q6-hvx-cdev0 {
						trip = <0x49>;
						cooling-device = <0x4a 0xffffffff 0xffffffff>;
					};

					q6-hvx-cx-cdev0 {
						trip = <0x4b>;
						cooling-device = <0x48 0xfffffffd 0xfffffffd>;
					};

					q6-hvx-cx-cdev1 {
						trip = <0x4b>;
						cooling-device = <0x4c 0x3 0x3>;
					};

					q6-hvx-cx-cdev2 {
						trip = <0x4b>;
						cooling-device = <0x4a 0x4 0x4>;
					};
				};
			};

			zeroc-0-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x34 0x10>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x4d>;
					};
				};

				cooling-maps {

					rpm_smd_cdev {
						trip = <0x4d>;
						cooling-device = <0x4e 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0x4d>;
						cooling-device = <0x4f 0x1 0x1>;
					};

					mx_vdd_cdev {
						trip = <0x4d>;
						cooling-device = <0x50 0x1 0x1>;
					};

					devfreq_vdd_cdev {
						trip = <0x4d>;
						cooling-device = <0x51 0x2 0x2>;
					};

					adsp_vdd_cdev {
						trip = <0x4d>;
						cooling-device = <0x52 0x1 0x1>;
					};

					modem_vdd_cdev {
						trip = <0x4d>;
						cooling-device = <0x53 0x1 0x1>;
					};
				};
			};

			zeroc-1-step {
				polling-delay-passive = <0x0>;
				polling-delay = <0x0>;
				thermal-sensors = <0x26 0x10>;
				thermal-governor = "step_wise";

				trips {

					active-config0 {
						temperature = <0x1>;
						hysteresis = <0x1>;
						type = "passive";
						phandle = <0x54>;
					};
				};

				cooling-maps {

					rpm_smd_cdev {
						trip = <0x54>;
						cooling-device = <0x4e 0x2 0x2>;
					};

					cx_vdd_cdev {
						trip = <0x54>;
						cooling-device = <0x4f 0x1 0x1>;
					};

					mx_vdd_cdev {
						trip = <0x54>;
						cooling-device = <0x50 0x1 0x1>;
					};

					devfreq_vdd_cdev {
						trip = <0x54>;
						cooling-device = <0x51 0x2 0x2>;
					};

					adsp_vdd_cdev {
						trip = <0x54>;
						cooling-device = <0x52 0x1 0x1>;
					};

					modem_vdd_cdev {
						trip = <0x54>;
						cooling-device = <0x53 0x1 0x1>;
					};
				};
			};
		};

		timer {
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xff08 0x1 0x2 0xff08 0x1 0x3 0xff08 0x1 0x0 0xff08>;
			clock-frequency = <0x124f800>;
			phandle = <0x1e7>;
		};

		timer@f420000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			compatible = "arm,armv7-timer-mem";
			reg = <0xf420000 0x1000>;
			clock-frequency = <0x124f800>;
			phandle = <0x1e8>;

			frame@f421000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0xf421000 0x1000 0xf422000 0x1000>;
			};

			frame@f423000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0xf243000 0x1000>;
				status = "disabled";
			};

			frame@f425000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0xf425000 0x1000>;
				status = "disabled";
			};

			frame@f427000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0xf427000 0x1000>;
				status = "disabled";
			};

			frame@f429000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0xf429000 0x1000>;
				status = "disabled";
			};

			frame@f42b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0xf42b000 0x1000>;
				status = "disabled";
			};

			frame@f42d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0xf42d000 0x1000>;
				status = "disabled";
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			qcom,irq-is-percpu;
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x1e9>;
		};

		qcom-secure-buffer {
			compatible = "qcom,secure-buffer";
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x55>;

			c0_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x0>;
			};

			c1_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x1>;
			};

			c2_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x2>;
			};

			c3_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x3>;
			};

			c100_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x4>;
			};

			c101_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x5>;
			};

			c102_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x6>;
			};

			c103_context {
				qcom,dump-size = <0x800>;
				qcom,dump-id = <0x7>;
			};

			c0_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x130>;
			};

			c1_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x131>;
			};

			c2_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x132>;
			};

			c3_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x133>;
			};

			c100_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x134>;
				phandle = <0x1ea>;
			};

			c101_scandump {
				qcom,dump-size = <0x10100>;
				qcom,dump-id = <0x135>;
				phandle = <0x1eb>;
			};

			c102_scandump {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0x136>;
				phandle = <0x1ec>;
			};

			c103_scandump {
				qcom,dump-size = <0x40000>;
				qcom,dump-id = <0x137>;
				phandle = <0x1ed>;
			};

			l1_icache0 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x60>;
			};

			l1_icache1 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x61>;
			};

			l1_icache2 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x62>;
			};

			l1_icache3 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x63>;
			};

			l1_icache100 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x64>;
			};

			l1_icache101 {
				qcom,dump-size = <0x10900>;
				qcom,dump-id = <0x65>;
			};

			l1_icache102 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x66>;
			};

			l1_icache103 {
				qcom,dump-size = <0x15100>;
				qcom,dump-id = <0x67>;
			};

			l1_dcache0 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x80>;
			};

			l1_dcache1 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x81>;
			};

			l1_dcache2 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x82>;
			};

			l1_dcache3 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x83>;
			};

			l1_dcache100 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x84>;
			};

			l1_dcache101 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x85>;
			};

			l1_dcache102 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x86>;
			};

			l1_dcache103 {
				qcom,dump-size = <0x9100>;
				qcom,dump-id = <0x87>;
			};

			l1_itlb102 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x26>;
			};

			l1_itlb103 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x27>;
			};

			l1_dtlb102 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x46>;
			};

			l1_dtlb103 {
				qcom,dump-size = <0x300>;
				qcom,dump-id = <0x47>;
			};

			l2_cache102 {
				qcom,dump-size = <0x48100>;
				qcom,dump-id = <0xc6>;
			};

			l2_cache103 {
				qcom,dump-size = <0x48100>;
				qcom,dump-id = <0xc7>;
			};

			l2_tlb0 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x120>;
			};

			l2_tlb1 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x121>;
			};

			l2_tlb2 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x122>;
			};

			l2_tlb3 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x123>;
			};

			l2_tlb100 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x124>;
			};

			l2_tlb101 {
				qcom,dump-size = <0x5b00>;
				qcom,dump-id = <0x125>;
			};

			l2_tlb102 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x126>;
			};

			l2_tlb103 {
				qcom,dump-size = <0x6100>;
				qcom,dump-id = <0x127>;
			};

			cpuss_reg {
				qcom,dump-size = <0x30000>;
				qcom,dump-id = <0xef>;
			};

			rpm_sw {
				qcom,dump-size = <0x2c000>;
				qcom,dump-id = <0xea>;
			};

			pmic {
				qcom,dump-size = <0x200000>;
				qcom,dump-id = <0xe4>;
			};

			fcm {
				qcom,dump-size = <0x8400>;
				qcom,dump-id = <0xee>;
			};

			tmc_etf {
				qcom,dump-size = <0x8000>;
				qcom,dump-id = <0xf0>;
			};

			etr_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x100>;
			};

			etf_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x101>;
			};

			misc_data {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0xe8>;
			};

			etf_lpass {
				qcom,dump-size = <0x4000>;
				qcom,dump-id = <0xf4>;
			};

			etflpass_reg {
				qcom,dump-size = <0x1000>;
				qcom,dump-id = <0x104>;
			};

			osm_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x163>;
			};

			pcu_reg {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x164>;
			};

			fsm_data {
				qcom,dump-size = <0x400>;
				qcom,dump-id = <0x165>;
			};
		};

		qcom,msm-imem@c125000 {
			compatible = "qcom,msm-imem";
			reg = <0xc125000 0x1000>;
			ranges = <0x0 0xc125000 0x1000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			pil@6dc {
				compatible = "qcom,msm-imem-pil-disable-timeout";
				reg = <0x6dc 0x4>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};
		};

		restart@440b000 {
			compatible = "qcom,pshold";
			reg = <0x440b000 0x4 0x3d3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		pil_scm_pas {
			compatible = "qcom,pil-tz-scm-pas";
			interconnects = <0x56 0x9 0x57 0x200>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,mpm2-sleep-counter@0x4403000 {
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0x4403000 0x1000>;
			clock-frequency = <0x8000>;
		};

		qcom,wdt@f410000 {
			compatible = "qcom,msm-watchdog";
			reg = <0xf410000 0x1000>;
			reg-names = "wdt-base";
			interrupts = <0x0 0x0 0x4 0x0 0x1 0x4>;
			qcom,bark-time = <0x2af8>;
			qcom,pet-time = <0x2490>;
			qcom,ipi-ping;
			qcom,wakeup-enable;
			phandle = <0x1ee>;
		};

		wake-gic {
			compatible = "qcom,mpm-gic-blair", "qcom,mpm";
			interrupts = <0x0 0xc5 0x1>;
			reg = <0x45f01b8 0x1000 0xf40000c 0x4>;
			reg-names = "vmpm", "ipc";
			qcom,num-mpm-irqs = <0x60>;
			interrupt-controller;
			interrupt-parent = <0x1>;
			#interrupt-cells = <0x2>;
			phandle = <0x18>;
		};

		qcom,rpm-smd {
			compatible = "qcom,rpm-smd";
			rpm-channel-name = "rpm_requests";
			interrupt-parent = <0x58>;
			interrupts = <0x0 0x0 0x1>;
			rpm-channel-type = <0xf>;
			phandle = <0x1ef>;

			rpm-regulator-smpa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwmx";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s1";
					qcom,set = <0x3>;
					status = "disabled";
				};
			};

			rpm-regulator-smpa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwcx";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s3";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s3-level {
					status = "disabled";
				};

				regulator-s3-level-ao {
					status = "disabled";
				};
			};

			rpm-regulator-smpa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x5>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s5";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x5d430>;
					regulator-max-microvolt = <0x111700>;
					qcom,init-voltage = <0xe86c0>;
					phandle = <0x1d0>;
				};

				regulator-s5-level {
					status = "disabled";
				};

				regulator-s5-floor-level {
					status = "disabled";
				};

				regulator-s5-level-ao {
					status = "disabled";
				};

				mx-cdev-lvl {
					status = "disabled";
				};
			};

			rpm-regulator-smpa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x6>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s6";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x5d430>;
					regulator-max-microvolt = <0x14f730>;
					qcom,init-voltage = <0x14a140>;
					phandle = <0x1f0>;
				};
			};

			rpm-regulator-smpa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpa";
				qcom,resource-id = <0x7>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";

				regulator-s7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s7";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x180470>;
					regulator-max-microvolt = <0x1f20c0>;
					qcom,init-voltage = <0x1f20c0>;
					phandle = <0x1f1>;
				};
			};

			rpm-regulator-smpa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwgx";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";
				qcom,always-wait-for-ack;

				regulator-s8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s8";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s8-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s8_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x0>;
					regulator-max-microvolt = <0x200>;
					qcom,init-voltage-level = <0x40>;
					qcom,use-voltage-level;
					phandle = <0x62>;
				};

				regulator-s8-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_s8_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x0>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x1f2>;
				};
			};

			rpm-regulator-ldoa1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlc";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l1";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-l1-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l1_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x8a>;
				};
			};

			rpm-regulator-ldoa2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l2";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x11da50>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x11da50>;
					phandle = <0x1cd>;
				};
			};

			rpm-regulator-ldoa3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					qcom,init-voltage = <0x10c8e0>;
					phandle = <0x1f3>;
				};
			};

			rpm-regulator-ldoa4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x4>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l4";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					qcom,init-voltage = <0x12cc80>;
					phandle = <0x140>;
				};
			};

			rpm-regulator-ldoa5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x5>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l5";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x2e8a10>;
					qcom,init-voltage = <0x2d2a80>;
					phandle = <0x1f4>;
				};
			};

			rpm-regulator-ldoa6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x6>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l6";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x107ac0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x107ac0>;
					phandle = <0x1f5>;
				};
			};

			rpm-regulator-ldoa7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x7>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l7";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xafc80>;
					regulator-max-microvolt = <0x100590>;
					qcom,init-voltage = <0xd6d80>;
					phandle = <0x13f>;
				};
			};

			rpm-regulator-ldoa8 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x8>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";
				proxy-supply = <0x59>;

				regulator-l8 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l8";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13e5c0>;
					qcom,init-voltage = <0x124f80>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0xd13a8>;
					phandle = <0x59>;
				};
			};

			rpm-regulator-ldoa9 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x9>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l9 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l9";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1d2>;
				};
			};

			rpm-regulator-ldoa10 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xa>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l10 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l10";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1c7>;
				};
			};

			rpm-regulator-ldoa11 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xb>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l11 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l11";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x1b7740>;
					phandle = <0x1f6>;
				};
			};

			rpm-regulator-ldoa12 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xc>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l12 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l12";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x18b820>;
					phandle = <0x1f7>;
				};
			};

			rpm-regulator-ldoa13 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xd>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l13 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l13";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x192d50>;
					phandle = <0x1f8>;
				};
			};

			rpm-regulator-ldoa14 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xe>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l14 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l14";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					qcom,init-voltage = <0x19f0a0>;
					phandle = <0x1f9>;
				};
			};

			rpm-regulator-ldoa15 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0xf>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l15 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l15";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x192d50>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x192d50>;
					phandle = <0x1fa>;
				};
			};

			rpm-regulator-ldoa16 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x10>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l16 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l16";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x1e3660>;
					qcom,init-voltage = <0x18b820>;
					phandle = <0x1cc>;
				};
			};

			rpm-regulator-ldoa17 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwlm";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l17 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l17";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-l17-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l17_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x8b>;
				};
			};

			rpm-regulator-ldoa18 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x12>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l18 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l18";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xcaa30>;
					regulator-max-microvolt = <0xe09c0>;
					qcom,init-voltage = <0xd6d80>;
					phandle = <0x1c9>;
				};
			};

			rpm-regulator-ldoa19 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x13>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l19 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l19";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					phandle = <0x1fb>;
				};
			};

			rpm-regulator-ldoa20 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x14>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l20 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l20";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x18b820>;
					regulator-max-microvolt = <0x325aa0>;
					qcom,init-voltage = <0x18b820>;
					phandle = <0x1fc>;
				};
			};

			rpm-regulator-ldoa21 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x15>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l21 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l21";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x33e140>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x1ce>;
				};
			};

			rpm-regulator-ldoa22 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x16>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l22 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l22";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2d2a80>;
					phandle = <0x1fd>;
				};
			};

			rpm-regulator-ldoa23 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x17>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l23 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l23";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x33e140>;
					qcom,init-voltage = <0x2dc6c0>;
					phandle = <0x1cf>;
				};
			};

			rpm-regulator-ldoa24 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoa";
				qcom,resource-id = <0x18>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l24 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pm6125_l24";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2d2a80>;
					phandle = <0x1fe>;
				};
			};

			rpm-regulator-smpe1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwmx";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";
				proxy-supply = <0x5a>;

				regulator-s1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s1";
					qcom,set = <0x3>;
					status = "disabled";
				};

				cx-cdev-lvl {
					status = "disabled";
				};

				regulator-s1-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s1_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0x200>;
					qcom,use-voltage-level;
					phandle = <0x5a>;
				};

				regulator-s1-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s1_floor_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x1ff>;
				};

				regulator-s1-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s1_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x200>;
				};

				mx-cdev-lvl {
					status = "okay";
					compatible = "qcom,regulator-cooling-device";
					regulator-cdev-supply = <0x5a>;
					regulator-levels = <0x10 0xc0>;
					#cooling-cells = <0x2>;
					phandle = <0x50>;
				};
			};

			rpm-regulator-smpe2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "rwcx";
				qcom,resource-id = <0x0>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "okay";
				proxy-supply = <0x5b>;

				regulator-s2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s2";
					qcom,set = <0x3>;
					status = "disabled";
				};

				regulator-s2-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s2_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,init-voltage-level = <0x180>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-voltage = <0x180 0x200>;
					qcom,use-voltage-level;
					phandle = <0x5b>;
				};

				regulator-s2-floor-level {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s2_floor_level";
					qcom,set = <0x3>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-floor-level;
					qcom,always-send-voltage;
					phandle = <0x5c>;
				};

				regulator-s2-level-ao {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s2_level_ao";
					qcom,set = <0x1>;
					regulator-min-microvolt = <0x10>;
					regulator-max-microvolt = <0x200>;
					qcom,use-voltage-level;
					phandle = <0x201>;
				};

				cx-cdev-lvl {
					status = "okay";
					compatible = "qcom,regulator-cooling-device";
					regulator-cdev-supply = <0x5c>;
					regulator-levels = <0x10 0xc0>;
					#cooling-cells = <0x2>;
					phandle = <0x4f>;
				};
			};

			rpm-regulator-smpe3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "smpe";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x1>;
				qcom,hpm-min-load = <0x186a0>;
				status = "disabled";

				regulator-s3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_s3";
					qcom,set = <0x3>;
					status = "disabled";
				};
			};

			rpm-regulator-ldoe1 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoe";
				qcom,resource-id = <0x1>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";
				proxy-supply = <0x5d>;

				regulator-l1 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_l1";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x8b290>;
					regulator-max-microvolt = <0x9eb10>;
					qcom,init-voltage = <0x927c0>;
					qcom,proxy-consumer-enable;
					qcom,proxy-consumer-current = <0xf230>;
					phandle = <0x5d>;
				};
			};

			rpm-regulator-ldoe2 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoe";
				qcom,resource-id = <0x2>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l2 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_l2";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x55f00>;
					regulator-max-microvolt = <0xc2560>;
					qcom,init-voltage = <0xabe00>;
					phandle = <0x1cb>;
				};
			};

			rpm-regulator-ldoe3 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoe";
				qcom,resource-id = <0x3>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l3 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_l3";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x124f80>;
					qcom,init-voltage = <0x113640>;
					phandle = <0x202>;
				};
			};

			rpm-regulator-ldoe4 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoe";
				qcom,resource-id = <0x4>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l4 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_l4";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x16f300>;
					regulator-max-microvolt = <0x1e8480>;
					qcom,init-voltage = <0x16f300>;
					phandle = <0x203>;
				};
			};

			rpm-regulator-ldoe5 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoe";
				qcom,resource-id = <0x5>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l5 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_l5";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0xb7598>;
					regulator-max-microvolt = <0xc92c0>;
					qcom,init-voltage = <0xb7598>;
					phandle = <0x204>;
				};
			};

			rpm-regulator-ldoe6 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoe";
				qcom,resource-id = <0x6>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l6 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_l6";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x7b0c0>;
					regulator-max-microvolt = <0xd3ea0>;
					qcom,init-voltage = <0x7b0c0>;
					phandle = <0x205>;
				};
			};

			rpm-regulator-ldoe7 {
				compatible = "qcom,rpm-smd-regulator-resource";
				qcom,resource-name = "ldoe";
				qcom,resource-id = <0x7>;
				qcom,regulator-type = <0x0>;
				qcom,regulator-hw-type = "pmic5-ldo";
				qcom,hpm-min-load = <0x2710>;
				status = "okay";

				regulator-l7 {
					compatible = "qcom,rpm-smd-regulator";
					regulator-name = "pmr735a_l7";
					qcom,set = <0x3>;
					status = "okay";
					regulator-min-microvolt = <0x2932e0>;
					regulator-max-microvolt = <0x3613c0>;
					qcom,init-voltage = <0x2eff40>;
					phandle = <0x1c8>;
				};
			};

			rpm-regulator-smpa2 {
				status = "disabled";

				regulator-s2 {
					status = "disabled";
				};
			};

			rpm-regulator-bobe {
				status = "disabled";

				regulator-pm6150a-bob {
					status = "disabled";
				};

				regulator-pm6150a-bob-ao {
					status = "disabled";
				};
			};

			rpm-regulator-smpe8 {
				status = "disabled";

				regulator-s8 {
					status = "disabled";
				};
			};

			rpm-regulator-ldoe8 {
				status = "disabled";

				regulator-l8 {
					status = "disabled";
				};
			};

			rpm-regulator-ldoe9 {
				status = "disabled";

				regulator-l9 {
					status = "disabled";
				};
			};

			rpm-regulator-ldoe10 {
				status = "disabled";

				regulator-l10 {
					status = "disabled";
				};
			};

			rpm-regulator-ldoe11 {
				status = "disabled";

				regulator-l11 {
					status = "disabled";
				};
			};

			rpm-smd-cdev {
				compatible = "qcom,rpm-smd-cooling-device";
				#cooling-cells = <0x2>;
				phandle = <0x4e>;
			};
		};

		system_pm_rpm {
			compatible = "qcom,system-pm-rpm";
		};

		qcom,ipcc@208000 {
			compatible = "qcom,ipcc";
			reg = <0x208000 0x1000>;
			interrupts = <0x0 0x14e 0x4>;
			interrupt-controller;
			#interrupt-cells = <0x3>;
			#mbox-cells = <0x2>;
			phandle = <0x58>;
		};

		interconnect {
			compatible = "qcom,holi-clk_virt";
			#interconnect-cells = <0x1>;
			qcom,keepalive;
			clock-names = "bus", "bus_a";
			clocks = <0x5e 0xc 0x5e 0xd>;
			phandle = <0x206>;
		};

		interconnect@0 {
			compatible = "qcom,holi-mmnrt_virt";
			#interconnect-cells = <0x1>;
			qcom,util-factor = <0x8e>;
			qcom,keepalive;
			clock-names = "bus", "bus_a";
			clocks = <0x5e 0x10 0x5e 0x11>;
			phandle = <0x82>;
		};

		interconnect@1 {
			compatible = "qcom,holi-mmrt_virt";
			#interconnect-cells = <0x1>;
			qcom,util-factor = <0x8e>;
			qcom,keepalive;
			clock-names = "bus", "bus_a";
			clocks = <0x5e 0xe 0x5e 0xf>;
			phandle = <0xad>;
		};

		interconnect@1880000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			reg = <0x1880000 0x5f080>;
			compatible = "qcom,holi-system_noc";
			#interconnect-cells = <0x1>;
			qcom,keepalive;
			clock-names = "bus", "bus_a";
			clocks = <0x5e 0x4 0x5e 0x5 0x5f 0x4f 0x5f 0x9b>;
			phandle = <0x56>;
		};

		interconnect@1900000 {
			reg = <0x1900000 0x6200>;
			compatible = "qcom,holi-config_noc";
			#interconnect-cells = <0x1>;
			qcom,keepalive;
			clock-names = "bus", "bus_a";
			clocks = <0x5e 0x28 0x5e 0x29>;
			phandle = <0x88>;
		};

		interconnect@4480000 {
			reg = <0x4480000 0x80000>;
			compatible = "qcom,holi-bimc";
			#interconnect-cells = <0x1>;
			qcom,util-factor = <0x97>;
			qcom,keepalive;
			clock-names = "bus", "bus_a";
			clocks = <0x5e 0x6 0x5e 0x7>;
			phandle = <0x57>;
		};

		l3_cpu@fd90000 {
			reg = <0xfd90000 0x3000>;
			compatible = "qcom,holi-cpucp-l3-cpu";
			#interconnect-cells = <0x1>;
			clock-names = "xo", "alternate";
			clocks = <0x5e 0x0 0x5f 0x0>;
			phandle = <0x69>;
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x0>;
				qcom,allocate-boot-time;
				label = "modem";
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x0>;
				qcom,client-id = <0x2>;
				label = "modem";
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				qcom,peripheral-size = <0x500000>;
				memory-region = <0x60>;
				qcom,client-id = <0x1>;
				qcom,allocate-on-request;
				label = "modem";
			};
		};

		jtagmm@9040000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9040000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x10>;
			phandle = <0x207>;
		};

		jtagmm@9140000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9140000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x11>;
			phandle = <0x208>;
		};

		jtagmm@9240000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9240000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x12>;
			phandle = <0x209>;
		};

		jtagmm@9340000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9340000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x13>;
			phandle = <0x20a>;
		};

		jtagmm@9440000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9440000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x14>;
			phandle = <0x20b>;
		};

		jtagmm@9540000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9540000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x15>;
			phandle = <0x20c>;
		};

		jtagmm@9640000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9640000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x16>;
			phandle = <0x20d>;
		};

		jtagmm@9740000 {
			compatible = "qcom,jtagv8-mm";
			reg = <0x9740000 0x1000>;
			reg-names = "etm-base";
			clocks = <0x5e 0x8>;
			clock-names = "core_clk";
			qcom,coresight-jtagmm-cpu = <0x17>;
			phandle = <0x20e>;
		};

		clocks {

			xo-board {
				compatible = "fixed-clock";
				clock-frequency = <0x249f000>;
				clock-output-names = "xo_board";
				#clock-cells = <0x0>;
				phandle = <0x20f>;
			};

			sleep-clk {
				compatible = "fixed-clock";
				clock-frequency = <0x7ffc>;
				clock-output-names = "chip_sleep_clk";
				#clock-cells = <0x0>;
				phandle = <0x61>;
			};
		};

		clock-controller {
			compatible = "qcom,rpmcc-holi";
			qcom,bimc-log-stop;
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x5e>;
		};

		clock-controller@1400000 {
			compatible = "qcom,blair-gcc", "syscon";
			reg = <0x1400000 0x1f0000>;
			reg_names = "cc_base";
			vdd_cx-supply = <0x5b>;
			vdd_mx-supply = <0x5a>;
			clocks = <0x5e 0x0 0x5e 0x1 0x61>;
			clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x5f>;
		};

		clock-controller@5f00000 {
			compatible = "qcom,blair-dispcc", "syscon";
			reg = <0x5f00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x5b>;
			clocks = <0x5e 0x0 0x5f 0x55>;
			clock-names = "bi_tcxo", "gcc_disp_gpll0_clk";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x63>;
		};

		clock-controller@5990000 {
			compatible = "qcom,blair-gpucc", "syscon";
			reg = <0x5990000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x5b>;
			vdd_mx-supply = <0x5a>;
			vdd_gx-supply = <0x62>;
			clocks = <0x5e 0x0 0x5f 0x61 0x5f 0x62 0x5f 0x64>;
			clock-names = "bi_tcxo", "gcc_gpu_gpll0_clk_src", "gcc_gpu_gpll0_div_clk_src", "gcc_gpu_snoc_dvm_gfx_clk";
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			phandle = <0x64>;
		};

		syscon@faa0018 {
			compatible = "syscon";
			reg = <0xfaa0018 0x4>;
			phandle = <0x65>;
		};

		syscon@0447d200 {
			compatible = "syscon";
			reg = <0x447d200 0x100>;
			phandle = <0x66>;
		};

		clock-controller@0 {
			compatible = "qcom,blair-debugcc";
			qcom,gcc = <0x5f>;
			qcom,dispcc = <0x63>;
			qcom,gpucc = <0x64>;
			qcom,cpucc = <0x65>;
			qcom,mccc = <0x66>;
			clocks = <0x5e 0x0>;
			clock-names = "xo_clk_src";
			#clock-cells = <0x1>;
			phandle = <0x210>;
		};

		qcom,cpufreq-hw {
			compatible = "qcom,cpufreq-hw-epss";
			reg = <0xfd91000 0x1000 0xfd92000 0x1000>;
			reg-names = "freq-domain0", "freq-domain1";
			clocks = <0x5e 0x0 0x5f 0x0>;
			clock-names = "xo", "alternate";
			qcom,lut-row-size = <0x4>;
			qcom,max-lut-entries = <0xc>;
			qcom,skip-enable-check;
			interrupts = <0x0 0x1e 0x4 0x0 0x1f 0x4>;
			interrupt-names = "dcvsh0_int", "dcvsh1_int";
			#freq-domain-cells = <0x2>;
			phandle = <0x5>;

			qcom,cpu-isolation {
				compatible = "qcom,cpu-isolate";

				cpu0-isolate {
					qcom,cpu = <0x10>;
					#cooling-cells = <0x2>;
					phandle = <0x36>;
				};

				cpu1-isolate {
					qcom,cpu = <0x11>;
					#cooling-cells = <0x2>;
					phandle = <0x38>;
				};

				cpu2-isolate {
					qcom,cpu = <0x12>;
					#cooling-cells = <0x2>;
					phandle = <0x3a>;
				};

				cpu3-isolate {
					qcom,cpu = <0x13>;
					#cooling-cells = <0x2>;
					phandle = <0x3c>;
				};

				cpu4-isolate {
					qcom,cpu = <0x14>;
					#cooling-cells = <0x2>;
					phandle = <0x3e>;
				};

				cpu5-isolate {
					qcom,cpu = <0x15>;
					#cooling-cells = <0x2>;
					phandle = <0x40>;
				};

				cpu6-isolate {
					qcom,cpu = <0x16>;
					#cooling-cells = <0x2>;
					phandle = <0x42>;
				};

				cpu7-isolate {
					qcom,cpu = <0x17>;
					#cooling-cells = <0x2>;
					phandle = <0x45>;
				};
			};
		};

		qcom,cpufreq-hw-debug@0fd91000 {
			compatible = "qcom,cpufreq-hw-epss-debug";
			reg = <0xfd91000 0x800>;
			reg-names = "domain-top";
			qcom,freq-hw-domain = <0x5 0x0 0x5 0x1>;
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0x67>;

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-2092 {
				opp-hz = <0x0 0x1f2c>;
			};
		};

		qcom,cpu-cpu-ddr-bw {
			compatible = "qcom,devfreq-icc";
			governor = "bw_hwmon";
			interconnects = <0x57 0x0 0x57 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x67>;
			phandle = <0x68>;
		};

		qcom,cpu-cpu-ddr-bwmon@4520300 {
			compatible = "qcom,bimc-bwmon4";
			reg = <0x4520300 0x300 0x4520200 0x200>;
			reg-names = "base", "global_base";
			interrupts = <0x0 0x1a5 0x4>;
			qcom,mport = <0x0>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0x68>;
			qcom,count-unit = <0x10000>;
			phandle = <0x211>;
		};

		qcom,cpu0-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x1>;
			phandle = <0x6a>;
		};

		qcom,cpu1-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x2>;
			phandle = <0x6c>;
		};

		qcom,cpu2-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x3>;
			phandle = <0x6d>;
		};

		qcom,cpu3-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x4>;
			phandle = <0x6e>;
		};

		qcom,cpu4-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x5>;
			phandle = <0x6f>;
		};

		qcom,cpu5-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x6>;
			phandle = <0x70>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc";
			governor = "compute";
			interconnects = <0x57 0x0 0x57 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x67>;
			phandle = <0x72>;
		};

		qcom,cpu0-cpu-ddr-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x57 0x0 0x57 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x67>;
			phandle = <0x71>;
		};

		qcom,cpu6-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x7>;
			phandle = <0x73>;
		};

		qcom,cpu7-cpu-l3-lat {
			compatible = "qcom,devfreq-icc-l3";
			reg = <0xfd90100 0xa0>;
			reg-names = "ftbl-base";
			governor = "mem_latency";
			interconnects = <0x69 0x0 0x69 0x8>;
			phandle = <0x75>;
		};

		qcom,cpu6-cpu-ddr-lat {
			compatible = "qcom,devfreq-icc";
			governor = "mem_latency";
			interconnects = <0x57 0x0 0x57 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x67>;
			phandle = <0x76>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devfreq-icc";
			governor = "compute";
			interconnects = <0x57 0x0 0x57 0x200>;
			qcom,active-only;
			operating-points-v2 = <0x67>;
			phandle = <0x77>;
		};

		qcom,cpu0-cpu-l3-tbl {
			qcom,core-dev-table = <0xa8c00 0x11e1a300 0xe5b00 0x21301800 0x10fe00 0x2dc6c000 0x172500 0x36ee8000 0x193200 0x5265c000 0x1b8a00 0x59439000>;
			phandle = <0x6b>;
		};

		qcom,cpu6-cpu-l3-tbl {
			qcom,core-dev-table = <0xe5b00 0x21301800 0x12c000 0x2dc6c000 0x172500 0x36ee8000 0x193200 0x45cf1800 0x1d0100 0x5265c000 0x1f5900 0x59439000>;
			phandle = <0x74>;
		};

		qcom,cpu-cpugrp {
			compatible = "qcom,arm-memlat-cpugrp";
			qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15 0x16 0x17>;
			phandle = <0x212>;

			qcom,cpu0-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10>;
				qcom,target-dev = <0x6a>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x6b>;
				phandle = <0x213>;
			};

			qcom,cpu1-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x11>;
				qcom,target-dev = <0x6c>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x6b>;
				phandle = <0x214>;
			};

			qcom,cpu2-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x12>;
				qcom,target-dev = <0x6d>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x6b>;
				phandle = <0x215>;
			};

			qcom,cpu3-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x13>;
				qcom,target-dev = <0x6e>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x6b>;
				phandle = <0x216>;
			};

			qcom,cpu4-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x14>;
				qcom,target-dev = <0x6f>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x6b>;
				phandle = <0x217>;
			};

			qcom,cpu5-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x15>;
				qcom,target-dev = <0x70>;
				qcom,cachemiss-ev = <0x17>;
				qcom,core-dev-table = <0x6b>;
				phandle = <0x218>;
			};

			qcom,cpu0-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x71>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0xa8c00 0x478 0xe5b00 0x6b8 0x10fe00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
				phandle = <0x219>;
			};

			qcom,cpu0-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x10 0x11 0x12 0x13 0x14 0x15>;
				qcom,target-dev = <0x72>;
				qcom,core-dev-table = <0xa8c00 0x478 0x10fe00 0x6b8 0x172500 0x826 0x1b8a00 0xb71>;
				phandle = <0x21a>;
			};

			qcom,cpu6-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16>;
				qcom,target-dev = <0x73>;
				qcom,cachemiss-ev = <0x17>;
				qcom,access-ev = <0x2b>;
				qcom,wb-ev = <0x18>;
				qcom,core-dev-table = <0x74>;
				phandle = <0x21b>;
			};

			qcom,cpu7-cpu-l3-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x17>;
				qcom,target-dev = <0x75>;
				qcom,cachemiss-ev = <0x17>;
				qcom,access-ev = <0x2b>;
				qcom,wb-ev = <0x18>;
				qcom,core-dev-table = <0x74>;
				phandle = <0x21c>;
			};

			qcom,cpu6-cpu-ddr-latmon {
				compatible = "qcom,arm-memlat-mon";
				qcom,cpulist = <0x16 0x17>;
				qcom,target-dev = <0x76>;
				qcom,cachemiss-ev = <0x2a>;
				qcom,core-dev-table = <0xe5b00 0x826 0x12c000 0xf27 0x172500 0x172b 0x1d0100 0x1ae1 0x1f5900 0x1f2c>;
				phandle = <0x21d>;
			};

			qcom,cpu6-computemon {
				compatible = "qcom,arm-compute-mon";
				qcom,cpulist = <0x16 0x17>;
				qcom,target-dev = <0x77>;
				qcom,core-dev-table = <0x130e20 0x826 0x156300 0xb71 0x172500 0xf27 0x193200 0x172b 0x1d0100 0x1ae1 0x1f5900 0x1f2c>;
				phandle = <0x21e>;
			};
		};

		syscon@340000 {
			compatible = "syscon";
			reg = <0x340000 0x20000>;
			phandle = <0x78>;
		};

		hwlock {
			compatible = "qcom,tcsr-mutex";
			syscon = <0x78 0x0 0x1000>;
			#hwlock-cells = <0x1>;
			phandle = <0x7a>;
		};

		qcom,smem {
			compatible = "qcom,smem";
			memory-region = <0x79>;
			hwlocks = <0x7a 0x3>;
			phandle = <0x21f>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1bb 0x1ad>;
			interrupt-parent = <0x58>;
			interrupts = <0x3 0x2 0x1>;
			mboxes = <0x58 0x3 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x8e>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x8d>;
			};

			qcom,smp2p-rdbg2-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1d3>;
			};

			qcom,smp2p-rdbg2-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x1d4>;
			};

			sleepstate-out {
				qcom,entry-name = "sleepstate";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x7b>;
			};

			qcom,sleepstate-in {
				qcom,entry-name = "sleepstate_see";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x7c>;
			};
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			qcom,smem-states = <0x7b 0x0>;
			interrupt-parent = <0x7c>;
			interrupts = <0x0 0x0>;
			interrupt-names = "smp2p-sleepstate-in";
		};

		dcc_v2@16db000 {
			compatible = "qcom,dcc-v2";
			reg = <0x16db000 0x1000 0x1662000 0x2000>;
			qcom,transaction_timeout = <0x0>;
			reg-names = "dcc-base", "dcc-ram-base";
			dcc-ram-offset = <0x6000>;
			phandle = <0x220>;

			link_list1 {
				qcom,curr-link-list = <0x6>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0xf80005c 0x1 0x0 0x0 0xf81005c 0x1 0x0 0x0 0xf82005c 0x1 0x0 0x0 0xf83005c 0x1 0x0 0x0 0xf84005c 0x1 0x0 0x0 0xf85005c 0x1 0x0 0x0 0xf86005c 0x1 0x0 0x0 0xf87005c 0x1 0x0 0x0 0xf40003c 0x1 0x0 0x0 0xfb00000 0x1 0x0 0x0 0xf800040 0x1 0x0 0x0 0xf80004c 0x1 0x0 0x0 0xf800024 0x1 0x0 0x0 0xf810024 0x1 0x0 0x0 0xf810040 0x1 0x0 0x0 0xf81004c 0x1 0x0 0x0 0xf820024 0x1 0x0 0x0 0xf820040 0x1 0x0 0x0 0xf82004c 0x1 0x0 0x0 0xf830024 0x1 0x0 0x0 0xf830040 0x1 0x0 0x0 0xf83004c 0x1 0x0 0x0 0xf840024 0x1 0x0 0x0 0xf840040 0x1 0x0 0x0 0xf84004c 0x1 0x0 0x0 0xf850024 0x1 0x0 0x0 0xf850040 0x1 0x0 0x0 0xf85004c 0x1 0x0 0x0 0xf860024 0x1 0x0 0x0 0xf860040 0x1 0x0 0x0 0xf86004c 0x1 0x0 0x0 0xf870024 0x1 0x0 0x0 0xf870040 0x1 0x0 0x0 0xf87004c 0x1 0x0 0x0 0xf880024 0x1 0x0 0x0 0xf880040 0x1 0x0 0x0 0xf8801b4 0x3 0x0 0x0 0xf880200 0x1 0x0 0x0 0xfa80000 0x2 0x0 0x0 0xfa82000 0x2 0x0 0x0 0xfa84000 0x2 0x0 0x0 0xf880044 0x3 0x0 0x0 0xf880054 0x1 0x0 0x0 0xf88006c 0x5 0x0 0x0 0x1b60100 0xb 0x0 0x0 0xfba0c50 0x1 0x0 0x0 0xfba1090 0x1 0x0 0x0 0xfb90008 0x1 0x0 0x0 0xfb90020 0x2 0x0 0x0 0xfb90070 0x1 0x0 0x0 0xfb90810 0x1 0x0 0x0 0xfb93500 0x1 0x0 0x0 0xfb93a84 0x1 0x0 0x0 0xfba0008 0x1 0x0 0x0 0xfba0020 0x2 0x0 0x0 0xfba0070 0x1 0x0 0x0 0xfba0810 0x1 0x0 0x0 0xfba3500 0x1 0x0 0x0 0xfba3a84 0x2 0x0 0x0 0xf900c14 0x2 0x0 0x0 0xf901c14 0x2 0x0 0x0 0xfd80110 0x9 0x0 0x0 0xfd9001c 0x3 0x0 0x0 0xfd90090 0x1 0x0 0x0 0xfd900b0 0x2 0x0 0x0 0xfd900d8 0x1 0x0 0x0 0xfd900e8 0x1 0x0 0x0 0xfd90300 0x1 0x0 0x0 0xfd90320 0x1 0x0 0x0 0xfd90348 0x3 0x0 0x0 0xfd90360 0x1 0x0 0x0 0xfd90368 0x2 0x0 0x0 0xfd9101c 0x3 0x0 0x0 0xfd91090 0x1 0x0 0x0 0xfd910b0 0x2 0x0 0x0 0xfd910d8 0x1 0x0 0x0 0xfd910e8 0x1 0x0 0x0 0xfd91300 0x1 0x0 0x0 0xfd91320 0x1 0x0 0x0 0xfd91348 0x3 0x0 0x0 0xfd91360 0x1 0x0 0x0 0xfd91368 0x2 0x0 0x0 0xfd9201c 0x3 0x0 0x0 0xfd92090 0x1 0x0 0x0 0xfd920b0 0x2 0x0 0x0 0xfd920d8 0x1 0x0 0x0 0xfd920e8 0x1 0x0 0x0 0xfd92300 0x1 0x0 0x0 0xfd92320 0x1 0x0 0x0 0xfd92348 0x4 0x0 0x0 0xfd92360 0x1 0x0 0x0 0xfd92368 0x2 0x0 0x0 0xfd98004 0x1 0x0 0x0 0xfd98018 0x3 0x0 0x0 0x1880240 0x1 0x0 0x0 0x1880248 0x1 0x0 0x0 0x1880300 0x8 0x0 0x0 0x1880700 0x4 0x0 0x0 0x1880714 0x3 0x0 0x0 0x1881100 0x2 0x0 0x0 0x1880104 0x2 0x0 0x0 0x1880110 0x1 0x0 0x0 0x1880120 0x8 0x0 0x0 0x1900240 0x5 0x0 0x0 0x1900258 0x1 0x0 0x0 0x1900500 0x8 0x0 0x0 0x1900900 0x1 0x0 0x0 0x1900d00 0x2 0x0 0x0 0x1900000 0x1 0x0 0x0 0x1900010 0x1 0x0 0x0 0x1900020 0x8 0x0 0x0 0x1480014 0x1 0x0 0x0 0x1480140 0x1 0x0 0x0 0x1481140 0x1 0x0 0x0 0xf400038 0x1 0x0 0x0 0xf41000c 0x1 0x0 0x0 0xf400438 0x1 0x0 0x0 0xf800058 0x1 0x0 0x0 0xf810058 0x1 0x0 0x0 0xf820058 0x1 0x0 0x0 0xf830058 0x1 0x0 0x0 0xf840058 0x1 0x0 0x0 0xf850058 0x1 0x0 0x0 0xf860058 0x1 0x0 0x0 0xf870058 0x1 0x0 0x0 0xf800060 0x1 0x0 0x0 0xf810060 0x1 0x0 0x0 0xf820060 0x1 0x0 0x0 0xf830060 0x1 0x0 0x0 0xf840060 0x1 0x0 0x0 0xf850060 0x1 0x0 0x0 0xf860060 0x1 0x0 0x0 0xf870060 0x1 0x0 0x0 0xf600440 0x1 0x0 0x0 0xf60043c 0x1 0x0 0x0 0xf600404 0x1 0x0 0x0 0x4407000 0x5 0x0 0x0 0x4402000 0x2 0x0 0x0 0xf200104 0x1d 0x0 0x0 0xf200184 0x1d 0x0 0x0 0xf200204 0x1d 0x0 0x0 0xf200284 0x1d 0x0 0x0 0xf25c000 0x1 0x0 0x0 0xf27c000 0x1 0x0 0x0 0xf29c000 0x1 0x0 0x0 0xf2bc000 0x1 0x0 0x0 0xf2dc000 0x1 0x0 0x0 0xf2fc000 0x1 0x0 0x0 0xf31c000 0x1 0x0 0x0 0xf33c000 0x1 0x0>;
			};

			link_list2 {
				qcom,curr-link-list = <0x4>;
				qcom,data-sink = "sram";
				qcom,link-list = <0x0 0x4480040 0x2 0x0 0x0 0x4480810 0x2 0x0 0x0 0x4488100 0x1 0x0 0x0 0x4488400 0x2 0x0 0x0 0x4488410 0x1 0x0 0x0 0x4488420 0x2 0x0 0x0 0x4488430 0x2 0x0 0x0 0x4488440 0x2 0x0 0x0 0x4488450 0x1 0x0 0x0 0x448c100 0x1 0x0 0x0 0x448c400 0x2 0x0 0x0 0x448c410 0x1 0x0 0x0 0x448c420 0x2 0x0 0x0 0x448c430 0x2 0x0 0x0 0x448c440 0x2 0x0 0x0 0x448c450 0x1 0x0 0x0 0x4490100 0x1 0x0 0x0 0x4490400 0x2 0x0 0x0 0x4490410 0x1 0x0 0x0 0x4490420 0x2 0x0 0x0 0x4490430 0x2 0x0 0x0 0x4490440 0x2 0x0 0x0 0x4490450 0x1 0x0 0x0 0x4494100 0x1 0x0 0x0 0x4494400 0x2 0x0 0x0 0x4494410 0x1 0x0 0x0 0x4494420 0x2 0x0 0x0 0x4494430 0x2 0x0 0x0 0x4494440 0x2 0x0 0x0 0x4494450 0x1 0x0 0x0 0x4498100 0x1 0x0 0x0 0x4498400 0x2 0x0 0x0 0x4498410 0x1 0x0 0x0 0x4498420 0x2 0x0 0x0 0x4498430 0x2 0x0 0x0 0x4498440 0x2 0x0 0x0 0x4498450 0x1 0x0 0x0 0x449c400 0x2 0x0 0x0 0x449c420 0x2 0x0 0x0 0x449c430 0x1 0x0 0x0 0x449c440 0x2 0x0 0x0 0x449c450 0x1 0x0 0x0 0x44a0400 0x2 0x0 0x0 0x44a0420 0x2 0x0 0x0 0x44a0430 0x1 0x0 0x0 0x44a0440 0x2 0x0 0x0 0x44a0450 0x1 0x0 0x0 0x44a4100 0x1 0x0 0x0 0x44a4400 0x2 0x0 0x0 0x44a4410 0x1 0x0 0x0 0x44a4420 0x2 0x0 0x0 0x44a4430 0x2 0x0 0x0 0x44a4440 0x2 0x0 0x0 0x44a4450 0x1 0x0 0x0 0x44b0020 0x1 0x0 0x0 0x44b0100 0x1 0x0 0x0 0x44b0120 0x5 0x0 0x0 0x44b0140 0x1 0x0 0x0 0x44b0450 0x1 0x0 0x0 0x44b0500 0x1 0x0 0x0 0x44b0520 0x1 0x0 0x0 0x44b0560 0x1 0x0 0x0 0x44b05a0 0x1 0x0 0x0 0x44b0710 0x1 0x0 0x0 0x44b0720 0x1 0x0 0x0 0x44b0a40 0x1 0x0 0x0 0x44b1800 0x1 0x0 0x0 0x44b408c 0x1 0x0 0x0 0x44b409c 0x3 0x0 0x0 0x44b40b8 0x1 0x0 0x0 0x44b5070 0x2 0x0 0x0 0x44bc020 0x1 0x0 0x0 0x44bc100 0x1 0x0 0x0 0x44bc120 0x4 0x0 0x0 0x44bc140 0x1 0x0 0x0 0x44bc450 0x1 0x0 0x0 0x44bc500 0x1 0x0 0x0 0x44bc520 0x1 0x0 0x0 0x44bc560 0x1 0x0 0x0 0x44bc5a0 0x1 0x0 0x0 0x44bc710 0x1 0x0 0x0 0x44bc720 0x1 0x0 0x0 0x44bca40 0x1 0x0 0x0 0x44bd800 0x1 0x0 0x0 0x44c008c 0x1 0x0 0x0 0x44c009c 0x3 0x0 0x0 0x44c00b8 0x1 0x0 0x0 0x44c1070 0x2 0x0 0x0 0x44c8220 0x1 0x0 0x0 0x44c8400 0x7 0x0 0x0 0x44c8420 0x9 0x0 0x0 0x44c9800 0x1 0x0 0x0 0x44d0000 0x1 0x0 0x0 0x44d0020 0x1 0x0 0x0 0x44d0030 0x1 0x0 0x0 0x44d0100 0x1 0x0 0x0 0x44d0108 0x2 0x0 0x0 0x44d0400 0x1 0x0 0x0 0x44d0410 0x1 0x0 0x0 0x44d0420 0x1 0x0 0x0 0x44d1800 0x1 0x0 0x0 0x450002c 0x2 0x0 0x0 0x4500094 0x1 0x0 0x0 0x450009c 0x1 0x0 0x0 0x45000c4 0x2 0x0 0x0 0x45003dc 0x1 0x0 0x0 0x45005d8 0x1 0x0 0x0 0x450202c 0x2 0x0 0x0 0x4502094 0x1 0x0 0x0 0x450209c 0x1 0x0 0x0 0x45020c4 0x2 0x0 0x0 0x45023dc 0x1 0x0 0x0 0x45025d8 0x1 0x0 0x0 0x450302c 0x2 0x0 0x0 0x4503094 0x1 0x0 0x0 0x450309c 0x1 0x0 0x0 0x45030c4 0x2 0x0 0x0 0x45033dc 0x1 0x0 0x0 0x45035d8 0x1 0x0 0x0 0x4506028 0x2 0x0 0x0 0x4506044 0x1 0x0 0x0 0x4506094 0x1 0x0 0x0 0x45061dc 0x1 0x0 0x0 0x45061ec 0x1 0x0 0x0 0x4506608 0x1 0x0 0x0 0x450702c 0x2 0x0 0x0 0x4507094 0x1 0x0 0x0 0x450709c 0x1 0x0 0x0 0x45070c4 0x2 0x0 0x0 0x45073dc 0x1 0x0 0x0 0x45075d8 0x1 0x0 0x0 0x450902c 0x2 0x0 0x0 0x4509094 0x1 0x0 0x0 0x450909c 0x1 0x0 0x0 0x45090c4 0x2 0x0 0x0 0x45093dc 0x1 0x0 0x0 0x45095d8 0x1 0x0 0x0 0x450a02c 0x2 0x0 0x0 0x450a094 0x3 0x0 0x0 0x450a0c4 0x2 0x0 0x0 0x450a3dc 0x1 0x0 0x0 0x450a5d8 0x1 0x0 0x0 0x1429024 0x1 0x0 0x0 0x143600c 0x1 0x0 0x0 0x145b1e8 0x1 0x0 0x0 0x1471154 0x1 0x0 0x0 0x147b03c 0x1 0x0 0x0 0x147c03c 0x1 0x0 0x0 0x147d070 0x1 0x0 0x0 0x147e0a4 0x1 0x0 0x0 0x1413004 0x1 0x0 0x0 0x5991004 0x1 0x0 0x0 0x599100c 0x2 0x0 0x0 0x5991054 0x1 0x0 0x0 0x599106c 0x2 0x0 0x0 0x5991078 0x1 0x0 0x0 0x5991098 0x2 0x0 0x0 0x5991540 0x1 0x0 0x0 0x5992004 0x1 0x0 0x0 0x5993004 0x1 0x0 0x0 0x5994000 0x2 0x0 0x0 0x5995004 0x1 0x0 0x0 0x5996004 0x1 0x0 0x0 0x5997004 0x1 0x0 0x0 0x593d000 0x1 0x0 0x0 0x593c000 0x1 0x0 0x0 0x5900800 0x1 0x0 0x0 0x5900840 0x4 0x0 0x0 0x5900804 0x1 0x0 0x0 0x598ec30 0x2 0x0 0x0 0x59000e0 0x1 0x0 0x0 0x1400000 0x1 0x0 0x0 0x1400038 0x1 0x0 0x0 0x1401000 0x1 0x0 0x0 0x1401038 0x1 0x0 0x0 0x1402000 0x1 0x0 0x0 0x1402038 0x1 0x0 0x0 0x1403000 0x1 0x0 0x0 0x1403038 0x1 0x0 0x0 0x1404000 0x1 0x0 0x0 0x1404038 0x1 0x0 0x0 0x1405000 0x1 0x0 0x0 0x1405038 0x1 0x0 0x0 0x1406000 0x1 0x0 0x0 0x1406038 0x1 0x0 0x0 0x1407000 0x1 0x0 0x0 0x1407038 0x1 0x0 0x0 0x1408000 0x1 0x0 0x0 0x1408038 0x1 0x0 0x0 0x1409000 0x1 0x0 0x0 0x1409028 0x1 0x0 0x0 0x140a000 0x1 0x0 0x0 0x140a038 0x1 0x0 0x0 0x140b000 0x1 0x0 0x0 0x140b038 0x1 0x0 0x0 0x140c000 0x1 0x0 0x0 0x140c038 0x1 0x0 0x0 0x1465000 0x1 0x0 0x0 0x440c040 0x1 0x0 0x0 0x440c080 0x1 0x0 0x0 0x141001c 0x1 0x0 0x0 0x14103ec 0x1 0x0 0x0 0x1414024 0x1 0x0 0x0 0x1415034 0x1 0x0 0x0 0x1416038 0x1 0x0 0x0 0x141f02c 0x1 0x0 0x0 0x141f15c 0x1 0x0 0x0 0x141f28c 0x1 0x0 0x0 0x141f3bc 0x1 0x0 0x0 0x141f4ec 0x1 0x0 0x0 0x141f61c 0x1 0x0 0x0 0x141f74c 0x1 0x0 0x0 0x1427024 0x1 0x0 0x0 0x1432034 0x1 0x0 0x0 0x1446024 0x1 0x0 0x0 0x1446150 0x1 0x0 0x0 0x1453030 0x1 0x0 0x0 0x1453160 0x1 0x0 0x0 0x1453290 0x1 0x0 0x0 0x14533c0 0x1 0x0 0x0 0x14534f0 0x1 0x0 0x0 0x1453620 0x1 0x0 0x0 0x146f024 0x1 0x0 0x0 0x1472024 0x1 0x0 0x0 0x146b000 0x1 0x0 0x0 0x146b004 0x1 0x0 0x0 0x146b008 0x1 0x0 0x0 0x146b00c 0x1 0x0 0x0 0x146b010 0x1 0x0 0x0 0x146b014 0x1 0x0 0x0 0x146b018 0x1 0x0 0x0 0x146b01c 0x1 0x0 0x0 0x146b020 0x1 0x0 0x0 0x146b024 0x1 0x0 0x0 0x146b028 0x1 0x0 0x0 0x1415004 0x1 0x0 0x0 0x1415008 0x1 0x0 0x0 0x141500c 0x1 0x0 0x0 0x1416004 0x1 0x0 0x0 0x1416008 0x1 0x0 0x0 0x141600c 0x1 0x0 0x0 0x142a000 0x1 0x0 0x0 0x1432004 0x1 0x0 0x0 0x1445004 0x1 0x0 0x0 0x1458004 0x1 0x0 0x0 0x145807c 0x1 0x0 0x0 0x1458098 0x1 0x0 0x0 0x141a004 0x1 0x0 0x0 0x1429004 0x1 0x0 0x0 0x1414004 0x1 0x0 0x0 0x1414008 0x1 0x0 0x0 0x1483140 0x1 0x0 0x0 0x1415010 0x1 0x0 0x0 0x1416010 0x1 0x0 0x0 0x142a00c 0x1 0x0 0x0 0x1447004 0x1 0x0 0x0 0x1449004 0x1 0x0 0x0 0x149e0c4 0x1 0x0 0x0 0x1457000 0x1 0x0 0x0 0x145a000 0x1 0x0 0x0 0x145b000 0x1 0x0 0x0 0x1469000 0x1 0x0 0x0 0x146c000 0x1 0x0 0x0 0x1475000 0x1 0x0 0x0 0x1477000 0x1 0x0 0x0 0x1479000 0x1 0x0 0x0 0x147a000 0x1 0x0 0x0 0x1482000 0x1 0x0 0x0 0x1495000 0x1 0x0 0x0 0x146d000 0x1 0x0 0x0 0x1457004 0x1 0x0 0x0 0x145700c 0x1 0x0 0x0 0x145a004 0x1 0x0 0x0 0x145a00c 0x1 0x0 0x0 0x145b004 0x1 0x0 0x0 0x145b00c 0x1 0x0 0x0 0x1469004 0x1 0x0 0x0 0x146900c 0x1 0x0 0x0 0x146c004 0x1 0x0 0x0 0x146c00c 0x1 0x0 0x0 0x1475004 0x1 0x0 0x0 0x147500c 0x1 0x0 0x0 0x1477004 0x1 0x0 0x0 0x147700c 0x1 0x0 0x0 0x1479004 0x1 0x0 0x0 0x147900c 0x1 0x0 0x0 0x147a004 0x1 0x0 0x0 0x147a00c 0x1 0x0 0x0 0x1482004 0x1 0x0 0x0 0x148200c 0x1 0x0 0x0 0x1495004 0x1 0x0 0x0 0x149500c 0x1 0x0>;
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			qcom,smem = <0x1b3 0x1ac>;
			interrupt-parent = <0x58>;
			interrupts = <0x2 0x2 0x1>;
			mboxes = <0x58 0x2 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x94>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x93>;
			};

			qcom,smp2p-ipa-1-out {
				qcom,entry-name = "ipa";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x97>;
			};

			qcom,smp2p-ipa-1-in {
				qcom,entry-name = "ipa";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x98>;
			};

			qcom,smp2p-wlan-1-in {
				qcom,entry-name = "wlan";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x1d1>;
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			qcom,smem = <0x5e 0x1b0>;
			interrupt-parent = <0x58>;
			interrupts = <0x6 0x2 0x1>;
			mboxes = <0x58 0x6 0x2>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;

			master-kernel {
				qcom,entry-name = "master-kernel";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x91>;
			};

			slave-kernel {
				qcom,entry-name = "slave-kernel";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x90>;
			};

			qcom,smp2p-rdbg5-out {
				qcom,entry-name = "rdbg";
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x1d5>;
			};

			qcom,smp2p-rdbg5-in {
				qcom,entry-name = "rdbg";
				interrupt-controller;
				#interrupt-cells = <0x2>;
				phandle = <0x1d6>;
			};
		};

		memory@045f0000 {
			compatible = "qcom,rpm-msg-ram";
			reg = <0x45f0000 0x7000>;
			phandle = <0x7d>;
		};

		rpm-glink {
			compatible = "qcom,glink-rpm";
			qcom,rpm-msg-ram = <0x7d>;
			mboxes = <0x58 0x0 0x0>;
			mbox-names = "rpm_smem";
			interrupt-parent = <0x58>;
			interrupts = <0x0 0x0 0x1>;

			qcom,rpm_glink_ssr {
				qcom,glink-channels = "glink_ssr";
				qcom,notify-edges = <0x7e 0x7f 0x80>;
			};
		};

		qcom,glink {
			compatible = "qcom,glink";
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;

			modem {
				qcom,remote-pid = <0x1>;
				transport = "smem";
				mboxes = <0x58 0x2 0x0>;
				mbox-names = "mpss_smem";
				interrupt-parent = <0x58>;
				interrupts = <0x2 0x0 0x1>;
				label = "modem";
				qcom,glink-label = "mpss";
				phandle = <0x7e>;

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,low-latency;
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x7f>;
				};
			};

			adsp {
				qcom,remote-pid = <0x2>;
				transport = "smem";
				mboxes = <0x58 0x3 0x0>;
				mbox-names = "adsp_smem";
				interrupt-parent = <0x58>;
				interrupts = <0x3 0x0 0x1>;
				label = "adsp";
				qcom,glink-label = "lpass";
				phandle = <0x7f>;

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
					qcom,non-wake-svc = <0x51 0x190>;
				};

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x7e 0x80>;
				};

				qcom,pmic_glink_rpmsg {
					qcom,glink-channels = "PMIC_RTR_ADSP_APPS";
				};

				qcom,pmic_glink_log_rpmsg {
					qcom,glink-channels = "PMIC_LOGS_ADSP_APPS";
					qcom,intents = <0x800 0x5 0xc00 0x3>;
				};
			};

			cdsp {
				qcom,remote-pid = <0x5>;
				transport = "smem";
				mboxes = <0x58 0x6 0x0>;
				mbox-names = "dsps_smem";
				interrupt-parent = <0x58>;
				interrupts = <0x6 0x0 0x1>;
				label = "cdsp";
				qcom,glink-label = "cdsp";
				phandle = <0x80>;

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x7f>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						qcom,qos-cores = <0x0 0x1 0x2 0x3 0x4 0x5>;
						qcom,qos-latency-us = <0x46>;
						qcom,qos-maxhold-ms = <0x14>;
						phandle = <0x221>;
					};
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
			};

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-edge = "adsp";
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-edge = "mpss";
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
			};
		};

		qcom,chd {
			compatible = "qcom,core-hang-detect";
			label = "core";
			qcom,threshold-arr = <0xf800058 0xf810058 0xf820058 0xf830058 0xf840058 0xf850058 0xf860058 0xf870058>;
			qcom,config-arr = <0xf800060 0xf810060 0xf820060 0xf830060 0xf840060 0xf850060 0xf860060 0xf870060>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupts = <0x1 0x6 0x4 0x0 0x23 0x4>;
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,venus@5ab0000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x5ab0000 0x20000>;
			vdd-supply = <0x81>;
			qcom,proxy-reg-names = "vdd";
			clocks = <0x5f 0xba 0x5f 0xb4 0x5f 0xb5 0x5f 0xb7>;
			clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			qcom,proxy-clock-names = "core_clk", "bus_clk", "iface_clk", "throttle_clk";
			qcom,core-freq = <0xe4e1c00>;
			qcom,ahb-freq = <0xe4e1c00>;
			qcom,pas-id = <0x9>;
			interconnect-names = "pil-venus";
			interconnects = <0x82 0xf 0x57 0x200>;
			qcom,proxy-timeout-ms = <0x64>;
			qcom,firmware-name = "venus";
			memory-region = <0x83>;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			reg = <0x0 0x280000>;
			reg-names = "rmtfs";
			qcom,client-id = <0x1>;
			qcom,vm-nav-path;
		};

		ufsphy_mem@4807000 {
			reg = <0x4807000 0xddc>;
			reg-names = "phy_mem";
			#phy-cells = <0x0>;
			lanes-per-direction = <0x1>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x5e 0x0 0x5f 0x9c 0x5f 0xa2>;
			resets = <0x84 0x0>;
			status = "disabled";
			phandle = <0x87>;
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x85>;
			restrict-access;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,rpc-latency-us = <0x263>;
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x86 0x1001 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x86 0x1002 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x86 0x1003 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x86 0x1004 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x86 0x1005 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				iommus = <0x86 0x1006 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
				iommus = <0x86 0x1009 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
				qcom,iommu-vmid = <0xa>;
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x86 0xa3 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x86 0xa4 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x86 0xa5 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb13 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x86 0xa6 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};

			qcom,msm_fastrpc_compute_cb14 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				label = "adsprpc-smd";
				iommus = <0x86 0xa7 0x0>;
				qcom,iommu-dma-addr-pool = <0x80000000 0x78000000>;
				qcom,iommu-faults = "stall-disable", "HUPCF";
			};
		};

		ufshc@4804000 {
			compatible = "qcom,ufshc";
			reg = <0x4804000 0x3000 0x4808000 0x8000 0x4810000 0x9000>;
			reg-names = "ufs_mem", "ufs_ice", "ufs_ice_hwkm";
			interrupts = <0x0 0x164 0x4>;
			phys = <0x87>;
			phy-names = "ufsphy";
			#reset-cells = <0x1>;
			limit-phy-submode = <0x0>;
			spm-level = <0x5>;
			rpm-level = <0x3>;
			lanes-per-direction = <0x1>;
			dev-ref-clk-freq = <0x0>;
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x5f 0x9e 0x5f 0x9a 0x5f 0x9d 0x5f 0xa6 0x5f 0xa0 0x5e 0x0 0x5f 0xa5 0x5f 0xa4>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			interconnects = <0x56 0x1b 0x57 0x200 0x57 0x0 0x88 0x22a>;
			interconnect-names = "ufs-ddr", "cpu-ufs";
			qcom,ufs-bus-bw,name = "ufshc_mem";
			qcom,ufs-bus-bw,num-cases = <0xc>;
			qcom,ufs-bus-bw,num-paths = <0x2>;
			qcom,ufs-bus-bw,vectors-KBps = <0x0 0x0 0x0 0x0 0x39a 0x0 0x3e8 0x0 0x734 0x0 0x3e8 0x0 0xe68 0x0 0x3e8 0x0 0x1cd0 0x0 0x3e8 0x0 0x1f334 0x0 0x3e8 0x0 0x3e667 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x247ae 0x0 0x3e8 0x0 0x48ccd 0x0 0x3e8 0x0 0x16c666 0x0 0x19000 0x0 0x74a000 0x0 0x4b000 0x0>;
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			iommus = <0x86 0x60 0x0>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x40000000>;
			qcom,iommu-geometry = <0x40000000 0x40000000>;
			reset-gpios = <0x89 0x9c 0x1>;
			resets = <0x5f 0xd>;
			reset-names = "rst";
			status = "disabled";
			phandle = <0x84>;

			qos0 {
				mask = <0x3f>;
				vote = <0x3b>;
			};

			qos1 {
				mask = <0xc0>;
				vote = <0x41>;
			};
		};

		sdhci@4744000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x4744000 0x1000 0x4745000 0x1000 0x4748000 0x8000 0x4750000 0x9000>;
			reg-names = "hc_mem", "cqhci_mem", "cqhci_ice", "cqhci_ice_hwkm";
			iommus = <0x86 0x20 0x0>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-dma-addr-pool = <0x40000000 0x40000000>;
			qcom,iommu-geometry = <0x40000000 0x40000000>;
			interrupts = <0x0 0x15c 0x4 0x0 0x160 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			clocks = <0x5f 0x92 0x5f 0x91 0x5f 0x94>;
			clock-names = "core", "iface", "ice_core";
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			interconnects = <0x56 0x19 0x57 0x200 0x57 0x0 0x88 0x214>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x0 0x0 0x0 0x0 0x416 0x640 0x640 0x640 0x6400 0x3d090 0xc350 0x208c8 0xc800 0x3d090 0xfde8 0x208c8 0x19000 0x3d090 0xfde8 0x208c8 0x32000 0xc3500 0x30d40 0x493e0 0x32000 0xc3500 0x30d40 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0x17d78400 0xffffffff>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x2c010800 0x80040868>;
			mmc-ddr-1_8v;
			mmc-hs200-1_8v;
			mmc-hs400-1_8v;
			mmc-hs400-enhanced-strobe;
			cap-mmc-hw-reset;
			bus-width = <0x8>;
			non-removable;
			supports-cqe;
			no-sd;
			no-sdio;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			resets = <0x5f 0xb>;
			reset-names = "core_reset";
			status = "disabled";
			phandle = <0x222>;

			qos0 {
				mask = <0x3f>;
				vote = <0x3d>;
			};

			qos1 {
				mask = <0xc0>;
				vote = <0x43>;
			};
		};

		sdhci@4784000 {
			compatible = "qcom,sdhci-msm-v5";
			reg = <0x4784000 0x1000>;
			reg-names = "hc_mem";
			interrupts = <0x0 0x15e 0x4 0x0 0x161 0x4>;
			interrupt-names = "hc_irq", "pwr_irq";
			clocks = <0x5f 0x97 0x5f 0x96>;
			clock-names = "core", "iface";
			interconnects = <0x56 0x1a 0x57 0x200 0x57 0x0 0x88 0x225>;
			interconnect-names = "sdhc-ddr", "cpu-sdhc";
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x7>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x0 0x0 0x0 0x0 0x416 0xc80 0x640 0x640 0xff50 0x3d090 0x186a0 0x208c8 0x1fe9e 0x3d090 0x208c8 0x208c8 0x3fd3e 0x3d090 0x249f0 0x208c8 0x3fd3e 0xc3500 0x493e0 0x493e0 0x146cc2 0x3e8000 0x146cc2 0x3e8000>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x17d7840 0x2faf080 0x5f5e100 0xbebc200 0xffffffff>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x10 0x2c010800 0x80040868>;
			bus-width = <0x4>;
			iommus = <0x86 0x40 0x0>;
			qcom,iommu-dma = "bypass";
			no-mmc;
			no-sdio;
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			status = "disabled";
			phandle = <0x223>;

			qos0 {
				mask = <0x3f>;
				vote = <0x3d>;
			};

			qos1 {
				mask = <0xc0>;
				vote = <0x43>;
			};
		};

		qcom,lpass@a400000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xa400000 0x100>;
			clocks = <0x5e 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_lpi_cx-supply = <0x8a>;
			qcom,vdd_lpi_cx-uV-uA = <0x180 0x0>;
			vdd_lpi_mx-supply = <0x8b>;
			qcom,vdd_lpi_mx-uV-uA = <0x180 0x0>;
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			qcom,pas-id = <0x1>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x1a7>;
			qcom,minidump-id = <0x5>;
			qcom,sysmon-id = <0x1>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,firmware-name = "adsp";
			memory-region = <0x8c>;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x1 0x0 0x11a 0x4 0x8d 0x0 0x0 0x8d 0x2 0x0 0x8d 0x1 0x0 0x8d 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x8e 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			phandle = <0x224>;
		};

		qcom,turing@b000000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0xb000000 0x100000>;
			vdd_cx-supply = <0x5b>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx";
			clocks = <0x5e 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			qcom,pas-id = <0x12>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,smem-id = <0x259>;
			qcom,minidump-id = <0x7>;
			qcom,sysmon-id = <0x7>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,firmware-name = "cdsp";
			memory-region = <0x8f>;
			qcom,complete-ramdump;
			qcom,minidump-as-elf32;
			interrupts-extended = <0x1 0x0 0x109 0x4 0x90 0x0 0x0 0x90 0x2 0x0 0x90 0x1 0x0 0x90 0x3 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack";
			qcom,smem-states = <0x91 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			phandle = <0x225>;
		};

		qcom,mss@06000000 {
			compatible = "qcom,pil-tz-generic";
			reg = <0x6000000 0x100>;
			clocks = <0x5e 0x0>;
			clock-names = "xo";
			qcom,proxy-clock-names = "xo";
			vdd_cx-supply = <0x5b>;
			qcom,vdd_cx-uV-uA = <0x180 0x186a0>;
			qcom,proxy-reg-names = "vdd_cx";
			qcom,firmware-name = "modem";
			memory-region = <0x92>;
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,sysmon-id = <0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,pas-id = <0x4>;
			qcom,smem-id = <0x1a5>;
			qcom,minidump-id = <0x3>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			interrupts-extended = <0x1 0x0 0x133 0x4 0x93 0x0 0x0 0x93 0x2 0x0 0x93 0x1 0x0 0x93 0x3 0x0 0x93 0x7 0x0>;
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,proxy-unvote", "qcom,err-ready", "qcom,stop-ack", "qcom,shutdown-ack";
			qcom,smem-states = <0x94 0x0>;
			qcom,smem-state-names = "qcom,force-stop";
			phandle = <0x226>;
		};

		qseecom@c1800000 {
			compatible = "qcom,qseecom";
			memory-region = <0x95>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,support-fde;
			qcom,fde-key-size;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			interconnect-names = "data_path";
			interconnects = <0x56 0x9 0x57 0x200>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x5e 0x4e 0x5e 0x4e 0x5e 0x4e 0x5e 0x4e>;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,qsee-reentrancy-support = <0x2>;
			phandle = <0x227>;
		};

		qcedev@1b20000 {
			compatible = "qcom,qcedev";
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xf7 0x4>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-shared;
			qcom,bam-ee = <0x0>;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x5e 0x4e 0x5e 0x4e 0x5e 0x4e 0x5e 0x4e>;
			qcom,ce-opp-freq = <0xb71b000>;
			qcom,smmu-s1-enable;
			interconnect-names = "data_path";
			interconnects = <0x56 0x9 0x57 0x200>;
			iommus = <0x86 0x486 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x228>;

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "ns_context";
				iommus = <0x86 0x492 0x0 0x86 0x498 0x1 0x86 0x49f 0x0>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				label = "secure_context";
				iommus = <0x86 0x493 0x0 0x86 0x49c 0x1 0x86 0x49e 0x0>;
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
			};
		};

		qcrypto@1b20000 {
			compatible = "qcom,qcrypto";
			reg = <0x1b20000 0x20000 0x1b04000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
			interrupts = <0x0 0xf7 0x4>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-device = <0x0>;
			qcom,bam-ee = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			clock-names = "core_clk_src", "core_clk", "iface_clk", "bus_clk";
			clocks = <0x5e 0x4e 0x5e 0x4e 0x5e 0x4e 0x5e 0x4e>;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-aead-algo;
			qcom,use-sw-hmac-algo;
			qcom,smmu-s1-enable;
			interconnect-names = "data_path";
			interconnects = <0x56 0x9 0x57 0x200>;
			iommus = <0x86 0x484 0x11>;
			qcom,iommu-dma = "atomic";
			phandle = <0x229>;
		};

		qrng@4453000 {
			compatible = "qcom,msm-rng";
			reg = <0x4453000 0x1000>;
			qcom,no-qrng-config;
			interconnect-names = "data_path";
			interconnects = <0x57 0x0 0x88 0x216>;
			clock-names = "km_clk_src";
			clocks = <0x5e 0x50>;
			phandle = <0x22a>;
		};

		hwkm@4440000 {
			compatible = "qcom,hwkm";
			reg = <0x4440000 0x9000 0x4810000 0x9000>;
			reg-names = "km_master", "ice_slave";
			qcom,enable-hwkm-clk;
			clock-names = "km_clk_src";
			clocks = <0x5e 0x50>;
			qcom,op-freq-hz = <0x47868c0>;
			phandle = <0x22b>;
		};

		tz-log@c125720 {
			compatible = "qcom,tz-log";
			reg = <0xc125720 0x3000>;
			qcom,hyplog-enabled;
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x22c>;
		};

		qtee_shmbridge {
			compatible = "qcom,tee-shared-memory-bridge";
		};

		qcom_smcinvoke {
			compatible = "qcom,smcinvoke";
		};

		qcom,msm-eud@1628000 {
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0xbd 0x4>;
			reg = <0x1628000 0x2000 0x162a000 0x1000 0x3e5018 0x4>;
			reg-names = "eud_base", "eud_mode_mgr2", "eud_tcsr_check_reg";
			qcom,secure-eud-en;
			qcom,eud-tcsr-check-enable;
			status = "ok";
			phandle = <0x22d>;
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,rmnet-ipa-ssr;
			qcom,ipa-platform-type-msm;
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xf>;
			qcom,firmware-name = "ipa_fws";
			qcom,pil-force-shutdown;
			memory-region = <0x96>;
		};

		qcom,ipa@0x5800000 {
			compatible = "qcom,ipa";
			reg = <0x5800000 0x84000 0x5804000 0x23000>;
			reg-names = "ipa-base", "gsi-base";
			interrupts = <0x0 0x101 0x4 0x0 0x103 0x4>;
			interrupt-names = "ipa-irq", "gsi-irq";
			qcom,ipa-hw-ver = <0x14>;
			qcom,ipa-hw-mode = <0x0>;
			qcom,platform-type = <0x1>;
			qcom,ee = <0x0>;
			qcom,use-ipa-tethering-bridge;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,arm-smmu;
			qcom,use-64-bit-dma-mask;
			qcom,lan-rx-napi;
			qcom,wan-use-skb-page;
			qcom,rmnet-ctl-enable;
			qcom,ipa-endp-delay-wa;
			qcom,tx-wrapper-cache-max-size = <0x190>;
			clock-names = "core_clk";
			clocks = <0x5e 0xa>;
			qcom,interconnect,num-cases = <0x5>;
			qcom,interconnect,num-paths = <0x3>;
			interconnects = <0x56 0x1d 0x57 0x200 0x56 0x1d 0x56 0x232 0x57 0x0 0x88 0x218>;
			interconnect-names = "ipa_to_ebi1", "ipa_to_imem", "appss_to_ipa";
			qcom,no-vote = <0x0 0x0 0x0 0x0 0x0 0x0>;
			qcom,svs2 = <0x13880 0x71868 0x13880 0x10bda 0x13880 0x1e>;
			qcom,svs = <0x13880 0x1e8480 0x13880 0x414c5 0x13880 0x1ad42>;
			qcom,nominal = <0x324b0 0x3d0900 0x324b0 0xae101 0x324b0 0x78000>;
			qcom,turbo = <0x324b0 0x556eb4 0x324b0 0x15eb41 0x324b0 0x78000>;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,throughput-threshold = <0x258 0x9c4 0x1388>;
			qcom,scaling-exceptions;
			phandle = <0x22e>;

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-states = <0x97 0x0>;
				qcom,smem-state-names = "ipa-smp2p-out";
			};

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupts-extended = <0x98 0x0 0x0>;
				interrupt-names = "ipa-smp2p-in";
			};

			ipa_smmu_ap {
				compatible = "qcom,ipa-smmu-ap-cb";
				iommus = <0x86 0x4a0 0x0>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,additional-mapping = <0xc123000 0xc123000 0x2000>;
				qcom,iommu-dma = "fastmap";
				qcom,ipa-q6-smem-size = <0x9000>;
				phandle = <0x22f>;
			};

			ipa_smmu_wlan {
				compatible = "qcom,ipa-smmu-wlan-cb";
				iommus = <0x86 0x4a1 0x0>;
				qcom,iommu-dma = "atomic";
				phandle = <0x230>;
			};

			ipa_smmu_uc {
				compatible = "qcom,ipa-smmu-uc-cb";
				iommus = <0x86 0x4a2 0x0>;
				qcom,iommu-dma-addr-pool = <0x20000000 0x20000000>;
				qcom,iommu-dma = "atomic";
				phandle = <0x231>;
			};

			ipa_smmu_11ad {
				compatible = "qcom,ipa-smmu-11ad-cb";
				iommus = <0x86 0x4a3 0x0>;
				qcom,shared-cb;
				qcom,iommu-group;
				phandle = <0x232>;
			};
		};

		qfprom@1b40000 {
			compatible = "qcom,qfprom";
			reg = <0x1b40000 0x7000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			read-only;
			ranges;
			phandle = <0x233>;

			gpu_speed_bin@6015 {
				reg = <0x6015 0x1>;
				bits = <0x0 0x8>;
				phandle = <0x99>;
			};

			adsp_variant@1E6 {
				reg = <0x1e6 0x2>;
				bits = <0x6 0x4>;
				phandle = <0x9a>;
			};

			feat_conf8@6024 {
				reg = <0x6024 0x4>;
				phandle = <0x9b>;
			};

			gpu_gaming_bin@6026 {
				reg = <0x6026 0x1>;
				bits = <0x5 0x1>;
				phandle = <0x9c>;
			};

			feat_conf9@6028 {
				reg = <0x6028 0x4>;
				phandle = <0x9d>;
			};
		};

		qfprom@0 {
			compatible = "qcom,qfprom-sys";
			nvmem-cells = <0x99 0x9a 0x9b 0x9c 0x9d>;
			nvmem-cell-names = "gpu_speed_bin", "adsp_variant", "feat_conf8", "gpu_gaming_bin", "feat_conf9";
			phandle = <0x234>;
		};

		cx_ipeak@3ed000 {
			#size-cells = <0x1>;
			compatible = "qcom,cx-ipeak-v2";
			reg = <0x3ed000 0xe010>;
			status = "ok";
			phandle = <0x13d>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			qcom,pas-id = <0xd>;
			qcom,firmware-name = "a615_zap";
			memory-region = <0x9e>;
			phandle = <0x235>;
		};

		qcom,kgsl-3d0@5900000 {
			compatible = "qcom,kgsl-3d0", "qcom,adreno-gpu-a619-holi";
			status = "ok";
			reg = <0x5900000 0x40000 0x5961000 0x800 0x596a000 0x30000 0x599e000 0x1000>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "gmu_wrapper", "cx_misc";
			interrupts = <0x0 0xb1 0x4>;
			interrupt-names = "kgsl_3d0_irq";
			clocks = <0x64 0xf 0x64 0xc 0x5f 0x13 0x64 0x4 0x5f 0x63 0x64 0x9>;
			clock-names = "core_clk", "rbbmtimer_clk", "iface_clk", "ahb_clk", "mem_clk", "gmu_clk";
			vddcx-supply = <0x9f>;
			vdd-supply = <0xa0>;
			vdd-parent-supply = <0x62>;
			vdd-parent-min-corner = <0x10>;
			qcom,chipid = <0x6010901>;
			nvmem-cells = <0x99 0x9c>;
			nvmem-cell-names = "speed_bin", "gaming_bin";
			qcom,initial-pwrlevel = <0x4>;
			qcom,gpu-quirk-secvid-set-once;
			qcom,min-access-length = <0x20>;
			qcom,ubwc-mode = <0x2>;
			qcom,enable-ca-jump;
			qcom,ca-busy-penalty = <0x2ee0>;
			interconnects = <0x57 0x4 0x57 0x200>;
			interconnect-names = "gpu_icc_path";
			qcom,bus-table-ddr7 = <0x0 0x1ae1b6 0x209a8e 0x28973c 0x2dc6c0 0x3c9e30 0x50a524 0x5caf6a 0x6b86db 0x7cb163>;
			#cooling-cells = <0x2>;
			qcom,no-nap;
			phandle = <0x48>;

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					reg = <0x0>;
					qcom,mempool-page-size = <0x1000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@1 {
					reg = <0x1>;
					qcom,mempool-page-size = <0x2000>;
					qcom,mempool-allocate;
				};

				qcom,gpu-mempool@2 {
					reg = <0x2>;
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
				};

				qcom,gpu-mempool@3 {
					reg = <0x3>;
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x35a4e900>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-min-ddr7 = <0x7>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x2de54480>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x6>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-max-ddr7 = <0x8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x1d34ce80>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x5>;
						qcom,bus-min-ddr7 = <0x4>;
						qcom,bus-max-ddr7 = <0x7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x173eed80>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x4>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-max-ddr7 = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x2>;
						qcom,bus-min-ddr7 = <0x1>;
						qcom,bus-max-ddr7 = <0x4>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xbe>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x35a4e900>;
						qcom,level = <0x1a0>;
						qcom,bus-freq-ddr7 = <0x9>;
						qcom,bus-min-ddr7 = <0x8>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-min-ddr7 = <0x7>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x2de54480>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x6>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-max-ddr7 = <0x8>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x1d34ce80>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x5>;
						qcom,bus-min-ddr7 = <0x4>;
						qcom,bus-max-ddr7 = <0x7>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0x173eed80>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x4>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-max-ddr7 = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						reg = <0x6>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x2>;
						qcom,bus-min-ddr7 = <0x1>;
						qcom,bus-max-ddr7 = <0x4>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,speed-bin = <0xb1>;
					qcom,ca-target-pwrlevel = <0x4>;
					qcom,initial-pwrlevel = <0x5>;

					qcom,gpu-pwrlevel@0 {
						reg = <0x0>;
						qcom,gpu-freq = <0x32116200>;
						qcom,level = <0x180>;
						qcom,bus-freq-ddr7 = <0x8>;
						qcom,bus-min-ddr7 = <0x7>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@1 {
						reg = <0x1>;
						qcom,gpu-freq = <0x2de54480>;
						qcom,level = <0x140>;
						qcom,bus-freq-ddr7 = <0x7>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-max-ddr7 = <0x9>;
					};

					qcom,gpu-pwrlevel@2 {
						reg = <0x2>;
						qcom,gpu-freq = <0x26be3680>;
						qcom,level = <0x100>;
						qcom,bus-freq-ddr7 = <0x6>;
						qcom,bus-min-ddr7 = <0x5>;
						qcom,bus-max-ddr7 = <0x8>;
					};

					qcom,gpu-pwrlevel@3 {
						reg = <0x3>;
						qcom,gpu-freq = <0x1d34ce80>;
						qcom,level = <0xc0>;
						qcom,bus-freq-ddr7 = <0x5>;
						qcom,bus-min-ddr7 = <0x4>;
						qcom,bus-max-ddr7 = <0x7>;
					};

					qcom,gpu-pwrlevel@4 {
						reg = <0x4>;
						qcom,gpu-freq = <0x173eed80>;
						qcom,level = <0x80>;
						qcom,bus-freq-ddr7 = <0x4>;
						qcom,bus-min-ddr7 = <0x2>;
						qcom,bus-max-ddr7 = <0x5>;
					};

					qcom,gpu-pwrlevel@5 {
						reg = <0x5>;
						qcom,gpu-freq = <0xfdad680>;
						qcom,level = <0x40>;
						qcom,bus-freq-ddr7 = <0x2>;
						qcom,bus-min-ddr7 = <0x1>;
						qcom,bus-max-ddr7 = <0x4>;
					};
				};
			};
		};

		qcom,kgsl-iommu@5940000 {
			compatible = "qcom,kgsl-smmu-v2";
			reg = <0x5940000 0x10000>;
			vddcx-supply = <0x9f>;
			phandle = <0x236>;

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xa1 0x0>;
				qcom,iommu-dma = "disabled";
				phandle = <0x237>;
			};

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xa1 0x2>;
				qcom,iommu-dma = "disabled";
				phandle = <0x238>;
			};
		};

		pinctrl@400000 {
			compatible = "qcom,blair-pinctrl";
			reg = <0x400000 0x800000>;
			interrupts = <0x0 0xe3 0x4>;
			gpio-controller;
			#gpio-cells = <0x2>;
			interrupt-controller;
			#interrupt-cells = <0x2>;
			wakeup-parent = <0x18>;
			phandle = <0x89>;

			qupv3_se0_i2c_pins {
				phandle = <0x239>;

				qupv3_se0_i2c_active {
					phandle = <0x14c>;

					mux {
						pins = "gpio0", "gpio1";
						function = "qup00";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0x14d>;

					mux {
						pins = "gpio0", "gpio1";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			nfc {

				nfc_int_active {
					phandle = <0x23a>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				nfc_int_suspend {
					phandle = <0x23b>;

					mux {
						pins = "gpio9";
						function = "gpio";
					};

					config {
						pins = "gpio9";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				nfc_enable_active {
					phandle = <0x23c>;

					mux {
						pins = "gpio6", "gpio8", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio8", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				nfc_enable_suspend {
					phandle = <0x23d>;

					mux {
						pins = "gpio6", "gpio8", "gpio7";
						function = "gpio";
					};

					config {
						pins = "gpio6", "gpio8", "gpio7";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x23e>;

				qupv3_se0_spi_active {
					phandle = <0x150>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "qup00";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0x151>;

					mux {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						function = "gpio";
					};

					config {
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se1_4uart_pins {
				phandle = <0x23f>;

				qupv3_se1_default_cts {
					phandle = <0x152>;

					mux {
						pins = "gpio61";
						function = "gpio";
					};

					config {
						pins = "gpio61";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se1_default_rtsrx {
					phandle = <0x153>;

					mux {
						pins = "gpio62", "gpio64";
						function = "gpio";
					};

					config {
						pins = "gpio62", "gpio64";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se1_default_tx {
					phandle = <0x154>;

					mux {
						pins = "gpio63";
						function = "gpio";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se1_ctsrx {
					phandle = <0x155>;

					mux {
						pins = "gpio61", "gpio64";
						function = "qup01";
					};

					config {
						pins = "gpio61", "gpio64";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se1_rts {
					phandle = <0x156>;

					mux {
						pins = "gpio62";
						function = "qup01";
					};

					config {
						pins = "gpio62";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				qupv3_se1_tx {
					phandle = <0x157>;

					mux {
						pins = "gpio63";
						function = "qup01";
					};

					config {
						pins = "gpio63";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x240>;

				qupv3_se2_i2c_active {
					phandle = <0x158>;

					mux {
						pins = "gpio45", "gpio46";
						function = "qup02";
					};

					config {
						pins = "gpio45", "gpio46";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0x159>;

					mux {
						pins = "gpio45", "gpio46";
						function = "gpio";
					};

					config {
						pins = "gpio45", "gpio46";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se2_spi_pins {
				phandle = <0x241>;

				qupv3_se2_spi_active {
					phandle = <0x15a>;

					mux {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						function = "qup02";
					};

					config {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se2_spi_sleep {
					phandle = <0x15b>;

					mux {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						function = "gpio";
					};

					config {
						pins = "gpio45", "gpio46", "gpio56", "gpio57";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x242>;

				qupv3_se6_i2c_active {
					phandle = <0x15c>;

					mux {
						pins = "gpio13", "gpio14";
						function = "qup10";
					};

					config {
						pins = "gpio13", "gpio14";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0x15d>;

					mux {
						pins = "gpio13", "gpio14";
						function = "gpio";
					};

					config {
						pins = "gpio13", "gpio14";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x243>;

				qupv3_se6_spi_active {
					phandle = <0x15f>;

					mux {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						function = "qup10";
					};

					config {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						drive-strength = <0x6>;
						bias-disable;
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0x160>;

					mux {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						function = "gpio";
					};

					config {
						pins = "gpio13", "gpio14", "gpio15", "gpio16";
						drive-strength = <0x6>;
						bias-disable;
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x244>;

				qupv3_se7_i2c_active {
					phandle = <0x161>;

					mux {
						pins = "gpio27", "gpio28";
						function = "qup11_f1";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0x162>;

					mux {
						pins = "gpio27", "gpio28";
						function = "gpio";
					};

					config {
						pins = "gpio27", "gpio28";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x245>;

				qupv3_se8_i2c_active {
					phandle = <0x163>;

					mux {
						pins = "gpio19", "gpio20";
						function = "qup12";
					};

					config {
						pins = "gpio19", "gpio20";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0x164>;

					mux {
						pins = "gpio19", "gpio20";
						function = "gpio";
					};

					config {
						pins = "gpio19", "gpio20";
						drive-strength = <0x8>;
						bias-disable;
					};
				};
			};

			qupv3_se9_2uart_pins {
				phandle = <0x246>;

				qupv3_se9_2uart_active {
					phandle = <0x149>;

					mux {
						pins = "gpio25", "gpio26";
						function = "qup13_f2";
					};

					config {
						pins = "gpio25", "gpio26";
						drive-strength = <0x2>;
						bias-disable;
					};
				};

				qupv3_se9_2uart_sleep {
					phandle = <0x14a>;

					mux {
						pins = "gpio25", "gpio26";
						function = "gpio";
					};

					config {
						pins = "gpio25", "gpio26";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x247>;

				qupv3_se10_i2c_active {
					phandle = <0x165>;

					mux {
						pins = "gpio4", "gpio5";
						function = "qup14";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-pull-up;
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0x166>;

					mux {
						pins = "gpio4", "gpio5";
						function = "gpio";
					};

					config {
						pins = "gpio4", "gpio5";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			sdc1_on {
				phandle = <0x248>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc1_off {
				phandle = <0x249>;

				clk {
					pins = "sdc1_clk";
					bias-disable;
					drive-strength = <0x2>;
				};

				cmd {
					pins = "sdc1_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};

				data {
					pins = "sdc1_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};

				rclk {
					pins = "sdc1_rclk";
					bias-pull-down;
				};
			};

			sdc2_on {
				phandle = <0x24a>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x10>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0xa>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0xa>;
				};

				sd-cd {
					pins = "gpio94";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			sdc2_off {
				phandle = <0x24b>;

				clk {
					pins = "sdc2_clk";
					bias-disable;
					drive-strength = <0x2>;
				};

				cmd {
					pins = "sdc2_cmd";
					bias-pull-up;
					drive-strength = <0x2>;
				};

				data {
					pins = "sdc2_data";
					bias-pull-up;
					drive-strength = <0x2>;
				};

				sd-cd {
					pins = "gpio94";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_sleep {
					phandle = <0x24c>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_1_sd_n_active {
					phandle = <0x24d>;

					mux {
						pins = "gpio86";
						function = "gpio";
					};

					config {
						pins = "gpio86";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_sleep {
					phandle = <0x24e>;

					mux {
						pins = "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x2>;
						bias-pull-down;
						input-enable;
					};
				};

				spkr_2_sd_n_active {
					phandle = <0x24f>;

					mux {
						pins = "gpio11";
						function = "gpio";
					};

					config {
						pins = "gpio11";
						drive-strength = <0x10>;
						bias-disable;
						output-high;
					};
				};
			};

			wcd937x_reset_active {
				phandle = <0x250>;

				mux {
					pins = "gpio83";
					function = "gpio";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x10>;
					output-high;
				};
			};

			wcd937x_reset_sleep {
				phandle = <0x251>;

				mux {
					pins = "gpio83";
					function = "gpio";
				};

				config {
					pins = "gpio83";
					drive-strength = <0x10>;
					bias-disable;
					output-low;
				};
			};

			pmx_sde_te {
				phandle = <0x252>;

				sde_te_active {
					phandle = <0x253>;

					mux {
						pins = "gpio23";
						function = "MDP_VSYNC";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};

				sde_te_suspend {
					phandle = <0x254>;

					mux {
						pins = "gpio23";
						function = "MDP_VSYNC";
					};

					config {
						pins = "gpio23";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x255>;

					mux {
						pins = "gpio21", "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio21", "gpio22";
						drive-strength = <0x8>;
						bias-pull-up;
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x256>;

					mux {
						pins = "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio22";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x257>;

					mux {
						pins = "gpio21";
						function = "gpio";
					};

					config {
						pins = "gpio21";
						drive-strength = <0x2>;
						bias-pull-down;
					};
				};
			};

			pmx_ts_release {

				pmx_ts_release {
					phandle = <0x258>;

					mux {
						pins = "gpio21", "gpio22";
						function = "gpio";
					};

					config {
						pins = "gpio21", "gpio22";
						drive-strength = <0x2>;
						bias-disable;
					};
				};
			};

			cci0_active {
				phandle = <0x141>;

				mux {
					pins = "gpio39", "gpio40";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio39", "gpio40";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci0_suspend {
				phandle = <0x143>;

				mux {
					pins = "gpio39", "gpio40";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio39", "gpio40";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci1_active {
				phandle = <0x142>;

				mux {
					pins = "gpio41", "gpio42";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio41", "gpio42";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci1_suspend {
				phandle = <0x144>;

				mux {
					pins = "gpio41", "gpio42";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio41", "gpio42";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cci2_active {
				phandle = <0x259>;

				mux {
					pins = "gpio43", "gpio44";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio43", "gpio44";
					bias-pull-up;
					drive-strength = <0x2>;
				};
			};

			cci2_suspend {
				phandle = <0x25a>;

				mux {
					pins = "gpio43", "gpio44";
					function = "CCI_I2C";
				};

				config {
					pins = "gpio43", "gpio44";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x25b>;

				mux {
					pins = "gpio29";
					function = "cam_mclk";
				};

				config {
					pins = "gpio29";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x25c>;

				mux {
					pins = "gpio29";
					function = "cam_mclk";
				};

				config {
					pins = "gpio29";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x25d>;

				mux {
					pins = "gpio30";
					function = "cam_mclk";
				};

				config {
					pins = "gpio30";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x25e>;

				mux {
					pins = "gpio30";
					function = "cam_mclk";
				};

				config {
					pins = "gpio30";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x25f>;

				mux {
					pins = "gpio31";
					function = "cam_mclk";
				};

				config {
					pins = "gpio31";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x260>;

				mux {
					pins = "gpio31";
					function = "cam_mclk";
				};

				config {
					pins = "gpio31";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x261>;

				mux {
					pins = "gpio32";
					function = "cam_mclk";
				};

				config {
					pins = "gpio32";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x262>;

				mux {
					pins = "gpio32";
					function = "cam_mclk";
				};

				config {
					pins = "gpio32";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x263>;

				mux {
					pins = "gpio33";
					function = "cam_mclk";
				};

				config {
					pins = "gpio33";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x264>;

				mux {
					pins = "gpio33";
					function = "cam_mclk";
				};

				config {
					pins = "gpio33";
					bias-pull-down;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear0_reset_active {
				phandle = <0x265>;

				mux {
					pins = "gpio34";
					function = "gpio";
				};

				config {
					pins = "gpio34";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear0_reset_suspend {
				phandle = <0x266>;

				mux {
					pins = "gpio34";
					function = "gpio";
				};

				config {
					pins = "gpio34";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_rear1_reset_active {
				phandle = <0x267>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear1_reset_suspend {
				phandle = <0x268>;

				mux {
					pins = "gpio35";
					function = "gpio";
				};

				config {
					pins = "gpio35";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_rear2_reset_active {
				phandle = <0x269>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_rear2_reset_suspend {
				phandle = <0x26a>;

				mux {
					pins = "gpio36";
					function = "gpio";
				};

				config {
					pins = "gpio36";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_front0_reset_active {
				phandle = <0x26b>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_front0_reset_suspend {
				phandle = <0x26c>;

				mux {
					pins = "gpio37";
					function = "gpio";
				};

				config {
					pins = "gpio37";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_sensor_reset4_active {
				phandle = <0x26d>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_sensor_reset4_suspend {
				phandle = <0x26e>;

				mux {
					pins = "gpio38";
					function = "gpio";
				};

				config {
					pins = "gpio38";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_flash_strobe_active {
				phandle = <0x26f>;

				mux {
					pins = "gpio51";
					function = "gpio";
				};

				config {
					pins = "gpio51";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_flash_strobe_suspend {
				phandle = <0x270>;

				mux {
					pins = "gpio51";
					function = "gpio";
				};

				config {
					pins = "gpio51";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_flash_torch_active {
				phandle = <0x271>;

				mux {
					pins = "gpio27";
					function = "gpio";
				};

				config {
					pins = "gpio27";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_flash_torch_suspend {
				phandle = <0x272>;

				mux {
					pins = "gpio27";
					function = "gpio";
				};

				config {
					pins = "gpio27";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_flash_hwen_active {
				phandle = <0x273>;

				mux {
					pins = "gpio52";
					function = "gpio";
				};

				config {
					pins = "gpio52";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_flash_hwen_suspend {
				phandle = <0x274>;

				mux {
					pins = "gpio52";
					function = "gpio";
				};

				config {
					pins = "gpio52";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			cam_flash_tx_active {
				phandle = <0x275>;

				mux {
					pins = "gpio119";
					function = "gpio";
				};

				config {
					pins = "gpio119";
					bias-disable;
					drive-strength = <0x2>;
				};
			};

			cam_flash_tx_suspend {
				phandle = <0x276>;

				mux {
					pins = "gpio119";
					function = "gpio";
				};

				config {
					pins = "gpio119";
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
				};
			};

			pm8008_active {
				phandle = <0x277>;

				mux {
					pins = "gpio58";
					function = "gpio";
				};

				config {
					pins = "gpio58";
					bias-pull-up;
					output-high;
					drive-strength = <0x2>;
				};
			};
		};

		refgen-regulator@162F000 {
			compatible = "qcom,refgen-kona-regulator";
			reg = <0x162f000 0x84>;
			regulator-name = "refgen";
			regulator-enable-ramp-delay = <0x5>;
			proxy-supply = <0xa2>;
			qcom,proxy-consumer-enable;
			phandle = <0xa2>;
		};

		qcom,gdsc@1458004 {
			compatible = "qcom,gdsc";
			reg = <0x1458004 0x4>;
			regulator-name = "gcc_camss_top_gdsc";
			status = "ok";
			phandle = <0x13e>;
		};

		qcom,gdsc@1445004 {
			compatible = "qcom,gdsc";
			reg = <0x1445004 0x4>;
			regulator-name = "gcc_ufs_phy_gdsc";
			status = "ok";
			phandle = <0x278>;
		};

		qcom,gdsc@141a004 {
			compatible = "qcom,gdsc";
			reg = <0x141a004 0x4>;
			regulator-name = "gcc_usb30_prim_gdsc";
			status = "ok";
			phandle = <0x1c4>;
		};

		qcom,gdsc@1458098 {
			compatible = "qcom,gdsc";
			reg = <0x1458098 0x4>;
			regulator-name = "gcc_vcodec0_gdsc";
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0x13c>;
		};

		qcom,gdsc@145807c {
			compatible = "qcom,gdsc";
			reg = <0x145807c 0x4>;
			regulator-name = "gcc_venus_gdsc";
			status = "ok";
			phandle = <0x81>;
		};

		qcom,gdsc@147d074 {
			compatible = "qcom,gdsc";
			reg = <0x147d074 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0xac>;
		};

		qcom,gdsc@147d078 {
			compatible = "qcom,gdsc";
			reg = <0x147d078 0x4>;
			regulator-name = "hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0xae>;
		};

		qcom,gdsc@147d060 {
			compatible = "qcom,gdsc";
			reg = <0x147d060 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu1_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0x279>;
		};

		qcom,gdsc@147d07c {
			compatible = "qcom,gdsc";
			reg = <0x147d07c 0x4>;
			regulator-name = "hlos1_vote_turing_mmu_tbu0_gdsc";
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			status = "ok";
			phandle = <0xaf>;
		};

		qcom,gdsc@5f01004 {
			compatible = "qcom,gdsc";
			reg = <0x5f01004 0x4>;
			regulator-name = "mdss_core_gdsc";
			proxy-supply = <0xa3>;
			qcom,proxy-consumer-enable;
			status = "ok";
			qcom,support-hw-trigger;
			phandle = <0xa3>;
		};

		syscon@5991508 {
			compatible = "syscon";
			reg = <0x5991508 0x4>;
			phandle = <0xa8>;
		};

		syscon@5991540 {
			compatible = "syscon";
			reg = <0x5991540 0x4>;
			phandle = <0xa4>;
		};

		syscon@5991008 {
			compatible = "syscon";
			reg = <0x5991008 0x4>;
			phandle = <0xa5>;
		};

		syscon@5991160 {
			compatible = "syscon";
			reg = <0x5991160 0x4>;
			phandle = <0xa6>;
		};

		syscon@5998004 {
			compatible = "syscon";
			reg = <0x5998004 0x4>;
			phandle = <0xa7>;
		};

		qcom,gdsc@599106c {
			compatible = "qcom,gdsc";
			reg = <0x599106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			hw-ctrl-addr = <0xa4>;
			qcom,no-status-check-on-disable;
			qcom,gds-timeout = <0x1f4>;
			qcom,clk-dis-wait-val = <0x8>;
			status = "ok";
			parent-supply = <0x5b>;
			phandle = <0x9f>;
		};

		qcom,gdsc@599100c {
			compatible = "qcom,gdsc";
			reg = <0x599100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			sw-reset = <0xa5>;
			acd-reset = <0xa6>;
			acd-misc-reset = <0xa7>;
			domain-addr = <0xa8>;
			qcom,reset-aon-logic;
			status = "ok";
			parent-supply = <0x62>;
			phandle = <0xa0>;
		};

		qcom,ion {
			compatible = "qcom,msm-ion";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,ion-heap@25 {
				reg = <0x2000000>;
				qcom,ion-heap-type = "MSM_SYSTEM";
				phandle = <0x27a>;
			};

			qcom,ion-heap@9 {
				reg = <0x400>;
				qcom,ion-heap-type = "SYSTEM_SECURE";
				phandle = <0x27b>;
			};

			qcom,ion-heap@10 {
				reg = <0x800>;
				memory-region = <0xa9>;
				qcom,ion-heap-type = "HYP_CMA";
			};

			qcom,ion-heap@26 {
				reg = <0x40>;
				memory-region = <0xaa>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@27 {
				reg = <0x80>;
				memory-region = <0x95>;
				qcom,ion-heap-type = "DMA";
			};

			qcom,ion-heap@19 {
				reg = <0x2>;
				memory-region = <0xab>;
				qcom,ion-heap-type = "DMA";
			};
		};

		arm,smmu-kgsl@5940000 {
			compatible = "qcom,smmu-v2";
			reg = <0x5940000 0x10000>;
			#iommu-cells = <0x1>;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x2>;
			qcom,regulator-names = "vdd";
			vdd-supply = <0x9f>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x5f 0x63>;
			interrupts = <0x0 0x17b 0x4 0x0 0x17d 0x4 0x0 0x1c9 0x4 0x0 0x1ca 0x4 0x0 0x1cb 0x4 0x0 0x1cc 0x4 0x0 0x1cd 0x4 0x0 0x1ce 0x4 0x0 0x1cf 0x4 0x0 0x1d0 0x4>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x8 0x6794 0x28 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			phandle = <0xa1>;
		};

		apps-smmu@0c600000 {
			compatible = "qcom,qsmmu-v500";
			reg = <0xc600000 0x100000 0xc702000 0x20>;
			reg-names = "base", "tcu-base";
			#iommu-cells = <0x2>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			#global-interrupts = <0x1>;
			#size-cells = <0x1>;
			#address-cells = <0x1>;
			ranges;
			interrupts = <0x0 0x51 0x4 0x0 0x59 0x4 0x0 0x5a 0x4 0x0 0x5b 0x4 0x0 0x5c 0x4 0x0 0x5d 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0x77 0x4 0x0 0x78 0x4 0x0 0x79 0x4 0x0 0x7a 0x4 0x0 0x7b 0x4 0x0 0x7c 0x4 0x0 0x7d 0x4 0x0 0x7e 0x4 0x0 0x7f 0x4 0x0 0x80 0x4 0x0 0x81 0x4 0x0 0x82 0x4 0x0 0x83 0x4 0x0 0x84 0x4 0x0 0x85 0x4 0x0 0x86 0x4 0x0 0x87 0x4 0x0 0x88 0x4 0x0 0x89 0x4 0x0 0x8a 0x4 0x0 0x8b 0x4 0x0 0x8c 0x4 0x0 0x8d 0x4 0x0 0x8e 0x4 0x0 0x8f 0x4 0x0 0x90 0x4 0x0 0x91 0x4 0x0 0x92 0x4 0x0 0x93 0x4 0x0 0x94 0x4 0x0 0x95 0x4 0x0 0x96 0x4 0x0 0x97 0x4 0x0 0x98 0x4>;
			interconnects = <0x57 0x0 0x56 0x240>;
			qcom,active-only;
			qcom,actlr = <0x800 0x3ff 0x103 0xc00 0x3ff 0x103 0x0 0x3ff 0x1>;
			phandle = <0x86>;

			anoc_1_tbu@0c705000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc705000 0x1000 0xc702200 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x0 0x400>;
				interconnects = <0x57 0x0 0x88 0x217 0x57 0x0 0x56 0x240>;
				qcom,active-only;
				phandle = <0x27c>;
			};

			anoc_2_tbu@0c709000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc709000 0x1000 0xc702208 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x400 0x400>;
				interconnects = <0x57 0x0 0x88 0x217 0x57 0x0 0x56 0x240>;
				qcom,active-only;
				phandle = <0x27d>;
			};

			mm_rt_tbu@0c70d000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc70d000 0x1000 0xc702210 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x800 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xac>;
				interconnects = <0xad 0xe 0x57 0x200 0x57 0x0 0x56 0x240>;
				qcom,active-only;
				phandle = <0x27e>;
			};

			mm_nrt_tbu@0c711000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc711000 0x1000 0xc702218 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0xc00 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xae>;
				interconnects = <0x82 0xc 0x57 0x200 0x57 0x0 0x56 0x240>;
				qcom,active-only;
				phandle = <0x27f>;
			};

			compute_dsp_0_tbu@0c715000 {
				compatible = "qcom,qsmmuv500-tbu";
				reg = <0xc715000 0x1000 0xc702220 0x8>;
				reg-names = "base", "status-reg";
				qcom,stream-id-range = <0x1000 0x400>;
				qcom,regulator-names = "vdd";
				vdd-supply = <0xaf>;
				interconnects = <0x57 0x5 0x57 0x200 0x57 0x0 0x56 0x240>;
				qcom,active-only;
				phandle = <0x280>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xa1 0x7>;
			qcom,iommu-dma = "disabled";
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x86 0x100 0x0>;
			qcom,iommu-dma = "disabled";
		};

		csr@8001000 {
			compatible = "qcom,coresight-csr";
			reg = <0x8001000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-csr";
			qcom,usb-bam-support;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,blk-size = <0x1>;
			phandle = <0xb0>;
		};

		csr@8a03000 {
			compatible = "qcom,coresight-csr";
			reg = <0x8a03000 0x1000>;
			reg-names = "csr-base";
			coresight-name = "coresight-swao-csr";
			qcom,timestamp-support;
			qcom,aodbg-csr-support;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			qcom,blk-size = <0x1>;
			phandle = <0x281>;
		};

		hwevent {
			compatible = "qcom,coresight-hwevent";
			coresight-name = "coresight-hwevent";
			coresight-csr = <0xb0>;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
		};

		tgu@9840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb999>;
			reg = <0x9840000 0x1000>;
			reg-names = "tgu-base";
			tgu-steps = <0x3>;
			tgu-conditions = <0x4>;
			tgu-regs = <0x8>;
			tgu-timer-counters = <0x8>;
			interrupts = <0x0 0x17 0x1 0x0 0x18 0x1 0x0 0x19 0x1 0x0 0x1a 0x1>;
			coresight-name = "coresight-tgu-apss";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x282>;
		};

		stm@8002000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb962>;
			reg = <0x8002000 0x1000 0xe280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";
			coresight-name = "coresight-stm";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x283>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb1>;
						phandle = <0x12b>;
					};
				};
			};
		};

		etm@9040000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9040000 0x1000>;
			cpu = <0x10>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x284>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb2>;
						phandle = <0xdb>;
					};
				};
			};
		};

		etm@9140000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9140000 0x1000>;
			cpu = <0x11>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x285>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb3>;
						phandle = <0xdc>;
					};
				};
			};
		};

		etm@9240000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9240000 0x1000>;
			cpu = <0x12>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm2";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x286>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb4>;
						phandle = <0xdd>;
					};
				};
			};
		};

		etm@9340000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9340000 0x1000>;
			cpu = <0x13>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm3";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x287>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb5>;
						phandle = <0xde>;
					};
				};
			};
		};

		etm@9440000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9440000 0x1000>;
			cpu = <0x14>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm4";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x288>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb6>;
						phandle = <0xdf>;
					};
				};
			};
		};

		etm@9540000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9540000 0x1000>;
			cpu = <0x15>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm5";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x289>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb7>;
						phandle = <0xe0>;
					};
				};
			};
		};

		etm@9640000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9640000 0x1000>;
			cpu = <0x16>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm6";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x28a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb8>;
						phandle = <0xe1>;
					};
				};
			};
		};

		etm@9740000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb95d>;
			reg = <0x9740000 0x1000>;
			cpu = <0x17>;
			qcom,tupwr-disable;
			coresight-name = "coresight-etm7";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x28b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xb9>;
						phandle = <0xe2>;
					};
				};
			};
		};

		tpdm@8a01000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a01000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-mapss";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x28c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xba>;
						phandle = <0xee>;
					};
				};
			};
		};

		snoc {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-snoc";
			qcom,dummy-source;
			phandle = <0x28d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xbb>;
						phandle = <0x129>;
					};
				};
			};
		};

		audio_etm {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			qcom,inst-id = <0x5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xbc>;
						phandle = <0xfb>;
					};
				};
			};
		};

		tpdm@8a26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			qcom,dummy-source;
			phandle = <0x28e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xbd>;
						phandle = <0xfc>;
					};
				};
			};
		};

		tpdm@899c000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			qcom,dummy-source;
			phandle = <0x28f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xbe>;
						phandle = <0xec>;
					};
				};
			};
		};

		tpdm@98a0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x98a0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-silver";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x290>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xbf>;
						phandle = <0xe4>;
					};
				};
			};
		};

		tpdm@98b0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x98b0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-llm-gold";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x291>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc0>;
						phandle = <0xe5>;
					};
				};
			};
		};

		tpdm@9860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x9860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-actpm";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x292>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc1>;
						phandle = <0xe6>;
					};
				};
			};
		};

		tpdm@9861000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x9861000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-apss";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x293>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc2>;
						phandle = <0xe7>;
					};
				};
			};
		};

		tpdm@8800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8800000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x294>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc3>;
						phandle = <0xfe>;
					};
				};
			};
		};

		tpdm@8801000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8801000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-modem-1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x295>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc4>;
						phandle = <0xff>;
					};
				};
			};
		};

		modem_etm1 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem2-etm0";
			qcom,inst-id = <0xb>;
			phandle = <0x296>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc5>;
						phandle = <0x107>;
					};
				};
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			qcom,inst-id = <0x2>;
			phandle = <0x297>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc6>;
						phandle = <0x101>;
					};
				};
			};
		};

		dummy_source {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-modem-diag";
			qcom,dummy-source;
			phandle = <0x298>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc7>;
						phandle = <0x104>;
					};
				};
			};
		};

		tpdm@8b60000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8b60000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x299>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc8>;
						phandle = <0x116>;
					};
				};
			};
		};

		tpdm@8b61000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8b61000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ipcc";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x29a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xc9>;
						phandle = <0x117>;
					};
				};
			};
		};

		tpdm@8b30000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8b30000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dlct-1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x29b>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xca>;
						phandle = <0x110>;
					};
				};
			};
		};

		tpdm@8940000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8940000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-gpu";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x29c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcb>;
						phandle = <0xf0>;
					};
				};
			};
		};

		tpdm@8860000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8860000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-turing";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0xf2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcc>;
						phandle = <0xf7>;
					};
				};
			};
		};

		tpdm@8861000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-turing-llm";
			qcom,dummy-source;
			phandle = <0xf4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcd>;
						phandle = <0xf8>;
					};
				};
			};
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			qcom,inst-id = <0xd>;
			phandle = <0xf6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xce>;
						phandle = <0xf9>;
					};
				};
			};
		};

		tpdm@8a58000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a58000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-ddr";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x10a>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xcf>;
						phandle = <0x10d>;
					};
				};
			};
		};

		tpdm@8a59000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a59000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-shrm";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x10c>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd0>;
						phandle = <0x10e>;
					};
				};
			};
		};

		tpdm@8840000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8840000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-vsense";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x29d>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd1>;
						phandle = <0x11c>;
					};
				};
			};
		};

		tpdm@8870000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8870000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dcc";
			qcom,hw-enable-check;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x29e>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd2>;
						phandle = <0x11d>;
					};
				};
			};
		};

		tpdm@884c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x884c000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-prng";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x29f>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd3>;
						phandle = <0x11e>;
					};
				};
			};
		};

		tpdm@89d0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x89d0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-qm";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2a0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd4>;
						phandle = <0x11f>;
					};
				};
			};
		};

		tpdm@89c0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x89c0000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-dl-north";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2a1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd5>;
						phandle = <0x120>;
					};
				};
			};
		};

		tpdm@800f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x800f000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-spdm";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2a2>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd6>;
						phandle = <0x121>;
					};
				};
			};
		};

		tpdm@8a68000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8a68000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-sdcc-2";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x2a3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd7>;
						phandle = <0x122>;
					};
				};
			};
		};

		tpdm@8990000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8990000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-sdcc-1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			qcom,cmb-msr-skip;
			status = "disabled";
			phandle = <0x2a4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd8>;
						phandle = <0x123>;
					};
				};
			};
		};

		tpdm@8850000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb968>;
			reg = <0x8850000 0x1000>;
			reg-names = "tpdm-base";
			coresight-name = "coresight-tpdm-pimem";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2a5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xd9>;
						phandle = <0x124>;
					};
				};
			};
		};

		funnel@9800000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x9800000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2a6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xda>;
						phandle = <0xe9>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xdb>;
						phandle = <0xb2>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0xdc>;
						phandle = <0xb3>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0xdd>;
						phandle = <0xb4>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0xde>;
						phandle = <0xb5>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0xdf>;
						phandle = <0xb6>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0xe0>;
						phandle = <0xb7>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						remote-endpoint = <0xe1>;
						phandle = <0xb8>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						remote-endpoint = <0xe2>;
						phandle = <0xb9>;
					};
				};
			};
		};

		tpda@9863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x9863000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-apss";
			qcom,tpda-atid = <0x42>;
			qcom,dsb-elem-size = <0x3 0x20>;
			qcom,cmb-elem-size = <0x0 0x20 0x1 0x20 0x2 0x40>;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2a7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe3>;
						phandle = <0xea>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xe4>;
						phandle = <0xbf>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0xe5>;
						phandle = <0xc0>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0xe6>;
						phandle = <0xc1>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0xe7>;
						phandle = <0xc2>;
					};
				};
			};
		};

		funnel@9810000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x9810000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-apss0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2a8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xe8>;
						phandle = <0x12f>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xe9>;
						phandle = <0xda>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0xea>;
						phandle = <0xe3>;
					};
				};
			};
		};

		funnel@899e000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-wcss";
			phandle = <0x2a9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xeb>;
						phandle = <0x12e>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0xec>;
						phandle = <0xbe>;
					};
				};
			};
		};

		tpda@8a04000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8a04000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-mapss";
			qcom,tpda-atid = <0x4c>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,dsb-elem-size = <0x0 0x20>;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2aa>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xed>;
						phandle = <0x128>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xee>;
						phandle = <0xba>;
					};
				};
			};
		};

		funnel@8944000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8944000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-gpu";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			status = "disabled";
			phandle = <0x2ab>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xef>;
						phandle = <0x111>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xf0>;
						phandle = <0xcb>;
					};
				};
			};
		};

		funnel@8863000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8863000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-turing";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2ac>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xf1>;
						source = <0xf2>;
						phandle = <0x112>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0xf3>;
						source = <0xf4>;
						phandle = <0x113>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0xf5>;
						source = <0xf6>;
						phandle = <0x11a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xf7>;
						phandle = <0xcc>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0xf8>;
						phandle = <0xcd>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0xf9>;
						phandle = <0xce>;
					};
				};
			};
		};

		funnel@8a24000 {
			compatible = "arm,coresight-static-funnel";
			coresight-name = "coresight-funnel-lpass_lpi";
			phandle = <0x2ad>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xfa>;
						phandle = <0x12d>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xfb>;
						phandle = <0xbc>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0xfc>;
						phandle = <0xbd>;
					};
				};
			};
		};

		tpda@8803000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8803000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-modem";
			qcom,tpda-atid = <0x43>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,cmb-elem-size = <0x1 0x40>;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2ae>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0xfd>;
						phandle = <0x106>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0xfe>;
						phandle = <0xc3>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0xff>;
						phandle = <0xc4>;
					};
				};
			};
		};

		funnel@880c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x880c000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2af>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x100>;
						phandle = <0x103>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x101>;
						phandle = <0xc6>;
					};
				};
			};
		};

		funnel@880d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x880d000 0x1000 0x880c000 0x1000>;
			reg-names = "funnel-base-dummy", "funnel-base-real";
			coresight-name = "coresight-funnel-modem1_dup";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			qcom,duplicate-funnel;
			phandle = <0x2b0>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x102>;
						phandle = <0x108>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x103>;
						phandle = <0x100>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x104>;
						phandle = <0xc7>;
					};
				};
			};
		};

		funnel@8804000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8804000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-modem0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b1>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x105>;
						phandle = <0x130>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x106>;
						phandle = <0xfd>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x107>;
						phandle = <0xc5>;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						remote-endpoint = <0x108>;
						phandle = <0x102>;
					};
				};
			};
		};

		funnel@8a5f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8a5f000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-ddr";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b2>;

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x109>;
						source = <0x10a>;
						phandle = <0x114>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x10b>;
						source = <0x10c>;
						phandle = <0x115>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@ {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x10d>;
						phandle = <0xcf>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x10e>;
						phandle = <0xd0>;
					};
				};
			};
		};

		tpda@8b67000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8b67000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-center";
			qcom,tpda-atid = <0x4e>;
			qcom,dsb-elem-size = <0x0 0x20 0x2 0x20 0xb 0x20>;
			qcom,cmb-elem-size = <0xc 0x20 0xe 0x20 0xf 0x20 0x1c 0x40>;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b3>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x10f>;
						phandle = <0x119>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x110>;
						phandle = <0xca>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x111>;
						phandle = <0xef>;
					};
				};

				port@11 {
					reg = <0xb>;

					endpoint {
						remote-endpoint = <0x112>;
						phandle = <0xf1>;
					};
				};

				port@12 {
					reg = <0xc>;

					endpoint {
						remote-endpoint = <0x113>;
						phandle = <0xf3>;
					};
				};

				port@14 {
					reg = <0xe>;

					endpoint {
						remote-endpoint = <0x114>;
						phandle = <0x109>;
					};
				};

				port@15 {
					reg = <0xf>;

					endpoint {
						remote-endpoint = <0x115>;
						phandle = <0x10b>;
					};
				};

				port@27 {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x116>;
						phandle = <0xc8>;
					};
				};

				port@28 {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x117>;
						phandle = <0xc9>;
					};
				};
			};
		};

		funnel@8b68000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8b68000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-center";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b4>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x118>;
						phandle = <0x131>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x119>;
						phandle = <0x10f>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x11a>;
						phandle = <0xf5>;
					};
				};
			};
		};

		tpda@8004000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb969>;
			reg = <0x8004000 0x1000>;
			reg-names = "tpda-base";
			coresight-name = "coresight-tpda-qdss";
			qcom,tpda-atid = <0x41>;
			qcom,cmb-elem-size = <0x17 0x20 0x18 0x20 0x19 0x20 0x1c 0x20 0x1d 0x20 0x1e 0x20 0x1f 0x40>;
			qcom,dsb-elem-size = <0x1a 0x20 0x1b 0x20 0x1f 0x20>;
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b5>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x11b>;
						phandle = <0x126>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@23 {
					reg = <0x17>;

					endpoint {
						remote-endpoint = <0x11c>;
						phandle = <0xd1>;
					};
				};

				port@24 {
					reg = <0x18>;

					endpoint {
						remote-endpoint = <0x11d>;
						phandle = <0xd2>;
					};
				};

				port@25 {
					reg = <0x19>;

					endpoint {
						remote-endpoint = <0x11e>;
						phandle = <0xd3>;
					};
				};

				port@26 {
					reg = <0x1a>;

					endpoint {
						remote-endpoint = <0x11f>;
						phandle = <0xd4>;
					};
				};

				port@27 {
					reg = <0x1b>;

					endpoint {
						remote-endpoint = <0x120>;
						phandle = <0xd5>;
					};
				};

				port@28 {
					reg = <0x1c>;

					endpoint {
						remote-endpoint = <0x121>;
						phandle = <0xd6>;
					};
				};

				port@29 {
					reg = <0x1d>;

					endpoint {
						remote-endpoint = <0x122>;
						phandle = <0xd7>;
					};
				};

				port@30 {
					reg = <0x1e>;

					endpoint {
						remote-endpoint = <0x123>;
						phandle = <0xd8>;
					};
				};

				port@31 {
					reg = <0x1f>;

					endpoint {
						remote-endpoint = <0x124>;
						phandle = <0xd9>;
					};
				};
			};
		};

		funnel@8005000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8005000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-qatb";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b6>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x125>;
						phandle = <0x12a>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x126>;
						phandle = <0x11b>;
					};
				};
			};
		};

		funnel@8041000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8041000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b7>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x127>;
						phandle = <0x133>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x128>;
						phandle = <0xed>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x129>;
						phandle = <0xbb>;
					};
				};

				port@6 {
					reg = <0x6>;

					endpoint {
						remote-endpoint = <0x12a>;
						phandle = <0x125>;
					};
				};

				port@7 {
					reg = <0x7>;

					endpoint {
						remote-endpoint = <0x12b>;
						phandle = <0xb1>;
					};
				};
			};
		};

		funnel@8042000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8042000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-in1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b8>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x12c>;
						phandle = <0x134>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x12d>;
						phandle = <0xfa>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x12e>;
						phandle = <0xeb>;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						remote-endpoint = <0x12f>;
						phandle = <0xe8>;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						remote-endpoint = <0x130>;
						phandle = <0x105>;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						remote-endpoint = <0x131>;
						phandle = <0x118>;
					};
				};
			};
		};

		funnel@8045000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb908>;
			reg = <0x8045000 0x1000>;
			reg-names = "funnel-base";
			coresight-name = "coresight-funnel-merg";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2b9>;

			out-ports {

				port {

					endpoint {
						remote-endpoint = <0x132>;
						phandle = <0x137>;
					};
				};
			};

			in-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x133>;
						phandle = <0x127>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						remote-endpoint = <0x134>;
						phandle = <0x12c>;
					};
				};
			};
		};

		tmc@8047000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x8047000 0x1000>;
			reg-names = "tmc-base";
			coresight-name = "coresight-tmc-etf";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			coresight-ctis = <0x135 0x136>;
			cti-reset-trig-num = <0x5>;
			cti-flush-trig-num = <0x1>;
			phandle = <0x2ba>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x137>;
						phandle = <0x132>;
					};
				};
			};

			out-ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port {

					endpoint {
						remote-endpoint = <0x138>;
						phandle = <0x139>;
					};
				};
			};
		};

		replicator@8046000 {
			compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
			reg = <0x8046000 0x1000>;
			reg-names = "replicator-base";
			coresight-name = "coresight-replicator-qdss";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2bb>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x139>;
						phandle = <0x138>;
					};
				};
			};

			out-ports {

				port@0 {
					reg = <0x0>;

					endpoint {
						remote-endpoint = <0x13a>;
						phandle = <0x13b>;
					};
				};
			};
		};

		tmc@8048000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb961>;
			reg = <0x8048000 0x1000 0x8064000 0x15000>;
			reg-names = "tmc-base", "bam-base";
			coresight-name = "coresight-tmc-etr";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			iommus = <0x86 0x500 0x0 0x86 0x4e0 0x0>;
			qcom,iommu-dma = "bypass";
			qcom,iommu-dma-addr-pool = <0x0 0xffc00000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			arm,buffer-size = <0x400000>;
			arm,scatter-gather;
			qcom,sw-usb;
			coresight-ctis = <0x135 0x136>;
			cti-reset-trig-num = <0x5>;
			cti-flush-trig-num = <0x3>;
			coresight-csr = <0xb0>;
			interrupts = <0x0 0x1ad 0x1>;
			interrupt-names = "byte-cntr-irq";
			phandle = <0x2bc>;

			in-ports {

				port {

					endpoint {
						remote-endpoint = <0x13b>;
						phandle = <0x13a>;
					};
				};
			};
		};

		cti@8b31000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b31000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2bd>;
		};

		cti@8b32000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b32000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2be>;
		};

		cti@8b33000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b33000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti2";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2bf>;
		};

		cti@8b34000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b34000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-dlct_cti3";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c0>;
		};

		cti@8010000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8010000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x135>;
		};

		cti@8011000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8011000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c1>;
		};

		cti@8012000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8012000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti2";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c2>;
		};

		cti@8013000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8013000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti3";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c3>;
		};

		cti@8014000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8014000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti4";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c4>;
		};

		cti@8015000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8015000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti5";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c5>;
		};

		cti@8016000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8016000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti6";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x136>;
		};

		cti@8017000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8017000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti7";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c6>;
		};

		cti@8018000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8018000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti8";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c7>;
		};

		cti@8019000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8019000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti9";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c8>;
		};

		cti@801a000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801a000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti10";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2c9>;
		};

		cti@801b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti11";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2ca>;
		};

		cti@801c000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801c000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti12";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2cb>;
		};

		cti@801d000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801d000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti13";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2cc>;
		};

		cti@801e000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801e000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti14";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2cd>;
		};

		cti@801f000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x801f000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti15";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2ce>;
		};

		cti@8b40000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8b40000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-cortex_m3";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2cf>;
		};

		cti@98e0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x98e0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti0";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d0>;
		};

		cti@98f0000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x98f0000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d1>;
		};

		cti@9900000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x9900000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-apss_cti2";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d2>;
		};

		cti@89a4000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x89a4000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss_cti0";
			status = "disabled";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d3>;
		};

		cti@89a5000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x89a5000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-wcss_cti1";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d4>;
		};

		cti@89a6000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x89a6000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-wcss_cti2";
			clocks = <0x5e 0x8>;
			status = "disabled";
			clock-names = "apb_pclk";
			phandle = <0x2d5>;
		};

		cti@8a21000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8a21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d6>;
		};

		cti@8a2b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8a2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
			coresight-name = "coresight-cti-lpass_q6_cti";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d7>;
		};

		cti@886b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x886b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-turing_q6_cti";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d8>;
		};

		cti@880b000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x880b000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss_q6_cti";
			status = "disabled";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2d9>;
		};

		cti@8813000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8813000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mss_vq6_cti";
			status = "disabled";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2da>;
		};

		cti@8941000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8941000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			status = "disabled";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2db>;
		};

		cti@8942000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8942000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			status = "disabled";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2dc>;
		};

		cti@8a02000 {
			compatible = "arm,primecell";
			arm,primecell-periphid = <0xbb966>;
			reg = <0x8a02000 0x1000>;
			reg-names = "cti-base";
			coresight-name = "coresight-cti-mapss_cti";
			clocks = <0x5e 0x8>;
			clock-names = "apb_pclk";
			phandle = <0x2dd>;
		};

		qcom,lpm-levels {
			compatible = "qcom,lpm-levels";
			reg = <0xfd91060 0x20 0xfd92060 0x20>;
			reg-names = "pwr", "perf";
			#address-cells = <0x1>;
			#size-cells = <0x0>;

			qcom,pm-cluster@0 {
				reg = <0x0>;
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				idle-state-name = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-shift = <0x4>;
				qcom,psci-mode-mask = <0xfff>;

				qcom,pm-cluster-level@0 {
					reg = <0x0>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-wfi";
					entry-latency-us = <0x294>;
					exit-latency-us = <0x258>;
					min-residency-us = <0x4ec>;
					arm,psci-suspend-param = <0x10>;
					qcom,psci-mode = <0x1>;
					phandle = <0x2de>;
				};

				qcom,pm-cluster-level@1 {
					reg = <0x1>;
					compatible = "arm,idle-state";
					idle-state-name = "l3-pc";
					entry-latency-us = <0xac0>;
					exit-latency-us = <0xbe8>;
					min-residency-us = <0x17e6>;
					arm,psci-suspend-param = <0x40>;
					qcom,psci-mode = <0x4>;
					qcom,notify-rpm;
					qcom,min-child-idx = <0x2>;
					qcom,is-reset;
					phandle = <0x2df>;
				};

				qcom,pm-cpu@0 {
					reg = <0x0>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					label = "pwr";
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,disable-ipi-prediction;
					qcom,cpu = <0x10 0x11 0x12 0x13 0x14 0x15>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						compatible = "arm,idle-state";
						idle-state-name = "wfi";
						entry-latency-us = <0x3d>;
						exit-latency-us = <0x3c>;
						min-residency-us = <0x79>;
						arm,psci-suspend-param = <0x1>;
						qcom,psci-cpu-mode = <0x1>;
						phandle = <0x2e0>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						compatible = "arm,idle-state";
						idle-state-name = "pc";
						entry-latency-us = <0x225>;
						exit-latency-us = <0x385>;
						min-residency-us = <0x6ee>;
						qcom,psci-cpu-mode = <0x3>;
						arm,psci-suspend-param = <0x40000003>;
						local-timer-stop;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x2>;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x2be>;
						exit-latency-us = <0x393>;
						min-residency-us = <0xfa1>;
						qcom,psci-cpu-mode = <0x4>;
						arm,psci-suspend-param = <0x40000004>;
						local-timer-stop;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0x3>;
					};
				};

				qcom,pm-cpu@1 {
					reg = <0x1>;
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,psci-mode-shift = <0x0>;
					qcom,psci-mode-mask = <0xf>;
					label = "perf";
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;
					qcom,ref-premature-cnt = <0x3>;
					qcom,cpu = <0x16 0x17>;

					qcom,pm-cpu-level@0 {
						reg = <0x0>;
						idle-state-name = "wfi";
						compatible = "arm,idle-state";
						entry-latency-us = <0x37>;
						exit-latency-us = <0x42>;
						min-residency-us = <0x79>;
						qcom,psci-cpu-mode = <0x1>;
						arm,psci-suspend-param = <0x1>;
						phandle = <0x2e1>;
					};

					qcom,pm-cpu-level@1 {
						reg = <0x1>;
						compatible = "arm,idle-state";
						idle-state-name = "pc";
						entry-latency-us = <0x20b>;
						exit-latency-us = <0x4dc>;
						min-residency-us = <0x89f>;
						arm,psci-suspend-param = <0x40000003>;
						local-timer-stop;
						qcom,psci-cpu-mode = <0x3>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0xc>;
					};

					qcom,pm-cpu-level@2 {
						reg = <0x2>;
						compatible = "arm,idle-state";
						idle-state-name = "rail-pc";
						entry-latency-us = <0x20e>;
						exit-latency-us = <0x73e>;
						min-residency-us = <0x15b3>;
						arm,psci-suspend-param = <0x40000004>;
						local-timer-stop;
						qcom,psci-cpu-mode = <0x4>;
						qcom,is-reset;
						qcom,use-broadcast-timer;
						phandle = <0xd>;
					};
				};
			};
		};

		soc-sleep-stats@4690000 {
			compatible = "qcom,rpm-sleep-stats";
			reg = <0x4690000 0x400>;
			phandle = <0x2e2>;
		};

		rpmh-master-stats {
			compatible = "qcom,rpmh-master-stats-v1";
		};

		subsystem-sleep-stats {
			compatible = "qcom,subsystem-sleep-stats";
		};

		qcom,rpm-master-stats@45f0150 {
			compatible = "qcom,rpm-master-stats";
			reg = <0x45f0150 0x5000>;
			qcom,masters = "APSS", "MPSS", "ADSP", "CDSP", "TZ";
			qcom,master-stats-version = <0x2>;
			qcom,master-offset = <0x1000>;
		};

		qcom,vidc@5a00000 {
			compatible = "qcom,msm-vidc", "qcom,holi-vidc";
			status = "ok";
			reg = <0x5a00000 0x200000>;
			interrupts = <0x0 0xe1 0x4>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			venus-supply = <0x81>;
			venus-core0-supply = <0x13c>;
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			clocks = <0x5f 0xba 0x5f 0xb5 0x5f 0xb4 0x5f 0xb8 0x5f 0xb2 0x5f 0xb7>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk", "throttle_clk";
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0 0x0>;
			qcom,allowed-clock-rates = <0x7ed6b40 0xe4e1c00 0x11e1a300 0x16e36000>;
			interconnect-names = "venus-cnoc", "venus-ddr";
			interconnects = <0x57 0x0 0x88 0x22c 0x82 0xf 0x57 0x200>;
			qcom,bus-range-kbps = <0x3e8 0x3e8 0x3e8 0x632ea0>;
			qcom,cx-ipeak-data = <0x13d 0x6>;
			qcom,clock-freq-threshold = <0x11e1a300>;
			phandle = <0x2e3>;

			non_secure_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_ns";
				iommus = <0x86 0xc60 0x0 0x86 0xc80 0x0>;
				qcom,iommu-dma-addr-pool = <0x70800000 0x6f800000>;
				qcom,iommu-faults = "non-fatal";
				buffer-types = <0xfff>;
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_bitstream";
				iommus = <0x86 0xc61 0x4>;
				qcom,iommu-dma-addr-pool = <0x4b000000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0x9>;
				buffer-types = <0x241>;
				virtual-addr-pool = <0x4b000000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_pixel";
				iommus = <0x86 0xc63 0x0>;
				qcom,iommu-dma-addr-pool = <0x25800000 0x25800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				buffer-types = <0x106>;
				virtual-addr-pool = <0x25800000 0x25800000>;
				qcom,secure-context-bank;
			};

			secure_non_pixel_cb {
				compatible = "qcom,msm-vidc,context-bank";
				label = "venus_sec_non_pixel";
				iommus = <0x86 0xc04 0xe0>;
				qcom,iommu-dma-addr-pool = <0x1000000 0x24800000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xb>;
				buffer-types = <0x480>;
				virtual-addr-pool = <0x1000000 0x24800000>;
				qcom,secure-context-bank;
			};
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,csiphy0 {
			cell-index = <0x0>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			reg = <0x5c52000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x52000>;
			interrupts = <0x0 0x48 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x13e>;
			mipi-csi-vdd1-supply = <0x13f>;
			mipi-csi-vdd2-supply = <0x140>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x100590 0x13d620>;
			rgltr-load-current = <0x0 0x3f48 0x2328>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clocks = <0x5f 0x4c 0x5f 0x21 0x5f 0x26 0x5f 0x25>;
			clock-names = "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			src-clock-name = "csi0phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x2e4>;
		};

		qcom,csiphy1 {
			cell-index = <0x1>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			reg = <0x5c54000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x54000>;
			interrupts = <0x0 0x49 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x13e>;
			mipi-csi-vdd1-supply = <0x13f>;
			mipi-csi-vdd2-supply = <0x140>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x100590 0x13d620>;
			rgltr-load-current = <0x0 0x3f48 0x2328>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clocks = <0x5f 0x4c 0x5f 0x22 0x5f 0x28 0x5f 0x27>;
			clock-names = "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			src-clock-name = "csi1phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x2e5>;
		};

		qcom,csiphy2 {
			cell-index = <0x2>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			reg = <0x5c56000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x56000>;
			interrupts = <0x0 0x4a 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x13e>;
			mipi-csi-vdd1-supply = <0x13f>;
			mipi-csi-vdd2-supply = <0x140>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x100590 0x13d620>;
			rgltr-load-current = <0x0 0x3f48 0x2328>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clocks = <0x5f 0x4c 0x5f 0x23 0x5f 0x2a 0x5f 0x29>;
			clock-names = "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			src-clock-name = "csi2phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x2e6>;
		};

		qcom,csiphy3 {
			cell-index = <0x3>;
			compatible = "qcom,csiphy-v1.2.1", "qcom,csiphy";
			reg = <0x5c58000 0x2000>;
			reg-names = "csiphy";
			reg-cam-base = <0x58000>;
			interrupts = <0x0 0x138 0x1>;
			interrupt-names = "csiphy";
			regulator-names = "gdscr", "mipi-csi-vdd1", "mipi-csi-vdd2";
			gdscr-supply = <0x13e>;
			mipi-csi-vdd1-supply = <0x13f>;
			mipi-csi-vdd2-supply = <0x140>;
			rgltr-cntrl-support;
			rgltr-min-voltage = <0x0 0xd6d80 0x124f80>;
			rgltr-max-voltage = <0x0 0x100590 0x13d620>;
			rgltr-load-current = <0x0 0x3f48 0x2328>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clocks = <0x5f 0x4c 0x5f 0x24 0x5f 0x2c 0x5f 0x2b>;
			clock-names = "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			src-clock-name = "csi3phytimer_clk_src";
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-rates = <0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0 0x16e36000 0x0 0x11e1a300 0x0>;
			status = "ok";
			phandle = <0x2e7>;
		};

		qcom,cci0 {
			cell-index = <0x0>;
			compatible = "qcom,cci", "simple-bus";
			reg = <0x5c1b000 0x1000>;
			reg-names = "cci";
			reg-cam-base = <0x1b000>;
			interrupt-names = "cci";
			interrupts = <0x0 0xce 0x1>;
			status = "ok";
			gdscr-supply = <0x13e>;
			regulator-names = "gdscr";
			clocks = <0x5f 0x1d 0x5f 0x1e>;
			clock-names = "cci_0_clk", "cci_0_clk_src";
			src-clock-name = "cci_0_clk_src";
			clock-cntl-level = "svs";
			clock-rates = <0x0 0x23c3460>;
			pinctrl-names = "cam_default", "cam_suspend";
			pinctrl-0 = <0x141 0x142>;
			pinctrl-1 = <0x143 0x144>;
			gpios = <0x89 0x27 0x0 0x89 0x28 0x0 0x89 0x29 0x0 0x89 0x2a 0x0>;
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			phandle = <0x2e8>;

			qcom,i2c_standard_mode {
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-tsu-sto = <0xcc>;
				hw-tsu-sta = <0xe7>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-tbuf = <0xe3>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x2e9>;
			};

			qcom,i2c_fast_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x2ea>;
			};

			qcom,i2c_custom_mode {
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-tsu-sto = <0x28>;
				hw-tsu-sta = <0x28>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-tbuf = <0x3e>;
				hw-scl-stretch-en = <0x1>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x2eb>;
			};

			qcom,i2c_fast_plus_mode {
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-tsu-sto = <0x11>;
				hw-tsu-sta = <0x12>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-tbuf = <0x18>;
				hw-scl-stretch-en = <0x0>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				cci-clk-src = <0x23c3460>;
				status = "ok";
				phandle = <0x2ec>;
			};
		};

		qcom,cam-sync {
			compatible = "qcom,cam-sync";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu", "simple-bus";
			status = "ok";

			msm_cam_smmu_tfe {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x86 0x800 0x0>;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				cam-smmu-label = "tfe";

				iova-mem-map {
					phandle = <0x2ed>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ope {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x86 0xc20 0x0 0x86 0xc40 0x0>;
				multiple-client-devices;
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;
				cam-smmu-label = "ope", "ope-cdm";

				iova-mem-map {
					phandle = <0x2ee>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x86 0xc00 0x0>;
				cam-smmu-label = "cpas-cdm";
				qcom,iommu-dma-addr-pool = <0x7400000 0xd8c00000>;

				iova-mem-map {
					phandle = <0x2ef>;

					iova-mem-region-io {
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						iova-region-len = <0xd8c00000>;
						iova-region-id = <0x3>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				cam-smmu-label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,cam-cpas@5c11000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas";
			label = "cpas";
			arch-compat = "cpas_top";
			status = "ok";
			reg-names = "cam_cpas_top", "cam_camnoc";
			reg = <0x5c11000 0x1000 0x5c13000 0x5800>;
			reg-cam-base = <0x11000 0x13000>;
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0xa1 0x1>;
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			regulator-names = "camss-vdd";
			camss-vdd-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "gcc_camss_ahb_clk", "gcc_camss_top_ahb_clk", "gcc_camss_top_ahb_clk_src", "gcc_camss_axi_clk", "gcc_camss_axi_clk_src", "gcc_camss_nrt_axi_clk", "gcc_camss_rt_axi_clk";
			clocks = <0x5f 0x17 0x5f 0x4d 0x5f 0x4e 0x5f 0x19 0x5f 0x1a 0x5f 0x37 0x5f 0x3c>;
			src-clock-name = "gcc_camss_axi_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x124f800 0x0 0x124f800 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x8f0d180 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0xe4e1c00 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x11e1a300 0x0 0x0>;
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			control-camnoc-axi-clk;
			camnoc-bus-width = <0x20>;
			camnoc-axi-clk-bw-margin-perc = <0x14>;
			interconnect-names = "cam_ahb";
			interconnects = <0x57 0x0 0x88 0x209>;
			cam-ahb-num-cases = <0x7>;
			cam-ahb-bw-KBps = <0x0 0x0 0x0 0x208d5 0x0 0x249f0 0x0 0x249f0 0x0 0x493e0 0x0 0x493e0 0x0 0x493e0>;
			vdd-corners = <0x0 0x10 0x20 0x30 0x40 0x80 0xc0 0x100 0x140 0x180 0x1a0 0x200>;
			vdd-corner-ahb-mapping = "suspend", "lowsvs", "lowsvs", "lowsvs", "lowsvs", "svs", "svs_l1", "svs_l1", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "cci0", "cci1", "csid0", "csid1", "csid2", "tfe0", "tfe1", "tfe2", "ope0", "cam-cdm-intf0", "cpas-cdm0", "ope-cdm0", "tpg0", "tpg1";

			camera-bus-nodes {

				level2-nodes {
					level-index = <0x2>;

					level2-rt0-rd-wr-sum {
						cell-index = <0x0>;
						node-name = "level2-rt0-rd-wr-sum";
						traffic-merge-type = <0x0>;
						ib-bw-voting-needed;
						phandle = <0x145>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_hf_0";
							interconnects = <0xad 0xd 0x57 0x200>;
						};
					};

					level2-nrt0-rd-wr-sum {
						cell-index = <0x1>;
						node-name = "level2-nrt0-rd-wr-sum";
						traffic-merge-type = <0x0>;
						phandle = <0x146>;

						qcom,axi-port-mnoc {
							interconnect-names = "cam_sf_0";
							interconnects = <0x82 0xc 0x57 0x200>;
						};
					};
				};

				level1-nodes {
					level-index = <0x1>;
					camnoc-max-needed;

					level1-rt0-wr {
						cell-index = <0x2>;
						node-name = "level1-rt0-wr";
						parent-node = <0x145>;
						traffic-merge-type = <0x1>;
						phandle = <0x148>;
					};

					level1-nrt0-rd-wr {
						cell-index = <0x3>;
						node-name = "level1-nrt0-rd-wr";
						parent-node = <0x146>;
						traffic-merge-type = <0x1>;
						phandle = <0x147>;
					};
				};

				level0-nodes {
					level-index = <0x0>;

					ope0-all-wr {
						cell-index = <0x4>;
						node-name = "ope0-all-wr";
						client-name = "ope0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x42 0x43 0x44>;
						parent-node = <0x147>;
						phandle = <0x2f0>;
					};

					ope0-all-rd {
						cell-index = <0x5>;
						node-name = "ope0-all-rd";
						client-name = "ope0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						constituent-paths = <0x40 0x41>;
						parent-node = <0x147>;
						phandle = <0x2f1>;
					};

					tfe0-all-wr {
						cell-index = <0x6>;
						node-name = "tfe0-all-wr";
						client-name = "tfe0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						parent-node = <0x148>;
						phandle = <0x2f2>;
					};

					tfe1-all-wr {
						cell-index = <0x7>;
						node-name = "tfe1-all-wr";
						client-name = "tfe1";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						parent-node = <0x148>;
						phandle = <0x2f3>;
					};

					tfe2-all-wr {
						cell-index = <0x8>;
						node-name = "tfe2-all-wr";
						client-name = "tfe2";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x1>;
						constituent-paths = <0x4 0x5 0x6 0x7 0x1 0x2 0x3>;
						parent-node = <0x148>;
						phandle = <0x2f4>;
					};

					cpas-cdm0-all-rd {
						cell-index = <0x9>;
						node-name = "cpas-cdm0-all-rd";
						client-name = "cpas-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0x147>;
						phandle = <0x2f5>;
					};

					ope-cdm0-all-rd {
						cell-index = <0xa>;
						node-name = "ope-cdm0-all-rd";
						client-name = "ope-cdm0";
						traffic-data = <0x100>;
						traffic-transaction-type = <0x0>;
						parent-node = <0x147>;
						phandle = <0x2f6>;
					};
				};
			};
		};

		qcom,cam-cdm-intf {
			compatible = "qcom,cam-cdm-intf";
			cell-index = <0x0>;
			label = "cam-cdm-intf";
			num-hw-cdm = <0x2>;
			cdm-client-names = "vfe";
			status = "ok";
		};

		qcom,cpas-cdm0@5c23000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-cpas-cdm2_1";
			label = "cpas-cdm";
			reg = <0x5c23000 0x400>;
			reg-names = "cpas-cdm0";
			reg-cam-base = <0x23000>;
			interrupts = <0x0 0xcf 0x1>;
			interrupt-names = "cpas-cdm0";
			regulator-names = "camss";
			camss-supply = <0x13e>;
			clock-names = "cam_cc_cpas_top_ahb_clk";
			clocks = <0x5f 0x4d>;
			clock-rates = <0x0>;
			clock-cntl-level = "svs";
			cdm-priority-group = <0x3>;
			cdm-client-names = "tfe0", "tfe1", "tfe2";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			status = "ok";
			phandle = <0x2f7>;
		};

		qcom,ope-cdm0@5c42000 {
			cell-index = <0x0>;
			compatible = "qcom,cam-ope-cdm2_1";
			label = "ope-cdm";
			reg = <0x5c42000 0x400>;
			reg-names = "ope-cdm0";
			reg-cam-base = <0x42000>;
			interrupts = <0x0 0xd0 0x1>;
			interrupt-names = "ope-cdm0";
			regulator-names = "camss";
			camss-supply = <0x13e>;
			clock-names = "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clocks = <0x5f 0x38 0x5f 0x3b 0x5f 0x3a>;
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "turbo";
			cdm-client-names = "ope";
			config-fifo;
			fifo-depths = <0x40 0x40 0x40 0x40>;
			status = "ok";
			phandle = <0x2f8>;
		};

		qcom,cam-isp {
			compatible = "qcom,cam-isp";
			arch-compat = "tfe";
			status = "ok";
		};

		qcom,tfe_csid0@5c6e000 {
			cell-index = <0x0>;
			compatible = "qcom,csid530";
			reg-names = "csid", "top", "camnoc";
			reg = <0x5c6e000 0x1000 0x5c11000 0x1000 0x5c13000 0x5800>;
			reg-cam-base = <0x6e000 0x11000 0x13000>;
			interrupt-names = "csid0";
			interrupts = <0x0 0xd2 0x1>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clocks = <0x5f 0x41 0x5f 0x40 0x5f 0x4c 0x5f 0x3f 0x5f 0x3e 0x5f 0x3d>;
			clock-rates = <0xfe38ea5 0x0 0x0 0x0 0x11e1a300 0x0 0x196a5900 0x0 0x0 0x0 0x1b774000 0x0 0x1bce39a0 0x0 0x0 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_csid_clk_src";
			clock-control-debugfs = "true";
			ppi-enable;
			status = "ok";
			phandle = <0x2f9>;
		};

		qcom,tfe0@5c6e000 {
			cell-index = <0x0>;
			compatible = "qcom,tfe530";
			reg-names = "tfe0";
			reg = <0x5c6e000 0x5000>;
			reg-cam-base = <0x6e000>;
			interrupt-names = "tfe0";
			interrupts = <0x0 0xd3 0x1>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "tfe_clk_src", "tfe_clk";
			clocks = <0x5f 0x3e 0x5f 0x3d>;
			clock-rates = <0x11e1a300 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x4>;
			status = "ok";
			phandle = <0x2fa>;
		};

		qcom,tfe_csid1@5c75000 {
			cell-index = <0x1>;
			compatible = "qcom,csid530";
			reg-names = "csid", "top", "camnoc";
			reg = <0x5c75000 0x1000 0x5c11000 0x1000 0x5c13000 0x5800>;
			reg-cam-base = <0x75000 0x11000 0x13000>;
			interrupt-names = "csid1";
			interrupts = <0x0 0xd4 0x1>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clocks = <0x5f 0x46 0x5f 0x45 0x5f 0x4c 0x5f 0x44 0x5f 0x43 0x5f 0x42>;
			clock-rates = <0xfe38ea5 0x0 0x0 0x0 0x11e1a300 0x0 0x196a5900 0x0 0x0 0x0 0x1b774000 0x0 0x1bce39a0 0x0 0x0 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_csid_clk_src";
			clock-control-debugfs = "true";
			ppi-enable;
			status = "ok";
			phandle = <0x2fb>;
		};

		qcom,tfe1@5c75000 {
			cell-index = <0x1>;
			compatible = "qcom,tfe530";
			reg-names = "tfe1";
			reg = <0x5c75000 0x5000>;
			reg-cam-base = <0x75000>;
			interrupt-names = "tfe1";
			interrupts = <0x0 0xd5 0x1>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "tfe_clk_src", "tfe_clk";
			clocks = <0x5f 0x43 0x5f 0x42>;
			clock-rates = <0x11e1a300 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x5>;
			status = "ok";
			phandle = <0x2fc>;
		};

		qcom,tfe_csid2@5c7c000 {
			cell-index = <0x2>;
			compatible = "qcom,csid530";
			reg-names = "csid", "top", "camnoc";
			reg = <0x5c7c000 0x1000 0x5c11000 0x1000 0x5c13000 0x5800>;
			reg-cam-base = <0x7c000 0x11000 0x13000>;
			interrupt-names = "csid2";
			interrupts = <0x0 0x4d 0x1>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "tfe_csid_clk_src", "tfe_csid_clk", "cphy_rx_clk_src", "tfe_cphy_rx_clk", "tfe_clk_src", "tfe_clk";
			clocks = <0x5f 0x4b 0x5f 0x4a 0x5f 0x4c 0x5f 0x49 0x5f 0x48 0x5f 0x47>;
			clock-rates = <0xfe38ea5 0x0 0x0 0x0 0x11e1a300 0x0 0x196a5900 0x0 0x0 0x0 0x1b774000 0x0 0x1bce39a0 0x0 0x0 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_csid_clk_src";
			clock-control-debugfs = "true";
			ppi-enable;
			status = "ok";
			phandle = <0x2fd>;
		};

		qcom,tfe2@5c7c000 {
			cell-index = <0x2>;
			compatible = "qcom,tfe530";
			reg-names = "tfe2";
			reg = <0x5c7c000 0x5000>;
			reg-cam-base = <0x7c000>;
			interrupt-names = "tfe2";
			interrupts = <0x0 0x4e 0x1>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "tfe_clk_src", "tfe_clk";
			clocks = <0x5f 0x48 0x5f 0x47>;
			clock-rates = <0x11e1a300 0x0 0x1b774000 0x0 0x22551000 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "tfe_clk_src";
			clock-control-debugfs = "true";
			cam_hw_pid = <0x6>;
			status = "ok";
			phandle = <0x2fe>;
		};

		qcom,ppi0@5cb3000 {
			cell-index = <0x0>;
			compatible = "qcom,ppi100";
			reg-names = "ppi0";
			reg = <0x5cb3000 0x200>;
			reg-cam-base = <0xb3000>;
			interrupt-names = "ppi0";
			interrupts = <0x0 0xd7 0x1>;
			clocks = <0x5f 0x21>;
			clock-names = "gcc_camss_cphy_0_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x0>;
			status = "ok";
			phandle = <0x2ff>;
		};

		qcom,ppi1@5cb3200 {
			cell-index = <0x1>;
			compatible = "qcom,ppi100";
			reg-names = "ppi1";
			reg = <0x5cb3200 0x200>;
			reg-cam-base = <0xb3200>;
			interrupt-names = "ppi1";
			interrupts = <0x0 0xd8 0x1>;
			clocks = <0x5f 0x22>;
			clock-names = "gcc_camss_cphy_1_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x0>;
			status = "ok";
			phandle = <0x300>;
		};

		qcom,ppi2@5cb3400 {
			cell-index = <0x2>;
			compatible = "qcom,ppi100";
			reg-names = "ppi2";
			reg = <0x5cb3400 0x200>;
			reg-cam-base = <0xb3400>;
			interrupt-names = "ppi2";
			interrupts = <0x0 0xd9 0x1>;
			clocks = <0x5f 0x23>;
			clock-names = "gcc_camss_cphy_2_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x0>;
			status = "ok";
			phandle = <0x301>;
		};

		qcom,ppi3@5cb3600 {
			cell-index = <0x3>;
			compatible = "qcom,ppi100";
			reg-names = "ppi3";
			reg = <0x5cb3600 0x200>;
			reg-cam-base = <0xb3600>;
			interrupt-names = "ppi3";
			interrupts = <0x0 0xda 0x1>;
			clocks = <0x5f 0x24>;
			clock-names = "gcc_camss_cphy_3_clk";
			clock-cntl-level = "svs";
			clock-rates = <0x0>;
			status = "ok";
			phandle = <0x302>;
		};

		qcom,tpg0@5c66000 {
			cell-index = <0x0>;
			compatible = "qcom,tpg101";
			reg-names = "tpg0", "top";
			reg = <0x5c66000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x66000 0x11000>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			clock-names = "cphy_rx_clk_src", "tfe_0_cphy_rx_clk", "gcc_camss_cphy_0_clk";
			clocks = <0x5f 0x4c 0x5f 0x3f 0x5f 0x21>;
			clock-rates = <0xf424000 0x0 0x0 0x16e36000 0x0 0x0 0x16e36000 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "cphy_rx_clk_src";
			clock-control-debugfs = "false";
			status = "ok";
			phandle = <0x303>;
		};

		qcom,tpg0@5c68000 {
			cell-index = <0x1>;
			compatible = "qcom,tpg101";
			reg-names = "tpg1", "top";
			reg = <0x5c68000 0x400 0x5c11000 0x1000>;
			reg-cam-base = <0x68000 0x11000>;
			regulator-names = "camss";
			camss-supply = <0x13e>;
			clock-names = "cphy_rx_clk_src", "tfe_1_cphy_rx_clk", "gcc_camss_cphy_1_clk";
			clocks = <0x5f 0x4c 0x5f 0x44 0x5f 0x22>;
			clock-rates = <0xf424000 0x0 0x0 0x16e36000 0x0 0x0 0x16e36000 0x0 0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			src-clock-name = "cphy_rx_clk_src";
			clock-control-debugfs = "false";
			status = "ok";
			phandle = <0x304>;
		};

		qcom,cam-ope {
			compatible = "qcom,cam-ope";
			compat-hw-name = "qcom,ope";
			num-ope = <0x1>;
			status = "ok";
		};

		qcom,ope@0x5c42000 {
			cell-index = <0x0>;
			compatible = "qcom,ope";
			reg = <0x5c42000 0x400 0x5c42400 0x200 0x5c42600 0x200 0x5c42800 0x4400 0x5c46c00 0x190 0x5c46d90 0xa00>;
			reg-names = "ope_cdm", "ope_top", "ope_qos", "ope_pp", "ope_bus_rd", "ope_bus_wr";
			reg-cam-base = <0x42000 0x42400 0x42600 0x42800 0x46c00 0x46d90>;
			interrupts = <0x0 0xd1 0x1>;
			interrupt-names = "ope";
			regulator-names = "camss";
			camss-supply = <0x13e>;
			qcom,cam-cx-ipeak = <0x13d 0x8>;
			clock-names = "ope_ahb_clk_src", "ope_ahb_clk", "ope_clk_src", "ope_clk";
			clocks = <0x5f 0x39 0x5f 0x38 0x5f 0x3b 0x5f 0x3a>;
			clock-rates = <0xa37cadb 0x0 0xbebc200 0x0 0xa37cadb 0x0 0xfe3fe40 0x0 0xe4e1c00 0x0 0x1c9c3800 0x0 0xe4e1c00 0x0 0x22921900 0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			src-clock-name = "ope_clk_src";
			clock-control-debugfs = "true";
			status = "ok";
			phandle = <0x305>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			modem {
				qcom,instance-id = <0x0>;

				modem_pa {
					qcom,qmi-dev-name = "pa";
					#cooling-cells = <0x2>;
					phandle = <0x4c>;
				};

				modem_pa_fr1 {
					qcom,qmi-dev-name = "pa_fr1";
					#cooling-cells = <0x2>;
					phandle = <0x306>;
				};

				modem_tj {
					qcom,qmi-dev-name = "modem";
					#cooling-cells = <0x2>;
					phandle = <0x28>;
				};

				modem_bw_backoff {
					qcom,qmi-dev-name = "modem_bw_backoff";
					#cooling-cells = <0x2>;
					phandle = <0x307>;
				};

				modem_current {
					qcom,qmi-dev-name = "modem_current";
					#cooling-cells = <0x2>;
					phandle = <0x308>;
				};

				modem_skin {
					qcom,qmi-dev-name = "modem_skin";
					#cooling-cells = <0x2>;
					phandle = <0x309>;
				};

				modem_mmw_skin0 {
					qcom,qmi-dev-name = "mmw_skin0";
					#cooling-cells = <0x2>;
					phandle = <0x1b>;
				};

				modem_mmw_skin1 {
					qcom,qmi-dev-name = "mmw_skin1";
					#cooling-cells = <0x2>;
					phandle = <0x1f>;
				};

				modem_mmw_skin2 {
					qcom,qmi-dev-name = "mmw_skin2";
					#cooling-cells = <0x2>;
					phandle = <0x23>;
				};

				modem_mmw_skin3 {
					qcom,qmi-dev-name = "mmw_skin3";
					#cooling-cells = <0x2>;
					phandle = <0x30a>;
				};

				modem_mmw0 {
					qcom,qmi-dev-name = "mmw0";
					#cooling-cells = <0x2>;
					phandle = <0x30b>;
				};

				modem_mmw1 {
					qcom,qmi-dev-name = "mmw1";
					#cooling-cells = <0x2>;
					phandle = <0x30c>;
				};

				modem_mmw2 {
					qcom,qmi-dev-name = "mmw2";
					#cooling-cells = <0x2>;
					phandle = <0x30d>;
				};

				modem_mmw3 {
					qcom,qmi-dev-name = "mmw3";
					#cooling-cells = <0x2>;
					phandle = <0x30e>;
				};

				modem_bcl {
					qcom,qmi-dev-name = "vbatt_low";
					#cooling-cells = <0x2>;
					phandle = <0x30f>;
				};

				modem_charge_state {
					qcom,qmi-dev-name = "charge_state";
					#cooling-cells = <0x2>;
					phandle = <0x310>;
				};

				modem_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x53>;
				};

				modem_wlan {
					qcom,qmi-dev-name = "wlan";
					#cooling-cells = <0x2>;
					phandle = <0x311>;
				};

				modem_wlan_bw {
					qcom,qmi-dev-name = "wlan_bw";
					#cooling-cells = <0x2>;
					phandle = <0x312>;
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					qcom,qmi-dev-name = "cdsp_sw";
					#cooling-cells = <0x2>;
					phandle = <0x4a>;
				};

				cdsp_hw {
					qcom,qmi-dev-name = "cdsp_hw";
					#cooling-cells = <0x2>;
					phandle = <0x313>;
				};
			};

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					qcom,qmi-dev-name = "cpuv_restriction_cold";
					#cooling-cells = <0x2>;
					phandle = <0x52>;
				};
			};
		};

		qmi-ts-sensors {
			compatible = "qcom,qmi-sensors";
			#thermal-sensor-cells = <0x1>;
			phandle = <0x19>;

			modem {
				qcom,instance-id = <0x0>;
				qcom,qmi-sensor-names = "pa", "pa_1", "qfe_wtr0", "modem_tsens", "qfe_mmw0", "qfe_mmw1", "qfe_mmw2", "qfe_mmw3", "xo_therm", "qfe_mmw_streamer0", "qfe_mmw0_mod", "qfe_mmw1_mod", "qfe_mmw2_mod", "qfe_mmw3_mod", "qfe_ret_pa0", "qfe_wtr_pa0", "qfe_wtr_pa1", "qfe_wtr_pa2", "qfe_wtr_pa3", "modem_tsens1", "beamer_n_therm", "beamer_e_therm", "beamer_w_therm", "qfe_ret_pa0_fr1", "qfe_wtr_pa0_fr1", "mmw_pa1", "mmw_pa2", "mmw_pa3", "qfe_wtr0_fr1";
			};
		};

		tsens@4410000 {
			compatible = "qcom,tsens26xx";
			reg = <0x4410000 0x20 0x4411000 0x140>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts-extended = <0x1 0x0 0x113 0x4 0x1 0x0 0xbe 0x4 0x18 0x59 0x1>;
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			tsens-reinit-wa;
			0C-sensor-num = <0x10>;
			#thermal-sensor-cells = <0x1>;
			phandle = <0x34>;
		};

		tsens@4412000 {
			compatible = "qcom,tsens26xx";
			reg = <0x4412000 0x20 0x4413000 0x140>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			interrupts-extended = <0x1 0x0 0x125 0x4 0x1 0x0 0x13c 0x4 0x18 0x5a 0x1>;
			interrupt-names = "tsens-upper-lower", "tsens-critical", "tsens-0C";
			tsens-reinit-wa;
			0C-sensor-num = <0x10>;
			#thermal-sensor-cells = <0x1>;
			phandle = <0x26>;
		};

		cxip-cdev@3ed000 {
			compatible = "qcom,cxip-lm-cooling-device";
			reg = <0x3ed000 0xe008>;
			qcom,thermal-client-offset = <0x8000>;
			qcom,bypass-client-list = <0x2004 0x4004 0x6004 0xc004 0xc008 0xe004>;
			#cooling-cells = <0x2>;
			status = "disabled";
			phandle = <0x314>;
		};

		devfreq-vdd-cdev {
			compatible = "qcom,devfreq-vdd-cooling-device";
			devfreq = <0x48>;
			#cooling-cells = <0x2>;
			phandle = <0x51>;
		};

		qcom,qupv3_0_geni_se@4ac0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x4ac0000 0x2000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0x7 0x203 0x17 0x200>;
			qcom,vote-for-bw;
			iommus = <0x86 0x3 0x0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x14f>;
		};

		qcom,gpi-dma@4a00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x5>;
			reg = <0x4a00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x86 0x16 0x0>;
			qcom,max-num-gpii = <0xa>;
			interrupts = <0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4>;
			qcom,gpii-mask = <0x1f>;
			qcom,ev-factor = <0x2>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0x14e>;
		};

		qcom,qup_uart@4c8c000 {
			compatible = "qcom,msm-geni-console";
			reg = <0x4c8c000 0x4000>;
			reg-names = "se_phys";
			interrupts = <0x0 0x1fe 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x86 0x5f 0x8e 0x5f 0x8f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x149>;
			pinctrl-1 = <0x14a>;
			qcom,wrapper-core = <0x14b>;
			status = "ok";
			phandle = <0x315>;
		};

		i2c@4a80000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4a80000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x147 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x72 0x5f 0x8c 0x5f 0x8d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x14c>;
			pinctrl-1 = <0x14d>;
			dmas = <0x14e 0x0 0x0 0x3 0x40 0x0 0x14e 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0x14f>;
			status = "disabled";
			phandle = <0x316>;
		};

		spi@4a80000 {
			compatible = "qcom,spi-geni";
			reg = <0x4a80000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x147 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x72 0x5f 0x8c 0x5f 0x8d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x150>;
			pinctrl-1 = <0x151>;
			dmas = <0x14e 0x0 0x0 0x1 0x40 0x0 0x14e 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x14f>;
			status = "disabled";
			phandle = <0x317>;
		};

		qcom,qup_uart@4a84000 {
			compatible = "qcom,msm-geni-serial-hs";
			reg = <0x4a84000 0x4000>;
			reg-names = "se_phys";
			interrupts-extended = <0x1 0x0 0x148 0x4 0x89 0x40 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x74 0x5f 0x8c 0x5f 0x8d>;
			pinctrl-names = "default", "active", "sleep", "shutdown";
			pinctrl-0 = <0x152 0x153 0x154>;
			pinctrl-1 = <0x155 0x156 0x157>;
			pinctrl-2 = <0x155 0x156 0x157>;
			pinctrl-3 = <0x152 0x153 0x154>;
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0x14f>;
			status = "ok";
			phandle = <0x318>;
		};

		i2c@4a88000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4a88000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x149 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x76 0x5f 0x8c 0x5f 0x8d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x158>;
			pinctrl-1 = <0x159>;
			dmas = <0x14e 0x0 0x2 0x3 0x40 0x0 0x14e 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0x14f>;
			status = "disabled";
			phandle = <0x319>;
		};

		spi@4a88000 {
			compatible = "qcom,spi-geni";
			reg = <0x4a88000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x149 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x76 0x5f 0x8c 0x5f 0x8d>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x15a>;
			pinctrl-1 = <0x15b>;
			dmas = <0x14e 0x0 0x2 0x1 0x40 0x0 0x14e 0x1 0x2 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x14f>;
			status = "disabled";
			phandle = <0x31a>;
		};

		qcom,qupv3_1_geni_se@4cc0000 {
			compatible = "qcom,qupv3-geni-se";
			reg = <0x4cc0000 0x2000>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0x8 0x204 0x18 0x200>;
			qcom,vote-for-bw;
			iommus = <0x86 0xc3 0x0>;
			qcom,iommu-dma-addr-pool = <0x40000000 0x10000000>;
			qcom,iommu-geometry = <0x40000000 0x10000000>;
			qcom,iommu-dma = "fastmap";
			status = "ok";
			phandle = <0x14b>;
		};

		qcom,gpi-dma@4c00000 {
			compatible = "qcom,gpi-dma";
			#dma-cells = <0x5>;
			reg = <0x4c00000 0x60000>;
			reg-names = "gpi-top";
			iommus = <0x86 0xd6 0x0>;
			qcom,max-num-gpii = <0xa>;
			interrupts = <0x0 0x1f1 0x4 0x0 0x1f2 0x4 0x0 0x1f3 0x4 0x0 0x1f4 0x4 0x0 0x1f5 0x4 0x0 0x1f6 0x4 0x0 0x1f7 0x4 0x0 0x1f8 0x4 0x0 0x1f9 0x4 0x0 0x1fa 0x4>;
			qcom,gpii-mask = <0x1f>;
			qcom,ev-factor = <0x2>;
			qcom,iommu-dma-addr-pool = <0x100000 0x100000>;
			qcom,gpi-ee-offset = <0x10000>;
			status = "ok";
			phandle = <0x15e>;
		};

		i2c@4c80000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4c80000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x1fb 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x80 0x5f 0x8e 0x5f 0x8f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x15c>;
			pinctrl-1 = <0x15d>;
			dmas = <0x15e 0x0 0x0 0x3 0x40 0x0 0x15e 0x1 0x0 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0x14b>;
			status = "disabled";
			phandle = <0x31b>;
		};

		spi@4c80000 {
			compatible = "qcom,spi-geni";
			reg = <0x4c80000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			reg-names = "se_phys";
			interrupts = <0x0 0x1fb 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x80 0x5f 0x8e 0x5f 0x8f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x15f>;
			pinctrl-1 = <0x160>;
			dmas = <0x15e 0x0 0x0 0x1 0x40 0x0 0x15e 0x1 0x0 0x1 0x40 0x0>;
			dma-names = "tx", "rx";
			spi-max-frequency = <0x2faf080>;
			qcom,wrapper-core = <0x14b>;
			status = "disabled";
			phandle = <0x31c>;
		};

		i2c@4c84000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4c84000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x1fc 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x82 0x5f 0x8e 0x5f 0x8f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x161>;
			pinctrl-1 = <0x162>;
			dmas = <0x15e 0x0 0x1 0x3 0x40 0x0 0x15e 0x1 0x1 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0x14b>;
			status = "disabled";
			phandle = <0x31d>;
		};

		i2c@4c88000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4c88000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x1fd 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x84 0x5f 0x8e 0x5f 0x8f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x163>;
			pinctrl-1 = <0x164>;
			dmas = <0x15e 0x0 0x2 0x3 0x40 0x0 0x15e 0x1 0x2 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,wrapper-core = <0x14b>;
			status = "disabled";
			phandle = <0x31e>;
		};

		i2c@4c90000 {
			compatible = "qcom,i2c-geni";
			reg = <0x4c90000 0x4000>;
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			interrupts = <0x0 0x1ff 0x4>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x5f 0x88 0x5f 0x8e 0x5f 0x8f>;
			pinctrl-names = "default", "sleep";
			pinctrl-0 = <0x165>;
			pinctrl-1 = <0x166>;
			dmas = <0x15e 0x0 0x4 0x3 0x40 0x0 0x15e 0x1 0x4 0x3 0x40 0x0>;
			dma-names = "tx", "rx";
			qcom,shared;
			qcom,wrapper-core = <0x14b>;
			status = "disabled";
			phandle = <0x31f>;
		};

		qcom,mdss_mdp@5e00000 {
			compatible = "qcom,sde-kms";
			reg = <0x5e00000 0x8f030 0x5eb0000 0x2008 0x5e8f000 0x30>;
			reg-names = "mdp_phys", "vbif_phys", "sid_phys";
			clock-rate = <0x0 0x0 0x0 0x0 0x0 0x1ab3f000 0x124f800 0x1ab3f000 0xbebc200>;
			clock-max-rate = <0x0 0x0 0x0 0x0 0x0 0x2160ec00 0x124f800 0x2160ec00 0x2160ec00>;
			interrupts = <0x0 0xba 0x4>;
			interrupt-controller;
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			#list-cells = <0x1>;
			qcom,sde-off = <0x1000>;
			qcom,sde-len = <0x494>;
			qcom,sde-ctl-off = <0x2000>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-ctl-display-pref = "primary";
			qcom,sde-mixer-off = <0x45000>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-mixer-display-pref = "primary";
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-rc-version = <0x10000>;
			qcom,sde-dspp-rc-off = <0x15800>;
			qcom,sde-dspp-rc-size = <0x100>;
			qcom,sde-dspp-rc-mem-size = <0xaa0>;
			qcom,sde-intf-off = <0x0 0x6b800>;
			qcom,sde-intf-size = <0x2c0>;
			qcom,sde-intf-type = "none", "dsi";
			qcom,sde-intf-tear-irq-off = <0x0 0x6e800>;
			qcom,sde-pp-off = <0x71000>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-dsc-off = <0x81000>;
			qcom,sde-dsc-size = <0x140>;
			qcom,sde-dither-off = <0x30e0>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-sspp-type = "vig", "dma";
			qcom,sde-sspp-off = <0x5000 0x25000>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-xin-id = <0x0 0x1>;
			qcom,sde-sspp-excl-rect = <0x1 0x1>;
			qcom,sde-sspp-smart-dma-priority = <0x2 0x1>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-mixer-pair-mask = <0x0>;
			qcom,sde-mixer-stage-base-layer;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-max-per-pipe-bw-kbps = <0x3e8fa0 0x3e8fa0>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x3e8fa0 0x3e8fa0>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2ac 0x8>;
			qcom,sde-sspp-clk-status = <0x2b0 0x0 0x2b0 0xc>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-qseed-sw-lib-rev = "qseedv3lite";
			qcom,sde-qseed-scalar-version = <0x3000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-vig-sspp-linewidth = <0x1000>;
			qcom,sde-scaling-linewidth = <0xa00>;
			qcom,sde-mixer-linewidth = <0x800>;
			qcom,sde-mixer-blendstages = <0x4>;
			qcom,sde-highest-bank-bit = <0x0 0x1>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-ubwc-swizzle = <0x6>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1e>;
			qcom,sde-macrotile-mode = <0x0>;
			qcom,sde-panic-per-pipe;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-max-bw-low-kbps = <0x4f5880>;
			qcom,sde-max-bw-high-kbps = <0x5e9ac0>;
			qcom,sde-min-core-ib-kbps = <0x2625a0>;
			qcom,sde-min-llcc-ib-kbps = <0x0>;
			qcom,sde-min-dram-ib-kbps = <0x186a00>;
			qcom,sde-dram-channels = <0x1>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-size = <0x2008>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-qos-refresh-rates = <0x3c 0x78>;
			qcom,sde-danger-lut = <0xffff 0xffff 0x0 0x0 0xffff 0xffff 0x3ffff 0x3ffff 0x0 0x0 0x3ffff 0x3ffff>;
			qcom,sde-safe-lut = <0xff00 0xff00 0xffff 0x0 0xff00 0xff00 0xfe00 0xfe00 0xffff 0x0 0xfe00 0xfe00>;
			qcom,sde-qos-lut-linear = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile = <0x112233 0x44556677 0x112234 0x45566777>;
			qcom,sde-qos-lut-macrotile-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-linear-qseed = <0x112233 0x66777777 0x112236 0x67777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0 0x0>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-irq-latency = <0x12c>;
			qcom,sde-secure-sid-mask = <0x821>;
			qcom,sde-num-mnoc-ports = <0x1>;
			qcom,sde-axi-bus-width = <0x20>;
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12c00 0x0 0x249f0 0x0 0x493e0>;
			#cooling-cells = <0x2>;
			clocks = <0x5f 0x53 0x5f 0x56 0x5f 0x58 0x5f 0x55 0x63 0x1 0x63 0x9 0x63 0x13 0x63 0xb 0x63 0xf>;
			clock-names = "gcc_iface", "gcc_bus", "throttle_clk", "div_clk", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			sde-vdd-supply = <0xa3>;
			interconnects = <0xad 0xe 0x57 0x200 0x57 0x0 0x88 0x212>;
			interconnect-names = "qcom,sde-data-bus0", "qcom,sde-reg-bus";
			qcom,sde-has-idle-pc;
			qcom,sde-wakeup-with-touch;
			phandle = <0x167>;

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-dither = <0x82c 0x10007>;
			};

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "sde-vdd";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl0@5e94000 {
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			label = "dsi-ctrl-0";
			cell-index = <0x0>;
			frame-threshold-time-us = <0x3e8>;
			reg = <0x5e94000 0x400 0x5f08000 0x4 0x5e6b800 0x300>;
			reg-names = "dsi_ctrl", "disp_cc_base", "mdp_intf_base";
			interrupt-parent = <0x167>;
			interrupts = <0x4 0x0>;
			vdda-1p2-supply = <0x140>;
			refgen-supply = <0xa2>;
			clocks = <0x63 0x3 0x63 0x4 0x63 0x6 0x63 0xd 0x63 0xe 0x63 0x7>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			phandle = <0x320>;

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-1p2";
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-disable-load = <0x0>;
				};
			};

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "refgen";
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@5e94900 {
			compatible = "qcom,dsi-phy-v4.1";
			label = "dsi-phy-0";
			cell-index = <0x0>;
			#clock-cells = <0x1>;
			reg = <0x5e94400 0x800 0x5e94900 0x264 0x5f01004 0x8 0x5e94200 0x100>;
			reg-names = "dsi_phy", "pll_base", "gdsc_base", "dyn_refresh_base";
			pll-label = "dsi_pll_5nm";
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			qcom,platform-lane-config = <0xa0a 0xa0a 0xa0a 0xa0a 0x8a8a>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			vdda-0p9-supply = <0x5a>;
			qcom,panel-allow-phy-poweroff;
			qcom,dsi-pll-ssc-en;
			qcom,dsi-pll-ssc-mode = "down-spread";
			memory-region = <0x168>;
			phandle = <0x321>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					reg = <0x0>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-min-voltage = <0xc0>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-off-min-voltage = <0x10>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-disable-load = <0x0>;
				};
			};
		};

		disp_rdump_region@85200000 {
			reg = <0x85200000 0xc00000>;
			label = "disp_rdump_region";
			phandle = <0x322>;
		};

		qcom,smmu_sde_unsec_cb {
			compatible = "qcom,smmu_sde_unsec";
			iommus = <0x86 0x820 0x2>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-earlymap;
			phandle = <0x323>;
		};

		qcom,smmu_sde_sec_cb {
			compatible = "qcom,smmu_sde_sec";
			iommus = <0x86 0x821 0x0>;
			qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
			qcom,iommu-faults = "non-fatal";
			qcom,iommu-vmid = <0xa>;
			phandle = <0x324>;
		};

		qcom,mdss_rotator {
			compatible = "qcom,sde_rotator";
			reg = <0x5e00000 0xac000 0x5eb0000 0x2008>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			#list-cells = <0x1>;
			qcom,mdss-rot-mode = <0x1>;
			clocks = <0x5f 0x53 0x63 0x1 0x63 0xf>;
			clock-names = "gcc_iface", "iface_clk", "rot_clk";
			interrupt-parent = <0x167>;
			interrupts = <0x2 0x0>;
			power-domains = <0x167>;
			interconnects = <0xad 0xe 0x57 0x200 0x57 0x0 0x88 0x212>;
			interconnect-names = "qcom,rot-data-bus0", "qcom,sde-reg-bus";
			qcom,sde-reg-bus,vectors-KBps = <0x0 0x0 0x0 0x12c00>;
			qcom,mdss-rot-parent = <0x167 0x0>;
			qcom,mdss-rot-xin-id = <0xa 0xb>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-sbuf-headroom = <0x14>;
			phandle = <0x325>;

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x86 0x83c 0x0>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				phandle = <0x326>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x86 0x83d 0x0>;
				qcom,iommu-dma-addr-pool = <0x20000 0xfffe0000>;
				qcom,iommu-faults = "non-fatal";
				qcom,iommu-vmid = <0xa>;
				phandle = <0x327>;
			};
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x0>;
			phandle = <0x182>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x18c>;
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x18d>;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "regular";
			phandle = <0x183>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x184>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			qcom,msm-pcm-low-latency;
			qcom,latency-level = "ultra";
			phandle = <0x18e>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x328>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x188>;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x185>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			qcom,destroy-cvd;
			phandle = <0x186>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x329>;
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x18a>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x8>;
			phandle = <0x32a>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x0>;
			phandle = <0x32b>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			qcom,msm-dai-q6-dev-id = <0x1>;
			phandle = <0x32c>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x187>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			qcom,msm-pcm-loopback-low-latency;
			phandle = <0x32d>;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x32e>;
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x32f>;

			qcom,msm-dai-q6-mi2s-prim-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-lines = <0x3>;
				phandle = <0x18f>;
			};

			qcom,msm-dai-q6-mi2s-prim-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-lines = <0x0>;
				phandle = <0x190>;
			};

			qcom,msm-dai-q6-mi2s-sec-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-lines = <0x1>;
				phandle = <0x191>;
			};

			qcom,msm-dai-q6-mi2s-sec-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-lines = <0x0>;
				phandle = <0x192>;
			};

			qcom,msm-dai-q6-mi2s-tert-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-lines = <0x0>;
				phandle = <0x193>;
			};

			qcom,msm-dai-q6-mi2s-tert-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x5>;
				qcom,msm-mi2s-lines = <0x3>;
				phandle = <0x194>;
			};

			qcom,msm-dai-q6-mi2s-quat-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-lines = <0x1>;
				phandle = <0x195>;
			};

			qcom,msm-dai-q6-mi2s-quat-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x7>;
				qcom,msm-mi2s-lines = <0x2>;
				phandle = <0x196>;
			};

			qcom,msm-dai-q6-mi2s-quin-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x8>;
				qcom,msm-mi2s-lines = <0x1>;
				phandle = <0x330>;
			};

			qcom,msm-dai-q6-mi2s-quin-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0x9>;
				qcom,msm-mi2s-lines = <0x2>;
				phandle = <0x331>;
			};

			qcom,msm-dai-q6-mi2s-senary-rx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0xa>;
				qcom,msm-mi2s-lines = <0x0>;
				phandle = <0x332>;
			};

			qcom,msm-dai-q6-mi2s-senary-tx {
				compatible = "qcom,msm-dai-q6-mi2s";
				qcom,msm-dai-q6-mi2s-dev-id = <0xb>;
				qcom,msm-mi2s-lines = <0x3>;
				phandle = <0x333>;
			};
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x334>;

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
				phandle = <0x335>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
				phandle = <0x336>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
				phandle = <0x337>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
				phandle = <0x338>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
				phandle = <0x339>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
				phandle = <0x1b3>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
				phandle = <0x1b4>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
				phandle = <0x1b5>;
			};

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
				phandle = <0x1b6>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
				phandle = <0x1b8>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
				phandle = <0x1ba>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
				phandle = <0x1bc>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
				phandle = <0x1be>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
				phandle = <0x1c0>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
				qcom,msm-cdc-dma-data-align = <0x1>;
				phandle = <0x33a>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
				phandle = <0x1c2>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
				phandle = <0x1b7>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
				phandle = <0x1b9>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
				phandle = <0x1bb>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
				phandle = <0x1bd>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
				phandle = <0x1bf>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
				phandle = <0x1c1>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x18b>;
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400e>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x1a8>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x1a9>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
				phandle = <0x1aa>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3000>;
				phandle = <0x33b>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3001>;
				phandle = <0x33c>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3004>;
				phandle = <0x33d>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x3005>;
				phandle = <0x33e>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe0>;
				phandle = <0x19b>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xe1>;
				phandle = <0x19c>;
			};

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf1>;
				phandle = <0x19d>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf0>;
				phandle = <0x19e>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8003>;
				phandle = <0x19f>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8004>;
				phandle = <0x1a0>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8005>;
				phandle = <0x1a1>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x8002>;
				phandle = <0x1a2>;
			};

			qcom,msm-dai-q6-afe-proxy-tx-1 {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0xf2>;
				phandle = <0x1a3>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2002>;
				phandle = <0x1a4>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x2003>;
				phandle = <0x1a5>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7000>;
				phandle = <0x1a6>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				qcom,msm-dai-q6-dev-id = <0x7001>;
				phandle = <0x1a7>;
			};
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x189>;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			qcom,subsys-name = "apr_adsp";
			phandle = <0x33f>;

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				qcom,smmu-version = <0x2>;
				qcom,smmu-enabled;
				iommus = <0x86 0xa1 0x0>;
				qcom,iommu-dma-addr-pool = <0x10000000 0x10000000>;
				qcom,smmu-sid-mask = <0x0 0xf>;
				phandle = <0x340>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				phandle = <0x341>;

				vote_lpass_audio_hw {
					compatible = "qcom,audio-ref-clk";
					qcom,codec-ext-clk-src = <0xb>;
					#clock-cells = <0x1>;
					phandle = <0x169>;
				};

				lpi_pinctrl@a7c0000 {
					compatible = "qcom,lpi-pinctrl";
					reg = <0xa7c0000 0x0>;
					qcom,slew-reg = <0xa95a000 0x0>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x169 0x0>;
					qcom,gpios-count = <0x13>;
					gpio-controller;
					#gpio-cells = <0x2>;
					qcom,lpi-offset-tbl = <0x0 0x1000 0x2000 0x3000 0x4000 0x5000 0x6000 0x7000 0x8000 0x9000 0xa000 0xb000 0xc000 0xd000 0xe000 0xf000 0x10000 0x11000 0x12000>;
					qcom,lpi-slew-offset-tbl = <0x0 0x2 0x4 0x8 0xa 0xc 0x0 0x0 0x0 0x0 0x10 0x12 0x0 0x0 0x0 0x0 0x0 0x0 0x14>;
					phandle = <0x342>;

					quat_mi2s_sck {

						quat_mi2s_sck_sleep {
							phandle = <0x343>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sck_active {
							phandle = <0x344>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_ws {

						quat_mi2s_ws_sleep {
							phandle = <0x345>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_ws_active {
							phandle = <0x346>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd0 {

						quat_mi2s_sd0_sleep {
							phandle = <0x347>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd0_active {
							phandle = <0x348>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd1 {

						quat_mi2s_sd1_sleep {
							phandle = <0x349>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd1_active {
							phandle = <0x34a>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd2 {

						quat_mi2s_sd2_sleep {
							phandle = <0x34b>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd2_active {
							phandle = <0x34c>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_mi2s_sd3 {

						quat_mi2s_sd3_sleep {
							phandle = <0x34d>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_mi2s_sd3_active {
							phandle = <0x34e>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sck {

						lpi_i2s1_sck_sleep {
							phandle = <0x34f>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sck_active {
							phandle = <0x350>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_ws {

						lpi_i2s1_ws_sleep {
							phandle = <0x351>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_ws_active {
							phandle = <0x352>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd0 {

						lpi_i2s1_sd0_sleep {
							phandle = <0x353>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd0_active {
							phandle = <0x354>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s1_sd1 {

						lpi_i2s1_sd1_sleep {
							phandle = <0x355>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s1_sd1_active {
							phandle = <0x356>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sck {

						lpi_i2s2_sck_sleep {
							phandle = <0x357>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sck_active {
							phandle = <0x358>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_ws {

						lpi_i2s2_ws_sleep {
							phandle = <0x359>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_ws_active {
							phandle = <0x35a>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd0 {

						lpi_i2s2_sd0_sleep {
							phandle = <0x35b>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd0_active {
							phandle = <0x35c>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_i2s2_sd1 {

						lpi_i2s2_sd1_sleep {
							phandle = <0x35d>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_i2s2_sd1_active {
							phandle = <0x35e>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sck {

						quat_tdm_sck_sleep {
							phandle = <0x35f>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sck_active {
							phandle = <0x360>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_ws {

						quat_tdm_ws_sleep {
							phandle = <0x361>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_ws_active {
							phandle = <0x362>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd0 {

						quat_tdm_sd0_sleep {
							phandle = <0x363>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd0_active {
							phandle = <0x364>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd1 {

						quat_tdm_sd1_sleep {
							phandle = <0x365>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd1_active {
							phandle = <0x366>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd2 {

						quat_tdm_sd2_sleep {
							phandle = <0x367>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd2_active {
							phandle = <0x368>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_tdm_sd3 {

						quat_tdm_sd3_sleep {
							phandle = <0x369>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_tdm_sd3_active {
							phandle = <0x36a>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sck {

						lpi_tdm1_sck_sleep {
							phandle = <0x36b>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sck_active {
							phandle = <0x36c>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_ws {

						lpi_tdm1_ws_sleep {
							phandle = <0x36d>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_ws_active {
							phandle = <0x36e>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd0 {

						lpi_tdm1_sd0_sleep {
							phandle = <0x36f>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd0_active {
							phandle = <0x370>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm1_sd1 {

						lpi_tdm1_sd1_sleep {
							phandle = <0x371>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm1_sd1_active {
							phandle = <0x372>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sck {

						lpi_tdm2_sck_sleep {
							phandle = <0x373>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sck_active {
							phandle = <0x374>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_ws {

						lpi_tdm2_ws_sleep {
							phandle = <0x375>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_ws_active {
							phandle = <0x376>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd0 {

						lpi_tdm2_sd0_sleep {
							phandle = <0x377>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd0_active {
							phandle = <0x378>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_tdm2_sd1 {

						lpi_tdm2_sd1_sleep {
							phandle = <0x379>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_tdm2_sd1_active {
							phandle = <0x37a>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sck {

						quat_aux_sck_sleep {
							phandle = <0x37b>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sck_active {
							phandle = <0x37c>;

							mux {
								pins = "gpio0";
								function = "func2";
							};

							config {
								pins = "gpio0";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_ws {

						quat_aux_ws_sleep {
							phandle = <0x37d>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_ws_active {
							phandle = <0x37e>;

							mux {
								pins = "gpio1";
								function = "func2";
							};

							config {
								pins = "gpio1";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd0 {

						quat_aux_sd0_sleep {
							phandle = <0x37f>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd0_active {
							phandle = <0x380>;

							mux {
								pins = "gpio2";
								function = "func2";
							};

							config {
								pins = "gpio2";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd1 {

						quat_aux_sd1_sleep {
							phandle = <0x381>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd1_active {
							phandle = <0x382>;

							mux {
								pins = "gpio3";
								function = "func2";
							};

							config {
								pins = "gpio3";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd2 {

						quat_aux_sd2_sleep {
							phandle = <0x383>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd2_active {
							phandle = <0x384>;

							mux {
								pins = "gpio4";
								function = "func2";
							};

							config {
								pins = "gpio4";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					quat_aux_sd3 {

						quat_aux_sd3_sleep {
							phandle = <0x385>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						quat_aux_sd3_active {
							phandle = <0x386>;

							mux {
								pins = "gpio5";
								function = "func3";
							};

							config {
								pins = "gpio5";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sck {

						lpi_aux1_sck_sleep {
							phandle = <0x387>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sck_active {
							phandle = <0x388>;

							mux {
								pins = "gpio6";
								function = "func2";
							};

							config {
								pins = "gpio6";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_ws {

						lpi_aux1_ws_sleep {
							phandle = <0x389>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_ws_active {
							phandle = <0x38a>;

							mux {
								pins = "gpio7";
								function = "func2";
							};

							config {
								pins = "gpio7";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd0 {

						lpi_aux1_sd0_sleep {
							phandle = <0x38b>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd0_active {
							phandle = <0x38c>;

							mux {
								pins = "gpio8";
								function = "func2";
							};

							config {
								pins = "gpio8";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux1_sd1 {

						lpi_aux1_sd1_sleep {
							phandle = <0x38d>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux1_sd1_active {
							phandle = <0x38e>;

							mux {
								pins = "gpio9";
								function = "func2";
							};

							config {
								pins = "gpio9";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sck {

						lpi_aux2_sck_sleep {
							phandle = <0x38f>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sck_active {
							phandle = <0x390>;

							mux {
								pins = "gpio10";
								function = "func1";
							};

							config {
								pins = "gpio10";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_ws {

						lpi_aux2_ws_sleep {
							phandle = <0x391>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_ws_active {
							phandle = <0x392>;

							mux {
								pins = "gpio11";
								function = "func1";
							};

							config {
								pins = "gpio11";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd0 {

						lpi_aux2_sd0_sleep {
							phandle = <0x393>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd0_active {
							phandle = <0x394>;

							mux {
								pins = "gpio12";
								function = "func2";
							};

							config {
								pins = "gpio12";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					lpi_aux2_sd1 {

						lpi_aux2_sd1_sleep {
							phandle = <0x395>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x2>;
								bias-pull-down;
								input-enable;
							};
						};

						lpi_aux2_sd1_active {
							phandle = <0x396>;

							mux {
								pins = "gpio13";
								function = "func2";
							};

							config {
								pins = "gpio13";
								drive-strength = <0x8>;
								bias-disable;
								output-high;
							};
						};
					};

					tx_swr_clk_sleep {
						phandle = <0x174>;

						mux {
							pins = "gpio0";
							function = "func1";
							input-enable;
							bias-pull-down;
						};

						config {
							pins = "gpio0";
							drive-strength = <0xa>;
						};
					};

					tx_swr_clk_active {
						phandle = <0x170>;

						mux {
							pins = "gpio0";
							function = "func1";
						};

						config {
							pins = "gpio0";
							drive-strength = <0xa>;
							slew-rate = <0x1>;
							bias-disable;
						};
					};

					tx_swr_data0_sleep {
						phandle = <0x175>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0xa>;
							input-enable;
							bias-bus-hold;
						};
					};

					tx_swr_data0_active {
						phandle = <0x171>;

						mux {
							pins = "gpio1";
							function = "func1";
						};

						config {
							pins = "gpio1";
							drive-strength = <0xa>;
							slew-rate = <0x1>;
							bias-bus-hold;
						};
					};

					tx_swr_data1_sleep {
						phandle = <0x176>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					tx_swr_data1_active {
						phandle = <0x172>;

						mux {
							pins = "gpio2";
							function = "func1";
						};

						config {
							pins = "gpio2";
							drive-strength = <0xa>;
							slew-rate = <0x1>;
							bias-bus-hold;
						};
					};

					tx_swr_data2_sleep {
						phandle = <0x177>;

						mux {
							pins = "gpio18";
							function = "func2";
						};

						config {
							pins = "gpio18";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					tx_swr_data2_active {
						phandle = <0x173>;

						mux {
							pins = "gpio18";
							function = "func2";
						};

						config {
							pins = "gpio18";
							drive-strength = <0xa>;
							slew-rate = <0x1>;
							bias-bus-hold;
						};
					};

					rx_swr_clk_sleep {
						phandle = <0x16d>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_clk_active {
						phandle = <0x16a>;

						mux {
							pins = "gpio3";
							function = "func1";
						};

						config {
							pins = "gpio3";
							drive-strength = <0xa>;
							slew-rate = <0x1>;
							bias-disable;
						};
					};

					rx_swr_data_sleep {
						phandle = <0x16e>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data_active {
						phandle = <0x16b>;

						mux {
							pins = "gpio4";
							function = "func1";
						};

						config {
							pins = "gpio4";
							drive-strength = <0xa>;
							slew-rate = <0x1>;
							bias-bus-hold;
						};
					};

					rx_swr_data1_sleep {
						phandle = <0x16f>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0xa>;
							input-enable;
							bias-pull-down;
						};
					};

					rx_swr_data1_active {
						phandle = <0x16c>;

						mux {
							pins = "gpio5";
							function = "func1";
						};

						config {
							pins = "gpio5";
							drive-strength = <0xa>;
							slew-rate = <0x1>;
							bias-bus-hold;
						};
					};

					dmic01_clk_active {
						phandle = <0x178>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x8>;
							output-high;
						};
					};

					dmic01_clk_sleep {
						phandle = <0x17a>;

						mux {
							pins = "gpio6";
							function = "func1";
						};

						config {
							pins = "gpio6";
							drive-strength = <0x2>;
							bias-disable;
							output-low;
						};
					};

					dmic01_data_active {
						phandle = <0x179>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x8>;
							input-enable;
						};
					};

					dmic01_data_sleep {
						phandle = <0x17b>;

						mux {
							pins = "gpio7";
							function = "func1";
						};

						config {
							pins = "gpio7";
							drive-strength = <0x2>;
							pull-down;
							input-enable;
						};
					};

					dmic23_clk_active {
						phandle = <0x17c>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x8>;
							output-high;
						};
					};

					dmic23_clk_sleep {
						phandle = <0x17e>;

						mux {
							pins = "gpio8";
							function = "func1";
						};

						config {
							pins = "gpio8";
							drive-strength = <0x2>;
							bias-disable;
							output-low;
						};
					};

					dmic23_data_active {
						phandle = <0x17d>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x8>;
							input-enable;
						};
					};

					dmic23_data_sleep {
						phandle = <0x17f>;

						mux {
							pins = "gpio9";
							function = "func1";
						};

						config {
							pins = "gpio9";
							drive-strength = <0x2>;
							pull-down;
							input-enable;
						};
					};

					dmic45_clk_active {
						phandle = <0x397>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x8>;
							output-high;
						};
					};

					dmic45_clk_sleep {
						phandle = <0x398>;

						mux {
							pins = "gpio12";
							function = "func1";
						};

						config {
							pins = "gpio12";
							drive-strength = <0x2>;
							bias-disable;
							output-low;
						};
					};

					dmic45_data_active {
						phandle = <0x399>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x8>;
							input-enable;
						};
					};

					dmic45_data_sleep {
						phandle = <0x39a>;

						mux {
							pins = "gpio13";
							function = "func1";
						};

						config {
							pins = "gpio13";
							drive-strength = <0x2>;
							pull-down;
							input-enable;
						};
					};

					wsa_mclk_active {
						phandle = <0x180>;

						mux {
							pins = "gpio17";
							function = "func2";
						};

						config {
							pins = "gpio17";
							drive-strength = <0x10>;
							bias-disable;
							output-high;
						};
					};

					wsa_mclk_sleep {
						phandle = <0x181>;

						mux {
							pins = "gpio17";
							function = "func2";
						};

						config {
							pins = "gpio17";
							drive-strength = <0x2>;
							bias-pull-down;
						};
					};
				};

				rx_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x16a 0x16b 0x16c>;
					pinctrl-1 = <0x16d 0x16e 0x16f>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x83>;
					#gpio-cells = <0x0>;
					phandle = <0x39b>;
				};

				va_swr_clk_data_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x170 0x171 0x172 0x173>;
					pinctrl-1 = <0x174 0x175 0x176 0x177>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x80 0x81>;
					#gpio-cells = <0x0>;
					phandle = <0x39c>;
				};

				cdc_dmic01_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x178 0x179>;
					pinctrl-1 = <0x17a 0x17b>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x85 0x86>;
					#gpio-cells = <0x0>;
					phandle = <0x39d>;
				};

				cdc_dmic23_pinctrl {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x17c 0x17d>;
					pinctrl-1 = <0x17e 0x17f>;
					qcom,lpi-gpios;
					qcom,tlmm-pins = <0x88>;
					#gpio-cells = <0x0>;
					phandle = <0x39e>;
				};

				wsa_clk {
					compatible = "qcom,msm-cdc-pinctrl";
					pinctrl-names = "aud_active", "aud_sleep";
					pinctrl-0 = <0x180>;
					pinctrl-1 = <0x181>;
					qcom,lpi-gpios;
					#gpio-cells = <0x0>;
					phandle = <0x39f>;
				};

				bolero-cdc {
					compatible = "qcom,bolero-codec";
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x169 0x0>;
					phandle = <0x3a0>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					va-macro@A730000 {
						phandle = <0x3a1>;

						va_swr_master {
							phandle = <0x3a2>;
						};
					};

					rx-macro@A600000 {
						phandle = <0x3a3>;

						rx_swr_master {
							phandle = <0x3a4>;
						};
					};
				};

				sound {
					compatible = "qcom,holi-asoc-snd";
					qcom,mi2s-audio-intf = <0x1>;
					qcom,auxpcm-audio-intf = <0x1>;
					qcom,wcn-btfm = <0x0>;
					qcom,afe-rxtx-lb = <0x0>;
					qcom,is-wcd937x-codec = <0x1>;
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x169 0x0>;
					asoc-platform = <0x182 0x183 0x184 0x185 0x186 0x187 0x188 0x189 0x18a 0x18b 0x18c 0x18d 0x18e>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					asoc-cpu = <0x18f 0x190 0x191 0x192 0x193 0x194 0x195 0x196 0x197 0x198 0x199 0x19a 0x19b 0x19c 0x19d 0x19e 0x19f 0x1a0 0x1a1 0x1a2 0x1a3 0x1a4 0x1a5 0x1a6 0x1a7 0x1a8 0x1a9 0x1aa 0x1ab 0x1ac 0x1ad 0x1ae 0x1af 0x1b0 0x1b1 0x1b2 0x1b3 0x1b4 0x1b5 0x1b6 0x1b7 0x1b8 0x1b9 0x1ba 0x1bb 0x1bc 0x1bd 0x1be 0x1bf 0x1c0 0x1c1 0x1c2 0x1c3>;
					asoc-cpu-names = "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-mi2s.6", "msm-dai-q6-mi2s.7", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.242", "msm-dai-q6-dev.8194", "msm-dai-q6-dev.8195", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					phandle = <0x3a5>;
				};
			};
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x197>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x198>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x199>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x19a>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x3a6>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			phandle = <0x3a7>;
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			qcom,dba-bridge-chip = "adv7533";
			phandle = <0x3a8>;
		};

		qcom,msm-adsp-loader {
			status = "ok";
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
			phandle = <0x3a9>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3aa>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1ab>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3ab>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1ac>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3ac>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1ad>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3ad>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1ae>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3ae>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1af>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3af>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1b0>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3b0>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1b1>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3b1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x1b2>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3b2>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3b3>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3b4>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3b5>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3b6>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3b7>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3b8>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3b9>;
			};
		};

		qcom,msm-dai-tdm-sep-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9160>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9060>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3ba>;

			qcom,msm-dai-q6-tdm-sep-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9060>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3bb>;
			};
		};

		qcom,msm-dai-tdm-sep-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9161>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9061>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3bc>;

			qcom,msm-dai-q6-tdm-sep-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9061>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3bd>;
			};
		};

		qcom,msm-dai-tdm-hsif0-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9170>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9070>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3be>;

			qcom,msm-dai-q6-tdm-hsif0-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9070>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3bf>;
			};
		};

		qcom,msm-dai-tdm-hsif0-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x916f>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9071>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3c0>;

			qcom,msm-dai-q6-tdm-hsif0-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9071>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3c1>;
			};
		};

		qcom,msm-dai-tdm-hsif1-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9180>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9080>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3c2>;

			qcom,msm-dai-q6-tdm-hsif1-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9080>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3c3>;
			};
		};

		qcom,msm-dai-tdm-hsif1-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9181>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9081>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3c4>;

			qcom,msm-dai-q6-tdm-hsif1-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9081>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3c5>;
			};
		};

		qcom,msm-dai-tdm-hsif2-rx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9190>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9090>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3c6>;

			qcom,msm-dai-q6-tdm-hsif2-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9090>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3c7>;
			};
		};

		qcom,msm-dai-tdm-hsif2-tx {
			compatible = "qcom,msm-dai-tdm";
			qcom,msm-cpudai-tdm-group-id = <0x9191>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9091>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			phandle = <0x3c8>;

			qcom,msm-dai-q6-tdm-hsif2-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				qcom,msm-cpudai-tdm-dev-id = <0x9091>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				phandle = <0x3c9>;
			};
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5000>;
			phandle = <0x3ca>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5001>;
			phandle = <0x3cb>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5002>;
			phandle = <0x3cc>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			qcom,msm-dai-q6-dev-id = <0x5003>;
			phandle = <0x3cd>;
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			qcom,msm-dai-q6-dev-id = <0x6001>;
			phandle = <0x1c3>;
		};

		ssusb@4e00000 {
			compatible = "qcom,dwc-usb3-msm";
			reg = <0x4e00000 0x100000>;
			reg-names = "core_base";
			iommus = <0x86 0xe0 0x0>;
			qcom,iommu-dma = "atomic";
			qcom,iommu-dma-addr-pool = <0x90000000 0x60000000>;
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			ranges;
			interrupts-extended = <0x1 0x0 0x12e 0x4 0x18 0xc 0x4 0x18 0x5d 0x1 0x18 0x5e 0x1>;
			interrupt-names = "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq", "dp_hs_phy_irq";
			clocks = <0x5f 0xa8 0x5f 0x9b 0x5f 0x4f 0x5f 0xae 0x5f 0xad 0x5f 0xaa>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "xo", "sleep_clk", "utmi_clk";
			resets = <0x5f 0xe>;
			reset-names = "core_reset";
			USB3_GDSC-supply = <0x1c4>;
			dpdm-supply = <0x1c5>;
			qcom,usb-charger;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			interconnect-names = "usb-ddr", "usb-ipa", "ddr-usb";
			interconnects = <0x56 0x1f 0x57 0x200 0x56 0x1f 0x88 0x218 0x57 0x0 0x88 0x22b>;
			qcom,interconnect-values-nom = <0xf4240 0x17a6b0 0x0 0x960 0x0 0x9c40>;
			qcom,interconnect-values-svs = <0x3a980 0xaae60 0x0 0x960 0x0 0x9c40>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,pm-qos-latency = <0x3d>;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,gsi-disable-io-coherency;
			phandle = <0x3ce>;

			dwc3@4e00000 {
				compatible = "snps,dwc3";
				reg = <0x4e00000 0xcd00>;
				interrupt-parent = <0x1>;
				interrupts = <0x0 0xff 0x4>;
				usb-phy = <0x1c5 0x1c6>;
				tx-fifo-resize;
				linux,sysdev_is_parent;
				snps,disable-clk-gating;
				snps,is-utmi-l1-suspend;
				snps,usb2-gadget-lpm-disable;
				snps,dis-u1-entry-quirk;
				snps,dis-u2-entry-quirk;
				snps,dis_u2_susphy_quirk;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				maximum-speed = "super-speed";
				dr_mode = "otg";
			};
		};

		hsphy@162b000 {
			compatible = "qcom,usb-hsphy-snps-femto";
			reg = <0x162b000 0x114 0x162a000 0x1000>;
			reg-names = "hsusb_phy_base", "eud_enable_reg";
			vdd-supply = <0x13f>;
			vdda18-supply = <0x1c7>;
			vdda33-supply = <0x1c8>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			clocks = <0x5e 0x0>;
			clock-names = "ref_clk_src";
			resets = <0x5f 0x9>;
			reset-names = "phy_reset";
			qcom,param-override-seq = <0xa6 0x6c 0x85 0x70 0x16 0x74>;
			phandle = <0x1c5>;
		};

		ssphy@1630000 {
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			reg = <0x1630000 0x3000>;
			reg-names = "qmp_phy_base";
			vdd-supply = <0x1c9>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xd6d80>;
			core-supply = <0x140>;
			qcom,qmp-phy-init-seq = <0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1024 0xde 0x0 0x1028 0x7 0x0 0x1030 0xde 0x0 0x1034 0x7 0x0 0x1050 0xa 0x0 0x1060 0x20 0x0 0x1074 0x6 0x0 0x1078 0x6 0x0 0x107c 0x16 0x0 0x1080 0x16 0x0 0x1084 0x36 0x0 0x1088 0x36 0x0 0x1094 0x1a 0x0 0x10a4 0x4 0x0 0x10ac 0x14 0x0 0x10b0 0x34 0x0 0x10b4 0x34 0x0 0x10b8 0x82 0x0 0x10bc 0x82 0x0 0x10c4 0x82 0x0 0x10cc 0xab 0x0 0x10d0 0xea 0x0 0x10d4 0x2 0x0 0x10d8 0xab 0x0 0x10dc 0xea 0x0 0x10e0 0x2 0x0 0x110c 0x2 0x0 0x1110 0x24 0x0 0x1118 0x24 0x0 0x111c 0x2 0x0 0x1158 0x1 0x0 0x116c 0x8 0x0 0x11ac 0xca 0x0 0x11b0 0x1e 0x0 0x11b4 0xca 0x0 0x11b8 0x1e 0x0 0x11bc 0x11 0x0 0x1234 0x60 0x0 0x1238 0x60 0x0 0x123c 0x11 0x0 0x1240 0x2 0x0 0x1284 0xd5 0x0 0x1288 0x0 0x0 0x129c 0x12 0x0 0x1304 0x40 0x0 0x1408 0x9 0x0 0x1414 0x5 0x0 0x1430 0x2f 0x0 0x1434 0x7f 0x0 0x143c 0xff 0x0 0x1440 0xf 0x0 0x1444 0x99 0x0 0x144c 0x8 0x0 0x1450 0x8 0x0 0x1454 0x0 0x0 0x1458 0x4 0x0 0x14d4 0x54 0x0 0x14d8 0xc 0x0 0x14ec 0xf 0x0 0x14f0 0x4a 0x0 0x14f4 0xa 0x0 0x14f8 0xc0 0x0 0x14fc 0x0 0x0 0x1510 0x77 0x0 0x151c 0x4 0x0 0x1524 0xe 0x0 0x1570 0xff 0x0 0x1574 0x7f 0x0 0x1578 0x7f 0x0 0x157c 0x7f 0x0 0x1580 0x97 0x0 0x1584 0xdc 0x0 0x1588 0xdc 0x0 0x158c 0x5c 0x0 0x1590 0x7b 0x0 0x1594 0xb4 0x0 0x15b4 0x4 0x0 0x15b8 0x38 0x0 0x1460 0xa0 0x0 0x15bc 0xc 0x0 0x14dc 0x1f 0x0 0x15c4 0x10 0x0 0x1634 0x60 0x0 0x1638 0x60 0x0 0x163c 0x11 0x0 0x1640 0x2 0x0 0x1684 0xd5 0x0 0x1688 0x0 0x0 0x169c 0x12 0x0 0x1704 0x54 0x0 0x1808 0x9 0x0 0x1814 0x5 0x0 0x1830 0x2f 0x0 0x1834 0x7f 0x0 0x183c 0xff 0x0 0x1840 0xf 0x0 0x1844 0x99 0x0 0x184c 0x8 0x0 0x1850 0x8 0x0 0x1854 0x0 0x0 0x1858 0x4 0x0 0x18d4 0x54 0x0 0x18d8 0xc 0x0 0x18ec 0xf 0x0 0x18f0 0x4a 0x0 0x18f4 0xa 0x0 0x18f8 0xc0 0x0 0x18fc 0x0 0x0 0x1910 0x77 0x0 0x191c 0x4 0x0 0x1924 0xe 0x0 0x1970 0x7f 0x0 0x1974 0xff 0x0 0x1978 0x3f 0x0 0x197c 0x7f 0x0 0x1980 0xa6 0x0 0x1984 0xdc 0x0 0x1988 0xdc 0x0 0x198c 0x5c 0x0 0x1990 0x7b 0x0 0x1994 0xb4 0x0 0x19b4 0x4 0x0 0x19b8 0x38 0x0 0x1860 0xa0 0x0 0x19bc 0xc 0x0 0x18dc 0x1f 0x0 0x19c4 0x10 0x0 0x1cc4 0xd0 0x0 0x1cc8 0x7 0x0 0x1ccc 0x20 0x0 0x1cd8 0x13 0x0 0x1cdc 0x21 0x0 0x1d88 0xa9 0x0 0x1db0 0xa 0x0 0x1dc0 0x88 0x0 0x1dc4 0x13 0x0 0x1dd0 0xc 0x0 0x1ddc 0x4b 0x0 0x1dec 0x10 0x0 0x1f18 0xf8 0x0 0x1f38 0x7 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1c14 0x1f08 0x1f14 0x1c40 0x1c00 0x1c44 0xffff 0x8 0x4 0x1c 0x0 0x10 0x1c8c 0x24>;
			clocks = <0x5f 0xb0 0x5f 0xb1 0x5e 0x0 0x5f 0xae 0x5f 0xb0>;
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk";
			resets = <0x5f 0x13 0x5f 0x14>;
			reset-names = "global_phy_reset", "phy_reset";
			phandle = <0x1c6>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x3cf>;
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x86 0xaf 0x0>;
			qcom,iommu-dma = "disabled";
			qcom,usb-audio-stream-id = <0xf>;
			qcom,usb-audio-intr-num = <0x2>;
		};

		ipcc-self-ping-apss {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x58 0x8 0x2 0x4>;
			mboxes = <0x58 0x8 0x2>;
			phandle = <0x3d0>;
		};

		ipcc-self-ping-cdsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x58 0x6 0x3 0x4>;
			mboxes = <0x58 0x6 0x3>;
			phandle = <0x3d1>;
		};

		ipcc-self-ping-adsp {
			compatible = "qcom,ipcc-self-ping";
			interrupts-extended = <0x58 0x3 0x3 0x4>;
			mboxes = <0x58 0x3 0x3>;
			phandle = <0x3d2>;
		};

		qcom,icnss@C800000 {
			compatible = "qcom,icnss";
			reg = <0xc800000 0x800000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_ipa";
			iommus = <0x86 0x80 0x1>;
			interrupts = <0x0 0x166 0x4 0x0 0x167 0x4 0x0 0x168 0x4 0x0 0x169 0x4 0x0 0x16a 0x4 0x0 0x16b 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4>;
			qcom,iommu-dma = "fastmap";
			qcom,iommu-faults = "stall-disable", "HUPCF", "non-fatal";
			qcom,wlan-msa-fixed-region = <0x1ca>;
			qcom,iommu-dma-addr-pool = <0xa0000000 0x10000000>;
			qcom,iommu-geometry = <0xa0000000 0x10010000>;
			vdd-cx-mx-supply = <0x1cb>;
			vdd-1.8-xo-supply = <0x1cc>;
			vdd-1.3-rfa-supply = <0x1cd>;
			vdd-3.3-ch1-supply = <0x1ce>;
			vdd-3.3-ch0-supply = <0x1cf>;
			vdd-smps-supply = <0x1d0>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,vdd-3.3-ch1-config = <0x2dc6c0 0x328980>;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			phandle = <0x3d3>;

			qcom,smp2p_map_wlan_1_in {
				interrupts-extended = <0x1d1 0x0 0x0 0x1d1 0x1 0x0>;
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
			};
		};

		bt_wcn3990 {
			compatible = "qcom,wcn3990";
			qcom,bt-sw-ctrl-gpio = <0x89 0x45 0x0>;
			qcom,bt-vdd-smps-supply = <0x1d0>;
			qcom,bt-vdd-io-supply = <0x1d2>;
			qcom,bt-vdd-core-supply = <0x1cd>;
			qcom,bt-vdd-pa-supply = <0x1cf>;
			qcom,bt-vdd-xtal-supply = <0x1cc>;
			qcom,bt-vdd-smps-config = <0xf03c0 0xf03c0 0x1 0x0>;
			qcom,bt-vdd-io-config = <0x19f0a0 0x1cfde0 0x1 0x0>;
			qcom,bt-vdd-core-config = <0x13e5c0 0x13e5c0 0x1 0x0>;
			qcom,bt-vdd-pa-config = <0x2dc6c0 0x328980 0x1 0x0>;
			qcom,bt-vdd-xtal-config = <0x19f0a0 0x1cfde0 0x1 0x0>;
			phandle = <0x3d4>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-states = <0x1d3 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupts-extended = <0x1d4 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-states = <0x1d5 0x0>;
			qcom,smem-state-names = "rdbg-smp2p-out";
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupts-extended = <0x1d6 0x0 0x0>;
			interrupt-names = "rdbg-smp2p-in";
		};
	};

	__symbols__ {
		reserved_memory = "/reserved-memory";
		hyp_mem = "/reserved-memory/hyp@80000000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@80700000";
		reserved_xbl_uefi = "/reserved-memory/reserved_xbl_uefi@80880000";
		smem_mem = "/reserved-memory/smem@80900000";
		fw_mem = "/reserved-memory/fw_mem@80b00000";
		pil_wlan_mem = "/reserved-memory/wlan@86500000";
		pil_adsp_mem = "/reserved-memory/adsp@86700000";
		pil_cdsp_mem = "/reserved-memory/cdsp@88700000";
		pil_video_mem = "/reserved-memory/video@8a500000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw@8aa00000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi@8aa10000";
		pil_gpu_micro_code_mem = "/reserved-memory/gpu_micro_code@8aa1a000";
		pil_mpss_wlan_mem = "/reserved-memory/mpss_wlan@8b800000";
		removed_mem = "/reserved-memory/removed_region@c0000000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		dump_mem = "/reserved-memory/mem_dump_region";
		splash_memory = "/reserved-memory/splash_region@0x85200000";
		dfps_data_memory = "/reserved-memory/dfps_data_region@85e00000";
		qcom = "/reserved-memory/ramoops";
		adsp_mem = "/reserved-memory/adsp_region";
		user_contig_mem = "/reserved-memory/user_contig_region";
		qseecom_mem = "/reserved-memory/qseecom_region";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		memshare_mem = "/reserved-memory/memshare_region";
		aliases = "/aliases";
		firmware = "/firmware";
		CPU0 = "/cpus/cpu@0";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		CPU1 = "/cpus/cpu@100";
		L2_1 = "/cpus/cpu@100/l2-cache";
		CPU2 = "/cpus/cpu@200";
		L2_2 = "/cpus/cpu@200/l2-cache";
		CPU3 = "/cpus/cpu@300";
		L2_3 = "/cpus/cpu@300/l2-cache";
		CPU4 = "/cpus/cpu@400";
		L2_4 = "/cpus/cpu@400/l2-cache";
		CPU5 = "/cpus/cpu@500";
		L2_5 = "/cpus/cpu@500/l2-cache";
		CPU6 = "/cpus/cpu@600";
		L2_6 = "/cpus/cpu@600/l2-cache";
		CPU7 = "/cpus/cpu@700";
		L2_7 = "/cpus/cpu@700/l2-cache";
		soc = "/soc";
		slim_aud = "/soc/slim@a5c0000";
		btfmslim_codec = "/soc/slim@a5c0000/wcn3990";
		intc = "/soc/interrupt-controller@f200000";
		spmi_bus = "/soc/qcom,spmi@1c40000";
		thermal_zones = "/soc/thermal-zones";
		mmw_pa1_trip0 = "/soc/thermal-zones/modem-mmw-pa1-step/trips/mmw-pa1-trip0";
		mmw_pa1_trip1 = "/soc/thermal-zones/modem-mmw-pa1-step/trips/mmw-pa1-trip1";
		mmw_pa1_trip2 = "/soc/thermal-zones/modem-mmw-pa1-step/trips/mmw-pa1-trip2";
		mmw_pa2_trip0 = "/soc/thermal-zones/modem-mmw-pa2-step/trips/mmw-pa2-trip0";
		mmw_pa2_trip1 = "/soc/thermal-zones/modem-mmw-pa2-step/trips/mmw-pa2-trip1";
		mmw_pa2_trip2 = "/soc/thermal-zones/modem-mmw-pa2-step/trips/mmw-pa2-trip2";
		mmw_pa3_trip0 = "/soc/thermal-zones/modem-mmw-pa3-step/trips/mmw-pa3-trip0";
		mmw_pa3_trip1 = "/soc/thermal-zones/modem-mmw-pa3-step/trips/mmw-pa3-trip1";
		mmw_pa3_trip2 = "/soc/thermal-zones/modem-mmw-pa3-step/trips/mmw-pa3-trip2";
		mdmss0_trip0 = "/soc/thermal-zones/mdm-core0-step/trips/mdmss0-trip0";
		mdmss0_trip1 = "/soc/thermal-zones/mdm-core0-step/trips/mdmss0-trip1";
		mdmss0_trip2 = "/soc/thermal-zones/mdm-core0-step/trips/mdmss0-trip2";
		mdmss1_trip0 = "/soc/thermal-zones/mdm-core1-step/trips/mdmss1-trip0";
		mdmss1_trip1 = "/soc/thermal-zones/mdm-core1-step/trips/mdmss1-trip1";
		mdmss1_trip2 = "/soc/thermal-zones/mdm-core1-step/trips/mdmss1-trip2";
		mdmss2_trip0 = "/soc/thermal-zones/mdm-vec-step/trips/mdmss2-trip0";
		mdmss2_trip1 = "/soc/thermal-zones/mdm-vec-step/trips/mdmss2-trip1";
		mdmss2_trip2 = "/soc/thermal-zones/mdm-vec-step/trips/mdmss2-trip2";
		mdmss3_trip0 = "/soc/thermal-zones/mdm-scl-step/trips/mdmss3-trip0";
		mdmss3_trip1 = "/soc/thermal-zones/mdm-scl-step/trips/mdmss3-trip1";
		mdmss3_trip2 = "/soc/thermal-zones/mdm-scl-step/trips/mdmss3-trip2";
		cpu00_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu00-config";
		cpu01_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu01-config";
		cpu02_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu02-config";
		cpu03_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu03-config";
		cpu04_config = "/soc/thermal-zones/cpu-0-4-step/trips/cpu04-config";
		cpu05_config = "/soc/thermal-zones/cpu-0-5-step/trips/cpu05-config";
		cpu10_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu10-config";
		cpu11_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu11-config";
		cpu12_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu12-config";
		cpu13_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu13-config";
		gpuss_config = "/soc/thermal-zones/gpuss-max-step/trips/active-config0";
		q6_hvx_trip0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip0";
		q6_hvx_cx_mon = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-cx-mon";
		zeroc_0_trip = "/soc/thermal-zones/zeroc-0-step/trips/active-config0";
		zeroc_1_trip = "/soc/thermal-zones/zeroc-1-step/trips/active-config0";
		arch_timer = "/soc/timer";
		memtimer = "/soc/timer@f420000";
		cpu_pmu = "/soc/cpu-pmu";
		c100_scandump = "/soc/mem_dump/c100_scandump";
		c101_scandump = "/soc/mem_dump/c101_scandump";
		c102_scandump = "/soc/mem_dump/c102_scandump";
		c103_scandump = "/soc/mem_dump/c103_scandump";
		wdog = "/soc/qcom,wdt@f410000";
		wakegic = "/soc/wake-gic";
		rpm_bus = "/soc/qcom,rpm-smd";
		pm6125_s5 = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5";
		S5A = "/soc/qcom,rpm-smd/rpm-regulator-smpa5/regulator-s5";
		pm6125_s6 = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		S6A = "/soc/qcom,rpm-smd/rpm-regulator-smpa6/regulator-s6";
		pm6125_s7 = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7";
		S7A = "/soc/qcom,rpm-smd/rpm-regulator-smpa7/regulator-s7";
		S8A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8-level";
		pm6125_s8_level = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8-level";
		S8A_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8-level-ao";
		pm6125_s8_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpa8/regulator-s8-level-ao";
		L1A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		pm6125_l1_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa1/regulator-l1-level";
		pm6125_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		L2A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa2/regulator-l2";
		pm6125_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		L3A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa3/regulator-l3";
		pm6125_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		L4A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa4/regulator-l4";
		pm6125_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		L5A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa5/regulator-l5";
		pm6125_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		L6A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa6/regulator-l6";
		pm6125_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		L7A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa7/regulator-l7";
		pm6125_l8 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		L8A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa8/regulator-l8";
		pm6125_l9 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		L9A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa9/regulator-l9";
		pm6125_l10 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		L10A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa10/regulator-l10";
		pm6125_l11 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		L11A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa11/regulator-l11";
		pm6125_l12 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		L12A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa12/regulator-l12";
		pm6125_l13 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		L13A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa13/regulator-l13";
		pm6125_l14 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		L14A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa14/regulator-l14";
		pm6125_l15 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		L15A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa15/regulator-l15";
		pm6125_l16 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L16A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa16/regulator-l16";
		L17A_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17-level";
		pm6125_l17_level = "/soc/qcom,rpm-smd/rpm-regulator-ldoa17/regulator-l17-level";
		pm6125_l18 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		L18A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa18/regulator-l18";
		pm6125_l19 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		L19A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa19/regulator-l19";
		pm6125_l20 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		L20A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa20/regulator-l20";
		pm6125_l21 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		L21A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa21/regulator-l21";
		pm6125_l22 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		L22A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa22/regulator-l22";
		pm6125_l23 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		L23A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa23/regulator-l23";
		pm6125_l24 = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		L24A = "/soc/qcom,rpm-smd/rpm-regulator-ldoa24/regulator-l24";
		S1E_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpe1/regulator-s1-level";
		pmr735a_s1_level = "/soc/qcom,rpm-smd/rpm-regulator-smpe1/regulator-s1-level";
		S1E_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpe1/regulator-s1-floor-level";
		pmr735a_s1_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpe1/regulator-s1-floor-level";
		S1E_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpe1/regulator-s1-level-ao";
		pmr735a_s1_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpe1/regulator-s1-level-ao";
		mx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpe1/mx-cdev-lvl";
		S2E_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpe2/regulator-s2-level";
		pmr735a_s2_level = "/soc/qcom,rpm-smd/rpm-regulator-smpe2/regulator-s2-level";
		S2E_FLOOR_LEVEL = "/soc/qcom,rpm-smd/rpm-regulator-smpe2/regulator-s2-floor-level";
		pmr735a_s2_floor_level = "/soc/qcom,rpm-smd/rpm-regulator-smpe2/regulator-s2-floor-level";
		S2E_LEVEL_AO = "/soc/qcom,rpm-smd/rpm-regulator-smpe2/regulator-s2-level-ao";
		pmr735a_s2_level_ao = "/soc/qcom,rpm-smd/rpm-regulator-smpe2/regulator-s2-level-ao";
		cx_cdev = "/soc/qcom,rpm-smd/rpm-regulator-smpe2/cx-cdev-lvl";
		pmr735a_l1 = "/soc/qcom,rpm-smd/rpm-regulator-ldoe1/regulator-l1";
		L1E = "/soc/qcom,rpm-smd/rpm-regulator-ldoe1/regulator-l1";
		pmr735a_l2 = "/soc/qcom,rpm-smd/rpm-regulator-ldoe2/regulator-l2";
		L2E = "/soc/qcom,rpm-smd/rpm-regulator-ldoe2/regulator-l2";
		pmr735a_l3 = "/soc/qcom,rpm-smd/rpm-regulator-ldoe3/regulator-l3";
		L3E = "/soc/qcom,rpm-smd/rpm-regulator-ldoe3/regulator-l3";
		pmr735a_l4 = "/soc/qcom,rpm-smd/rpm-regulator-ldoe4/regulator-l4";
		L4E = "/soc/qcom,rpm-smd/rpm-regulator-ldoe4/regulator-l4";
		pmr735a_l5 = "/soc/qcom,rpm-smd/rpm-regulator-ldoe5/regulator-l5";
		L5E = "/soc/qcom,rpm-smd/rpm-regulator-ldoe5/regulator-l5";
		pmr735a_l6 = "/soc/qcom,rpm-smd/rpm-regulator-ldoe6/regulator-l6";
		L6E = "/soc/qcom,rpm-smd/rpm-regulator-ldoe6/regulator-l6";
		pmr735a_l7 = "/soc/qcom,rpm-smd/rpm-regulator-ldoe7/regulator-l7";
		L7E = "/soc/qcom,rpm-smd/rpm-regulator-ldoe7/regulator-l7";
		rpm_smd_cdev = "/soc/qcom,rpm-smd/rpm-smd-cdev";
		ipcc_mproc = "/soc/qcom,ipcc@208000";
		clk_virt = "/soc/interconnect";
		mmnrt_virt = "/soc/interconnect@0";
		mmrt_virt = "/soc/interconnect@1";
		system_noc = "/soc/interconnect@1880000";
		config_noc = "/soc/interconnect@1900000";
		bimc = "/soc/interconnect@4480000";
		cpucp_l3_cpu = "/soc/l3_cpu@fd90000";
		jtag_mm0 = "/soc/jtagmm@9040000";
		jtag_mm1 = "/soc/jtagmm@9140000";
		jtag_mm2 = "/soc/jtagmm@9240000";
		jtag_mm3 = "/soc/jtagmm@9340000";
		jtag_mm4 = "/soc/jtagmm@9440000";
		jtag_mm5 = "/soc/jtagmm@9540000";
		jtag_mm6 = "/soc/jtagmm@9640000";
		jtag_mm7 = "/soc/jtagmm@9740000";
		xo_board = "/soc/clocks/xo-board";
		sleep_clk = "/soc/clocks/sleep-clk";
		rpmcc = "/soc/clock-controller";
		gcc = "/soc/clock-controller@1400000";
		dispcc = "/soc/clock-controller@5f00000";
		gpucc = "/soc/clock-controller@5990000";
		cpucc = "/soc/syscon@faa0018";
		mccc = "/soc/syscon@0447d200";
		debugcc = "/soc/clock-controller@0";
		cpufreq_hw = "/soc/qcom,cpufreq-hw";
		cpu0_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu0-isolate";
		cpu1_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu1-isolate";
		cpu2_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu2-isolate";
		cpu3_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu3-isolate";
		cpu4_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu4-isolate";
		cpu5_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu5-isolate";
		cpu6_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu6-isolate";
		cpu7_isolate = "/soc/qcom,cpufreq-hw/qcom,cpu-isolation/cpu7-isolate";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		cpu_cpu_ddr_bw = "/soc/qcom,cpu-cpu-ddr-bw";
		cpu_cpu_ddr_bwmon = "/soc/qcom,cpu-cpu-ddr-bwmon@4520300";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu1_cpu_l3_lat = "/soc/qcom,cpu1-cpu-l3-lat";
		cpu2_cpu_l3_lat = "/soc/qcom,cpu2-cpu-l3-lat";
		cpu3_cpu_l3_lat = "/soc/qcom,cpu3-cpu-l3-lat";
		cpu4_cpu_l3_lat = "/soc/qcom,cpu4-cpu-l3-lat";
		cpu5_cpu_l3_lat = "/soc/qcom,cpu5-cpu-l3-lat";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_ddr_lat = "/soc/qcom,cpu0-cpu-ddr-lat";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu7_cpu_l3_lat = "/soc/qcom,cpu7-cpu-l3-lat";
		cpu6_cpu_ddr_lat = "/soc/qcom,cpu6-cpu-ddr-lat";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu0_cpu_l3_tbl = "/soc/qcom,cpu0-cpu-l3-tbl";
		cpu6_cpu_l3_tbl = "/soc/qcom,cpu6-cpu-l3-tbl";
		cpu_memlat_cpugrp = "/soc/qcom,cpu-cpugrp";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu0-cpu-l3-latmon";
		cpu1_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu1-cpu-l3-latmon";
		cpu2_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu2-cpu-l3-latmon";
		cpu3_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu3-cpu-l3-latmon";
		cpu4_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu4-cpu-l3-latmon";
		cpu5_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu5-cpu-l3-latmon";
		cpu0_cpu_ddr_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu0-cpu-ddr-latmon";
		cpu0_computemon = "/soc/qcom,cpu-cpugrp/qcom,cpu0-computemon";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu6-cpu-l3-latmon";
		cpu7_cpu_l3_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu7-cpu-l3-latmon";
		cpu6_cpu_ddr_latmon = "/soc/qcom,cpu-cpugrp/qcom,cpu6-cpu-ddr-latmon";
		cpu6_computemon = "/soc/qcom,cpu-cpugrp/qcom,cpu6-computemon";
		tcsr_mutex_block = "/soc/syscon@340000";
		tcsr_mutex = "/soc/hwlock";
		smem = "/soc/qcom,smem";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		dcc = "/soc/dcc_v2@16db000";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		rpm_msg_ram = "/soc/memory@045f0000";
		glink_modem = "/soc/qcom,glink/modem";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		ufsphy_mem = "/soc/ufsphy_mem@4807000";
		ufshc_mem = "/soc/ufshc@4804000";
		sdhc_1 = "/soc/sdhci@4744000";
		sdhc_2 = "/soc/sdhci@4784000";
		pil_lpass = "/soc/qcom,lpass@a400000";
		pil_turing = "/soc/qcom,turing@b000000";
		pil_modem = "/soc/qcom,mss@06000000";
		qcom_qseecom = "/soc/qseecom@c1800000";
		qcom_cedev = "/soc/qcedev@1b20000";
		qcom_crypto = "/soc/qcrypto@1b20000";
		qcom_rng = "/soc/qrng@4453000";
		qcom_hwkm = "/soc/hwkm@4440000";
		qcom_tzlog = "/soc/tz-log@c125720";
		eud = "/soc/qcom,msm-eud@1628000";
		ipa_hw = "/soc/qcom,ipa@0x5800000";
		ipa_smmu_ap = "/soc/qcom,ipa@0x5800000/ipa_smmu_ap";
		ipa_smmu_wlan = "/soc/qcom,ipa@0x5800000/ipa_smmu_wlan";
		ipa_smmu_uc = "/soc/qcom,ipa@0x5800000/ipa_smmu_uc";
		ipa_smmu_11ad = "/soc/qcom,ipa@0x5800000/ipa_smmu_11ad";
		qfprom = "/soc/qfprom@1b40000";
		gpu_speed_bin = "/soc/qfprom@1b40000/gpu_speed_bin@6015";
		adsp_variant = "/soc/qfprom@1b40000/adsp_variant@1E6";
		feat_conf8 = "/soc/qfprom@1b40000/feat_conf8@6024";
		gpu_gaming_bin = "/soc/qfprom@1b40000/gpu_gaming_bin@6026";
		feat_conf9 = "/soc/qfprom@1b40000/feat_conf9@6028";
		qfprom_sys = "/soc/qfprom@0";
		cx_ipeak_lm = "/soc/cx_ipeak@3ed000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		msm_gpu = "/soc/qcom,kgsl-3d0@5900000";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@5940000";
		gfx3d_user = "/soc/qcom,kgsl-iommu@5940000/gfx3d_user";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@5940000/gfx3d_secure";
		tlmm = "/soc/pinctrl@400000";
		qupv3_se0_i2c_pins = "/soc/pinctrl@400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_active = "/soc/pinctrl@400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		nfc_int_active = "/soc/pinctrl@400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@400000/nfc/nfc_int_suspend";
		nfc_enable_active = "/soc/pinctrl@400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@400000/nfc/nfc_enable_suspend";
		qupv3_se0_spi_pins = "/soc/pinctrl@400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_active = "/soc/pinctrl@400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_sleep = "/soc/pinctrl@400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se1_4uart_pins = "/soc/pinctrl@400000/qupv3_se1_4uart_pins";
		qupv3_se1_default_cts = "/soc/pinctrl@400000/qupv3_se1_4uart_pins/qupv3_se1_default_cts";
		qupv3_se1_default_rtsrx = "/soc/pinctrl@400000/qupv3_se1_4uart_pins/qupv3_se1_default_rtsrx";
		qupv3_se1_default_tx = "/soc/pinctrl@400000/qupv3_se1_4uart_pins/qupv3_se1_default_tx";
		qupv3_se1_ctsrx = "/soc/pinctrl@400000/qupv3_se1_4uart_pins/qupv3_se1_ctsrx";
		qupv3_se1_rts = "/soc/pinctrl@400000/qupv3_se1_4uart_pins/qupv3_se1_rts";
		qupv3_se1_tx = "/soc/pinctrl@400000/qupv3_se1_4uart_pins/qupv3_se1_tx";
		qupv3_se2_i2c_pins = "/soc/pinctrl@400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_active = "/soc/pinctrl@400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se2_spi_pins = "/soc/pinctrl@400000/qupv3_se2_spi_pins";
		qupv3_se2_spi_active = "/soc/pinctrl@400000/qupv3_se2_spi_pins/qupv3_se2_spi_active";
		qupv3_se2_spi_sleep = "/soc/pinctrl@400000/qupv3_se2_spi_pins/qupv3_se2_spi_sleep";
		qupv3_se6_i2c_pins = "/soc/pinctrl@400000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_active = "/soc/pinctrl@400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi_pins = "/soc/pinctrl@400000/qupv3_se6_spi_pins";
		qupv3_se6_spi_active = "/soc/pinctrl@400000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_sleep = "/soc/pinctrl@400000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c_pins = "/soc/pinctrl@400000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_active = "/soc/pinctrl@400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_i2c_pins = "/soc/pinctrl@400000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_active = "/soc/pinctrl@400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se9_2uart_pins = "/soc/pinctrl@400000/qupv3_se9_2uart_pins";
		qupv3_se9_2uart_active = "/soc/pinctrl@400000/qupv3_se9_2uart_pins/qupv3_se9_2uart_active";
		qupv3_se9_2uart_sleep = "/soc/pinctrl@400000/qupv3_se9_2uart_pins/qupv3_se9_2uart_sleep";
		qupv3_se10_i2c_pins = "/soc/pinctrl@400000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_active = "/soc/pinctrl@400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		sdc1_on = "/soc/pinctrl@400000/sdc1_on";
		sdc1_off = "/soc/pinctrl@400000/sdc1_off";
		sdc2_on = "/soc/pinctrl@400000/sdc2_on";
		sdc2_off = "/soc/pinctrl@400000/sdc2_off";
		spkr_1_sd_n_sleep = "/soc/pinctrl@400000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_1_sd_n_active = "/soc/pinctrl@400000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@400000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@400000/spkr_2_sd_n/spkr_2_sd_n_active";
		wcd937x_reset_active = "/soc/pinctrl@400000/wcd937x_reset_active";
		wcd937x_reset_sleep = "/soc/pinctrl@400000/wcd937x_reset_sleep";
		pmx_sde_te = "/soc/pinctrl@400000/pmx_sde_te";
		sde_te_active = "/soc/pinctrl@400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@400000/pmx_sde_te/sde_te_suspend";
		ts_active = "/soc/pinctrl@400000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@400000/pmx_ts_int_suspend/ts_int_suspend";
		ts_reset_suspend = "/soc/pinctrl@400000/pmx_ts_reset_suspend/ts_reset_suspend";
		pmx_ts_release = "/soc/pinctrl@400000/pmx_ts_release/pmx_ts_release";
		cci0_active = "/soc/pinctrl@400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@400000/cci1_suspend";
		cci2_active = "/soc/pinctrl@400000/cci2_active";
		cci2_suspend = "/soc/pinctrl@400000/cci2_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@400000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@400000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@400000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@400000/cam_sensor_mclk4_suspend";
		cam_sensor_rear0_reset_active = "/soc/pinctrl@400000/cam_sensor_rear0_reset_active";
		cam_sensor_rear0_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear0_reset_suspend";
		cam_sensor_rear1_reset_active = "/soc/pinctrl@400000/cam_sensor_rear1_reset_active";
		cam_sensor_rear1_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear1_reset_suspend";
		cam_sensor_rear2_reset_active = "/soc/pinctrl@400000/cam_sensor_rear2_reset_active";
		cam_sensor_rear2_reset_suspend = "/soc/pinctrl@400000/cam_sensor_rear2_reset_suspend";
		cam_sensor_front0_reset_active = "/soc/pinctrl@400000/cam_sensor_front0_reset_active";
		cam_sensor_front0_reset_suspend = "/soc/pinctrl@400000/cam_sensor_front0_reset_suspend";
		cam_sensor_reset4_active = "/soc/pinctrl@400000/cam_sensor_reset4_active";
		cam_sensor_reset4_suspend = "/soc/pinctrl@400000/cam_sensor_reset4_suspend";
		cam_flash_strobe_active = "/soc/pinctrl@400000/cam_flash_strobe_active";
		cam_flash_strobe_suspend = "/soc/pinctrl@400000/cam_flash_strobe_suspend";
		cam_flash_torch_active = "/soc/pinctrl@400000/cam_flash_torch_active";
		cam_flash_torch_suspend = "/soc/pinctrl@400000/cam_flash_torch_suspend";
		cam_flash_hwen_active = "/soc/pinctrl@400000/cam_flash_hwen_active";
		cam_flash_hwen_suspend = "/soc/pinctrl@400000/cam_flash_hwen_suspend";
		cam_flash_tx_active = "/soc/pinctrl@400000/cam_flash_tx_active";
		cam_flash_tx_suspend = "/soc/pinctrl@400000/cam_flash_tx_suspend";
		pm8008_active = "/soc/pinctrl@400000/pm8008_active";
		refgen = "/soc/refgen-regulator@162F000";
		gcc_camss_top_gdsc = "/soc/qcom,gdsc@1458004";
		gcc_ufs_phy_gdsc = "/soc/qcom,gdsc@1445004";
		gcc_usb30_prim_gdsc = "/soc/qcom,gdsc@141a004";
		gcc_vcodec0_gdsc = "/soc/qcom,gdsc@1458098";
		gcc_venus_gdsc = "/soc/qcom,gdsc@145807c";
		hlos1_vote_mm_snoc_mmu_tbu_rt_gdsc = "/soc/qcom,gdsc@147d074";
		hlos1_vote_mm_snoc_mmu_tbu_nrt_gdsc = "/soc/qcom,gdsc@147d078";
		hlos1_vote_turing_mmu_tbu1_gdsc = "/soc/qcom,gdsc@147d060";
		hlos1_vote_turing_mmu_tbu0_gdsc = "/soc/qcom,gdsc@147d07c";
		mdss_core_gdsc = "/soc/qcom,gdsc@5f01004";
		gpu_gx_domain_addr = "/soc/syscon@5991508";
		gpu_cx_hw_ctrl = "/soc/syscon@5991540";
		gpu_gx_sw_reset = "/soc/syscon@5991008";
		gpu_gx_acd_reset = "/soc/syscon@5991160";
		gpu_gx_acd_misc_reset = "/soc/syscon@5998004";
		gpu_cx_gdsc = "/soc/qcom,gdsc@599106c";
		gpu_gx_gdsc = "/soc/qcom,gdsc@599100c";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		system_secure_heap = "/soc/qcom,ion/qcom,ion-heap@9";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5940000";
		apps_smmu = "/soc/apps-smmu@0c600000";
		anoc_1_tbu = "/soc/apps-smmu@0c600000/anoc_1_tbu@0c705000";
		anoc_2_tbu = "/soc/apps-smmu@0c600000/anoc_2_tbu@0c709000";
		mm_rt_tbu = "/soc/apps-smmu@0c600000/mm_rt_tbu@0c70d000";
		mm_nrt_tbu = "/soc/apps-smmu@0c600000/mm_nrt_tbu@0c711000";
		compute_dsp_tbu = "/soc/apps-smmu@0c600000/compute_dsp_0_tbu@0c715000";
		csr = "/soc/csr@8001000";
		swao_csr = "/soc/csr@8a03000";
		apss_tgu = "/soc/tgu@9840000";
		stm = "/soc/stm@8002000";
		stm_out_funnel_in0 = "/soc/stm@8002000/out-ports/port/endpoint";
		etm0 = "/soc/etm@9040000";
		etm0_out_funnel_apss1 = "/soc/etm@9040000/out-ports/port/endpoint";
		etm1 = "/soc/etm@9140000";
		etm1_out_funnel_apss1 = "/soc/etm@9140000/out-ports/port/endpoint";
		etm2 = "/soc/etm@9240000";
		etm2_out_funnel_apss1 = "/soc/etm@9240000/out-ports/port/endpoint";
		etm3 = "/soc/etm@9340000";
		etm3_out_funnel_apss1 = "/soc/etm@9340000/out-ports/port/endpoint";
		etm4 = "/soc/etm@9440000";
		etm4_out_funnel_apss1 = "/soc/etm@9440000/out-ports/port/endpoint";
		etm5 = "/soc/etm@9540000";
		etm5_out_funnel_apss1 = "/soc/etm@9540000/out-ports/port/endpoint";
		etm6 = "/soc/etm@9640000";
		etm6_out_funnel_apss1 = "/soc/etm@9640000/out-ports/port/endpoint";
		etm7 = "/soc/etm@9740000";
		etm7_out_funnel_apss1 = "/soc/etm@9740000/out-ports/port/endpoint";
		tpdm_mapss = "/soc/tpdm@8a01000";
		tpdm_mapss_out_tpda_mapss0 = "/soc/tpdm@8a01000/out-ports/port/endpoint";
		snoc = "/soc/snoc";
		snoc_out_funnel_in0 = "/soc/snoc/out-ports/port/endpoint";
		audio_etm_out_funnel_lpass = "/soc/audio_etm/out-ports/port/endpoint";
		tpdm_lpass_lpi = "/soc/tpdm@8a26000";
		tpdm_lpass_lpi_out_funnel_lpass = "/soc/tpdm@8a26000/out-ports/port/endpoint";
		tpdm_wcss = "/soc/tpdm@899c000";
		tpdm_wcss_out_funnel_wcss = "/soc/tpdm@899c000/out-ports/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@98a0000";
		tpdm_llm_silver_out_tpda_apss0 = "/soc/tpdm@98a0000/out-ports/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@98b0000";
		tpdm_llm_gold_out_tpda_apss1 = "/soc/tpdm@98b0000/out-ports/port/endpoint";
		tpdm_actpm = "/soc/tpdm@9860000";
		tpdm_acptm_out_tpda_apss2 = "/soc/tpdm@9860000/out-ports/port/endpoint";
		tpdm_apss = "/soc/tpdm@9861000";
		tpdm_apss_out_tpda_apss3 = "/soc/tpdm@9861000/out-ports/port/endpoint";
		tpdm_modem0 = "/soc/tpdm@8800000";
		tpdm_modem0_out_tpda_modem0 = "/soc/tpdm@8800000/out-ports/port/endpoint";
		tpdm_modem1 = "/soc/tpdm@8801000";
		tpdm_modem1_out_tpda_modem1 = "/soc/tpdm@8801000/out-ports/port/endpoint";
		modem_etm1 = "/soc/modem_etm1";
		modem_etm0_out_funnel_modem0 = "/soc/modem_etm1/out-ports/port/endpoint";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm1_out_funnel_modem1 = "/soc/modem_etm0/out-ports/port/endpoint";
		modem_diag = "/soc/dummy_source";
		modem_diag_out_funnel_modem1_dup = "/soc/dummy_source/out-ports/port/endpoint";
		tpdm_center = "/soc/tpdm@8b60000";
		tpdm_center_out_tpda_center27 = "/soc/tpdm@8b60000/out-ports/port/endpoint";
		tpdm_ipcc = "/soc/tpdm@8b61000";
		tpdm_ipcc_out_tpda_center28 = "/soc/tpdm@8b61000/out-ports/port/endpoint";
		tpdm_dlct = "/soc/tpdm@8b30000";
		tpdm_dlct_out_tpda_center0 = "/soc/tpdm@8b30000/out-ports/port/endpoint";
		tpdm_gpu = "/soc/tpdm@8940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@8940000/out-ports/port/endpoint";
		tpdm_turing = "/soc/tpdm@8860000";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@8860000/out-ports/port/endpoint";
		tpdm_turing_llm = "/soc/tpdm@8861000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm@8861000/out-ports/port/endpoint";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/out-ports/port/endpoint";
		tpdm_ddr0 = "/soc/tpdm@8a58000";
		tpdm_ddr0_out_funnel_ddr = "/soc/tpdm@8a58000/out-ports/port/endpoint";
		tpdm_ddr1 = "/soc/tpdm@8a59000";
		tpdm_ddr1_out_funnel_ddr = "/soc/tpdm@8a59000/out-ports/port/endpoint";
		tpdm_vsense = "/soc/tpdm@8840000";
		tpdm_vsense_out_tpda_qdss23 = "/soc/tpdm@8840000/out-ports/port/endpoint";
		tpdm_dcc = "/soc/tpdm@8870000";
		tpdm_dcc_out_tpda_qdss24 = "/soc/tpdm@8870000/out-ports/port/endpoint";
		tpdm_prng = "/soc/tpdm@884c000";
		tpdm_prng_out_tpda_qdss25 = "/soc/tpdm@884c000/out-ports/port/endpoint";
		tpdm_qm = "/soc/tpdm@89d0000";
		tpdm_qm_out_tpda_qdss26 = "/soc/tpdm@89d0000/out-ports/port/endpoint";
		tpdm_north = "/soc/tpdm@89c0000";
		tpdm_north_out_tpda_qdss27 = "/soc/tpdm@89c0000/out-ports/port/endpoint";
		tpdm_spdm = "/soc/tpdm@800f000";
		tpdm_spdm_out_tpda_qdss28 = "/soc/tpdm@800f000/out-ports/port/endpoint";
		tpdm_sdcc5_2 = "/soc/tpdm@8a68000";
		tpdm_sdcc0_out_tpda_qdss29 = "/soc/tpdm@8a68000/out-ports/port/endpoint";
		tpdm_sdcc5_1 = "/soc/tpdm@8990000";
		tpdm_sdcc1_out_tpda_qdss30 = "/soc/tpdm@8990000/out-ports/port/endpoint";
		tpdm_pimem = "/soc/tpdm@8850000";
		tpdm_pimem_out_tpda_qdss31 = "/soc/tpdm@8850000/out-ports/port/endpoint";
		funnel_apss1 = "/soc/funnel@9800000";
		funnel_apss1_out_funnel_apps0 = "/soc/funnel@9800000/out-ports/port/endpoint";
		funnel_apss1_in_etm0 = "/soc/funnel@9800000/in-ports/port@0/endpoint";
		funnel_apss1_in_etm1 = "/soc/funnel@9800000/in-ports/port@1/endpoint";
		funnel_apss1_in_etm2 = "/soc/funnel@9800000/in-ports/port@2/endpoint";
		funnel_apss1_in_etm3 = "/soc/funnel@9800000/in-ports/port@3/endpoint";
		funnel_apss1_in_etm4 = "/soc/funnel@9800000/in-ports/port@4/endpoint";
		funnel_apss1_in_etm5 = "/soc/funnel@9800000/in-ports/port@5/endpoint";
		funnel_apss1_in_etm6 = "/soc/funnel@9800000/in-ports/port@6/endpoint";
		funnel_apss1_in_etm7 = "/soc/funnel@9800000/in-ports/port@7/endpoint";
		tpda_apss = "/soc/tpda@9863000";
		tpda_apss_out_funnel_apps0 = "/soc/tpda@9863000/out-ports/port/endpoint";
		tpda_apss0_in_tpdm_llm_silver = "/soc/tpda@9863000/in-ports/port@0/endpoint";
		tpda_apss1_in_tpdm_llm_gold = "/soc/tpda@9863000/in-ports/port@1/endpoint";
		tpda_apss2_in_tpdm_acptm = "/soc/tpda@9863000/in-ports/port@2/endpoint";
		tpda_apss3_in_tpdm_apss = "/soc/tpda@9863000/in-ports/port@3/endpoint";
		funnel_apps0 = "/soc/funnel@9810000";
		funnel_apps0_out_funnel_in1 = "/soc/funnel@9810000/out-ports/port/endpoint";
		funnel_apps0_in_funnel_apss1 = "/soc/funnel@9810000/in-ports/port@0/endpoint";
		funnel_apps0_in_tpda_apss = "/soc/funnel@9810000/in-ports/port@3/endpoint";
		funnel_wcss = "/soc/funnel@899e000";
		funnel_wcss_out_funnel_in1 = "/soc/funnel@899e000/out-ports/port/endpoint";
		funnel_wcss_in_tpdm_wcss = "/soc/funnel@899e000/in-ports/port@1/endpoint";
		tpda_mapss = "/soc/tpda@8a04000";
		tpda_mapss_out_funnel_in0 = "/soc/tpda@8a04000/out-ports/port/endpoint";
		tpda_mapss0_in_tpdm_mapss = "/soc/tpda@8a04000/in-ports/port@0/endpoint";
		funnel_gpu = "/soc/funnel@8944000";
		funnel_gpu_out_tpda_center2 = "/soc/funnel@8944000/out-ports/port/endpoint";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@8944000/in-ports/port@0/endpoint";
		funnel_turing = "/soc/funnel@8863000";
		funnel_turing_out_tpda_center11 = "/soc/funnel@8863000/out-ports/port@0/endpoint";
		funnel_turing_out_tpda_center12 = "/soc/funnel@8863000/out-ports/port@1/endpoint";
		funnel_turing_out_funnel_center5 = "/soc/funnel@8863000/out-ports/port@2/endpoint";
		funnel_turing_in_tpdm_turing = "/soc/funnel@8863000/in-ports/port@0/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@8863000/in-ports/port@1/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@8863000/in-ports/port@2/endpoint";
		funnel_lpass = "/soc/funnel@8a24000";
		funnel_lpass_out_funnel_in1 = "/soc/funnel@8a24000/out-ports/port/endpoint";
		funnel_lpass_in_audio_etm = "/soc/funnel@8a24000/in-ports/port@0/endpoint";
		funnel_lpass_in_tpdm_lpass_lpi = "/soc/funnel@8a24000/in-ports/port@5/endpoint";
		tpda_modem = "/soc/tpda@8803000";
		tpda_modem_out_funnel_modem0 = "/soc/tpda@8803000/out-ports/port/endpoint";
		tpda_modem0_in_tpdm_modem0 = "/soc/tpda@8803000/in-ports/port@0/endpoint";
		tpda_modem1_in_tpdm_modem1 = "/soc/tpda@8803000/in-ports/port@1/endpoint";
		funnel_modem1 = "/soc/funnel@880c000";
		funnel_modem1_out_funnel_modem1_dup = "/soc/funnel@880c000/out-ports/port/endpoint";
		funnel_modem1_in_modem_etm1 = "/soc/funnel@880c000/in-ports/port@0/endpoint";
		funnel_modem1_dup = "/soc/funnel@880d000";
		funnel_modem1_dup_out_funnel_modem0 = "/soc/funnel@880d000/out-ports/port/endpoint";
		funnel_modem1_dup_in_funnel_modem1 = "/soc/funnel@880d000/in-ports/port@1/endpoint";
		funnel_modem1_dup_in_modem_diag = "/soc/funnel@880d000/in-ports/port@2/endpoint";
		funnel_modem0 = "/soc/funnel@8804000";
		funnel_modem0_out_funnel_in1 = "/soc/funnel@8804000/out-ports/port/endpoint";
		funnel_modem0_in_tpda_modem = "/soc/funnel@8804000/in-ports/port@0/endpoint";
		funnel_modem0_in_modem_etm0 = "/soc/funnel@8804000/in-ports/port@1/endpoint";
		funnel_modem0_in_funnel_modem1_dup = "/soc/funnel@8804000/in-ports/port@3/endpoint";
		funnel_ddr = "/soc/funnel@8a5f000";
		funnel_ddr_out_tpda_center14 = "/soc/funnel@8a5f000/out-ports/port@0/endpoint";
		funnel_ddr_out_tpda_center15 = "/soc/funnel@8a5f000/out-ports/port@1/endpoint";
		funnel_ddr_in_tpdm_ddr0 = "/soc/funnel@8a5f000/in-ports/port@/endpoint";
		funnel_ddr_in_tpdm_ddr1 = "/soc/funnel@8a5f000/in-ports/port@1/endpoint";
		tpda_center = "/soc/tpda@8b67000";
		tpda_center_out_funnel_center0 = "/soc/tpda@8b67000/out-ports/port/endpoint";
		tpda_center0_in_tpdm_dlct = "/soc/tpda@8b67000/in-ports/port@0/endpoint";
		tpda_center2_in_funnel_gpu = "/soc/tpda@8b67000/in-ports/port@2/endpoint";
		tpda_center11_in_funnel_turing = "/soc/tpda@8b67000/in-ports/port@11/endpoint";
		tpda_center12_in_funnel_turing = "/soc/tpda@8b67000/in-ports/port@12/endpoint";
		tpda_center14_in_funnel_ddr = "/soc/tpda@8b67000/in-ports/port@14/endpoint";
		tpda_center15_in_funnel_ddr = "/soc/tpda@8b67000/in-ports/port@15/endpoint";
		tpda_center27_in_tpdm_center = "/soc/tpda@8b67000/in-ports/port@27/endpoint";
		tpda_center28_in_tpdm_ipcc = "/soc/tpda@8b67000/in-ports/port@28/endpoint";
		funnel_center = "/soc/funnel@8b68000";
		funnel_center_out_funnel_in1 = "/soc/funnel@8b68000/out-ports/port/endpoint";
		funnel_center0_in_tpda_center = "/soc/funnel@8b68000/in-ports/port@0/endpoint";
		funnel_center5_in_funnel_turing = "/soc/funnel@8b68000/in-ports/port@5/endpoint";
		tpda_qdss = "/soc/tpda@8004000";
		tpda_qdss_out_funnel_qatb = "/soc/tpda@8004000/out-ports/port/endpoint";
		tpda_qdss23_in_tpdm_vsense = "/soc/tpda@8004000/in-ports/port@23/endpoint";
		tpda_qdss24_in_tpdm_dcc = "/soc/tpda@8004000/in-ports/port@24/endpoint";
		tpda_qdss25_in_tpdm_prng = "/soc/tpda@8004000/in-ports/port@25/endpoint";
		tpda_qdss26_in_tpdm_qm = "/soc/tpda@8004000/in-ports/port@26/endpoint";
		tpda_qdss27_in_tpdm_north = "/soc/tpda@8004000/in-ports/port@27/endpoint";
		tpda_qdss28_in_tpdm_spdm = "/soc/tpda@8004000/in-ports/port@28/endpoint";
		tpda_qdss29_in_tpdm_sdcc0 = "/soc/tpda@8004000/in-ports/port@29/endpoint";
		tpda_qdss30_in_tpdm_sdcc1 = "/soc/tpda@8004000/in-ports/port@30/endpoint";
		tpda_qdss31_in_tpdm_pimem = "/soc/tpda@8004000/in-ports/port@31/endpoint";
		funnel_qatb = "/soc/funnel@8005000";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@8005000/out-ports/port/endpoint";
		funnel_qatb_in_tpda_qdss = "/soc/funnel@8005000/in-ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@8041000";
		funnel_in0_out_funnel_merge = "/soc/funnel@8041000/out-ports/port/endpoint";
		funnel_in0_in_tpda_mapss = "/soc/funnel@8041000/in-ports/port@2/endpoint";
		funnel_in0_in_snoc = "/soc/funnel@8041000/in-ports/port@4/endpoint";
		funnel_in0_in_funnel_qatb = "/soc/funnel@8041000/in-ports/port@6/endpoint";
		funnel_in0_in_stm = "/soc/funnel@8041000/in-ports/port@7/endpoint";
		funnel_in1 = "/soc/funnel@8042000";
		funnel_in1_out_funnel_merge = "/soc/funnel@8042000/out-ports/port/endpoint";
		funnel_in1_in_funnel_lpass = "/soc/funnel@8042000/in-ports/port@0/endpoint";
		funnel_in1_in_funnel_wcss = "/soc/funnel@8042000/in-ports/port@1/endpoint";
		funnel_in1_in_funnel_apps0 = "/soc/funnel@8042000/in-ports/port@2/endpoint";
		funnel_in1_in_funnel_modem0 = "/soc/funnel@8042000/in-ports/port@4/endpoint";
		funnel_in1_in_funnel_center = "/soc/funnel@8042000/in-ports/port@5/endpoint";
		funnel_merg = "/soc/funnel@8045000";
		funnel_merge_out_tmc_etf = "/soc/funnel@8045000/out-ports/port/endpoint";
		funnel_merge_in_funnel_in0 = "/soc/funnel@8045000/in-ports/port@0/endpoint";
		funnel_merge_in_funnel_in1 = "/soc/funnel@8045000/in-ports/port@1/endpoint";
		tmc_etf = "/soc/tmc@8047000";
		tmc_etf_in_funnel_merge = "/soc/tmc@8047000/in-ports/port/endpoint";
		tmc_etf_out_replicator_qdss = "/soc/tmc@8047000/out-ports/port/endpoint";
		replicator_qdss = "/soc/replicator@8046000";
		replicator_qdss_in_tmc_etf = "/soc/replicator@8046000/in-ports/port/endpoint";
		replicator_qdss_out_tmc_etr = "/soc/replicator@8046000/out-ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@8048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@8048000/in-ports/port/endpoint";
		cti_dlct_cti0 = "/soc/cti@8b31000";
		cti_dlct_cti1 = "/soc/cti@8b32000";
		cti_dlct_cti2 = "/soc/cti@8b33000";
		cti_dlct_cti3 = "/soc/cti@8b34000";
		cti0 = "/soc/cti@8010000";
		cti1 = "/soc/cti@8011000";
		cti2 = "/soc/cti@8012000";
		cti3 = "/soc/cti@8013000";
		cti4 = "/soc/cti@8014000";
		cti5 = "/soc/cti@8015000";
		cti6 = "/soc/cti@8016000";
		cti7 = "/soc/cti@8017000";
		cti8 = "/soc/cti@8018000";
		cti9 = "/soc/cti@8019000";
		cti10 = "/soc/cti@801a000";
		cti11 = "/soc/cti@801b000";
		cti12 = "/soc/cti@801c000";
		cti13 = "/soc/cti@801d000";
		cti14 = "/soc/cti@801e000";
		cti15 = "/soc/cti@801f000";
		cti_cortex_m3 = "/soc/cti@8b40000";
		cti_apss_cti0 = "/soc/cti@98e0000";
		cti_apss_cti1 = "/soc/cti@98f0000";
		cti_apss_cti2 = "/soc/cti@9900000";
		cti_wcss_cti0 = "/soc/cti@89a4000";
		cti_wcss_cti1 = "/soc/cti@89a5000";
		cti_wcss_cti2 = "/soc/cti@89a6000";
		cti_lpass_lpi = "/soc/cti@8a21000";
		cti_lpass_q6 = "/soc/cti@8a2b000";
		cti_turing_q6 = "/soc/cti@886b000";
		cti_mss_q6 = "/soc/cti@880b000";
		cti_mss_vq6 = "/soc/cti@8813000";
		cti_gpu_isdb = "/soc/cti@8941000";
		cti_gpu_cortex = "/soc/cti@8942000";
		cti_mapss = "/soc/cti@8a02000";
		CLUSTER_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@0";
		CLUSTER_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cluster-level@1";
		SLVR_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@0";
		SLVR_PC = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@1";
		SLVR_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@0/qcom,pm-cpu-level@2";
		GOLD_WFI = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@0";
		GOLD_PC = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@1";
		GOLD_RAIL_OFF = "/soc/qcom,lpm-levels/qcom,pm-cluster@0/qcom,pm-cpu@1/qcom,pm-cpu-level@2";
		rpm_sleep_stats = "/soc/soc-sleep-stats@4690000";
		msm_vidc = "/soc/qcom,vidc@5a00000";
		cam_csiphy0 = "/soc/qcom,csiphy0";
		cam_csiphy1 = "/soc/qcom,csiphy1";
		cam_csiphy2 = "/soc/qcom,csiphy2";
		cam_csiphy3 = "/soc/qcom,csiphy3";
		cam_cci0 = "/soc/qcom,cci0";
		i2c_freq_100Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_standard_mode";
		i2c_freq_400Khz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_mode";
		i2c_freq_custom_cci0 = "/soc/qcom,cci0/qcom,i2c_custom_mode";
		i2c_freq_1Mhz_cci0 = "/soc/qcom,cci0/qcom,i2c_fast_plus_mode";
		tfe_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_tfe/iova-mem-map";
		ope_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ope/iova-mem-map";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		level2_rt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-rt0-rd-wr-sum";
		level2_nrt0_rd_wr_sum = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level2-nodes/level2-nrt0-rd-wr-sum";
		level1_rt0_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-rt0-wr";
		level1_nrt0_rd_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level1-nodes/level1-nrt0-rd-wr";
		ope0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-wr";
		ope0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope0-all-rd";
		tfe0_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe0-all-wr";
		tfe1_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe1-all-wr";
		tfe2_all_wr = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/tfe2-all-wr";
		cpas_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/cpas-cdm0-all-rd";
		ope_cdm0_all_rd = "/soc/qcom,cam-cpas@5c11000/camera-bus-nodes/level0-nodes/ope-cdm0-all-rd";
		cam_cpas_cdm = "/soc/qcom,cpas-cdm0@5c23000";
		cam_ope_cdm = "/soc/qcom,ope-cdm0@5c42000";
		cam_tfe_csid0 = "/soc/qcom,tfe_csid0@5c6e000";
		cam_tfe0 = "/soc/qcom,tfe0@5c6e000";
		cam_tfe_csid1 = "/soc/qcom,tfe_csid1@5c75000";
		cam_tfe1 = "/soc/qcom,tfe1@5c75000";
		cam_tfe_csid2 = "/soc/qcom,tfe_csid2@5c7c000";
		cam_tfe2 = "/soc/qcom,tfe2@5c7c000";
		cam_ppi0 = "/soc/qcom,ppi0@5cb3000";
		cam_ppi1 = "/soc/qcom,ppi1@5cb3200";
		cam_ppi2 = "/soc/qcom,ppi2@5cb3400";
		cam_ppi3 = "/soc/qcom,ppi3@5cb3600";
		cam_tfe_tpg0 = "/soc/qcom,tpg0@5c66000";
		cam_tfe_tpg1 = "/soc/qcom,tpg0@5c68000";
		ope = "/soc/qcom,ope@0x5c42000";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_pa_fr1 = "/soc/qmi-tmd-devices/modem/modem_pa_fr1";
		modem_tj = "/soc/qmi-tmd-devices/modem/modem_tj";
		modem_bw_backoff = "/soc/qmi-tmd-devices/modem/modem_bw_backoff";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_mmw_skin0 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin0";
		modem_mmw_skin1 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin1";
		modem_mmw_skin2 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin2";
		modem_mmw_skin3 = "/soc/qmi-tmd-devices/modem/modem_mmw_skin3";
		modem_mmw0 = "/soc/qmi-tmd-devices/modem/modem_mmw0";
		modem_mmw1 = "/soc/qmi-tmd-devices/modem/modem_mmw1";
		modem_mmw2 = "/soc/qmi-tmd-devices/modem/modem_mmw2";
		modem_mmw3 = "/soc/qmi-tmd-devices/modem/modem_mmw3";
		modem_bcl = "/soc/qmi-tmd-devices/modem/modem_bcl";
		modem_charge_state = "/soc/qmi-tmd-devices/modem/modem_charge_state";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		modem_wlan = "/soc/qmi-tmd-devices/modem/modem_wlan";
		modem_wlan_bw = "/soc/qmi-tmd-devices/modem/modem_wlan_bw";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/cdsp_hw";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		qmi_sensor = "/soc/qmi-ts-sensors";
		tsens0 = "/soc/tsens@4410000";
		tsens1 = "/soc/tsens@4412000";
		cxip_cdev = "/soc/cxip-cdev@3ed000";
		devfreq_vdd_cdev = "/soc/devfreq-vdd-cdev";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@4ac0000";
		gpi_dma0 = "/soc/qcom,gpi-dma@4a00000";
		qupv3_se9_2uart = "/soc/qcom,qup_uart@4c8c000";
		qupv3_se0_i2c = "/soc/i2c@4a80000";
		qupv3_se0_spi = "/soc/spi@4a80000";
		qupv3_se1_4uart = "/soc/qcom,qup_uart@4a84000";
		qupv3_se2_i2c = "/soc/i2c@4a88000";
		qupv3_se2_spi = "/soc/spi@4a88000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@4cc0000";
		gpi_dma1 = "/soc/qcom,gpi-dma@4c00000";
		qupv3_se6_i2c = "/soc/i2c@4c80000";
		qupv3_se6_spi = "/soc/spi@4c80000";
		qupv3_se7_i2c = "/soc/i2c@4c84000";
		qupv3_se8_i2c = "/soc/i2c@4c88000";
		qupv3_se10_i2c = "/soc/i2c@4c90000";
		mdss_mdp = "/soc/qcom,mdss_mdp@5e00000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@5e94000";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@5e94900";
		disp_rdump_memory = "/soc/disp_rdump_region@85200000";
		smmu_sde_unsec = "/soc/qcom,smmu_sde_unsec_cb";
		smmu_sde_sec = "/soc/qcom,smmu_sde_sec_cb";
		mdss_rotator = "/soc/qcom,mdss_rotator";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_unsec_cb";
		smmu_rot_sec = "/soc/qcom,mdss_rotator/qcom,smmu_rot_sec_cb";
		pcm0 = "/soc/qcom,msm-pcm";
		routing = "/soc/qcom,msm-pcm-routing";
		compr = "/soc/qcom,msm-compr-dsp";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		compress = "/soc/qcom,msm-compress-dsp";
		voip = "/soc/qcom,msm-voip-dsp";
		voice = "/soc/qcom,msm-pcm-voice";
		stub_codec = "/soc/qcom,msm-stub-codec";
		afe = "/soc/qcom,msm-pcm-afe";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		dai_mi2s0_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-rx";
		dai_mi2s0_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim-tx";
		dai_mi2s1_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-rx";
		dai_mi2s1_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec-tx";
		dai_mi2s2_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-rx";
		dai_mi2s2_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert-tx";
		dai_mi2s3_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-rx";
		dai_mi2s3_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat-tx";
		dai_mi2s4_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-rx";
		dai_mi2s4_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin-tx";
		dai_mi2s5_rx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-rx";
		dai_mi2s5_tx = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary-tx";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		lsm = "/soc/qcom,msm-lsm-client";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		afe_proxy_tx_1 = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx-1";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		hostless = "/soc/qcom,msm-pcm-hostless";
		audio_apr = "/soc/qcom,msm-audio-apr";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpi_tlmm = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000";
		quat_mi2s_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sck/quat_mi2s_sck_sleep";
		quat_mi2s_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sck/quat_mi2s_sck_active";
		quat_mi2s_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_ws/quat_mi2s_ws_sleep";
		quat_mi2s_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_ws/quat_mi2s_ws_active";
		quat_mi2s_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_sleep";
		quat_mi2s_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd0/quat_mi2s_sd0_active";
		quat_mi2s_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_sleep";
		quat_mi2s_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd1/quat_mi2s_sd1_active";
		quat_mi2s_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_sleep";
		quat_mi2s_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd2/quat_mi2s_sd2_active";
		quat_mi2s_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_sleep";
		quat_mi2s_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_mi2s_sd3/quat_mi2s_sd3_active";
		lpi_i2s1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_sleep";
		lpi_i2s1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_sck/lpi_i2s1_sck_active";
		lpi_i2s1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_sleep";
		lpi_i2s1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_ws/lpi_i2s1_ws_active";
		lpi_i2s1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_sleep";
		lpi_i2s1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_sd0/lpi_i2s1_sd0_active";
		lpi_i2s1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_sleep";
		lpi_i2s1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s1_sd1/lpi_i2s1_sd1_active";
		lpi_i2s2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_sleep";
		lpi_i2s2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_sck/lpi_i2s2_sck_active";
		lpi_i2s2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_sleep";
		lpi_i2s2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_ws/lpi_i2s2_ws_active";
		lpi_i2s2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_sleep";
		lpi_i2s2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_sd0/lpi_i2s2_sd0_active";
		lpi_i2s2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_sleep";
		lpi_i2s2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_i2s2_sd1/lpi_i2s2_sd1_active";
		quat_tdm_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sck/quat_tdm_sck_sleep";
		quat_tdm_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sck/quat_tdm_sck_active";
		quat_tdm_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_ws/quat_tdm_ws_sleep";
		quat_tdm_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_ws/quat_tdm_ws_active";
		quat_tdm_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd0/quat_tdm_sd0_sleep";
		quat_tdm_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd0/quat_tdm_sd0_active";
		quat_tdm_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd1/quat_tdm_sd1_sleep";
		quat_tdm_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd1/quat_tdm_sd1_active";
		quat_tdm_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd2/quat_tdm_sd2_sleep";
		quat_tdm_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd2/quat_tdm_sd2_active";
		quat_tdm_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd3/quat_tdm_sd3_sleep";
		quat_tdm_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_tdm_sd3/quat_tdm_sd3_active";
		lpi_tdm1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_sleep";
		lpi_tdm1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_sck/lpi_tdm1_sck_active";
		lpi_tdm1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_sleep";
		lpi_tdm1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_ws/lpi_tdm1_ws_active";
		lpi_tdm1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_sleep";
		lpi_tdm1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_sd0/lpi_tdm1_sd0_active";
		lpi_tdm1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_sleep";
		lpi_tdm1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm1_sd1/lpi_tdm1_sd1_active";
		lpi_tdm2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_sleep";
		lpi_tdm2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_sck/lpi_tdm2_sck_active";
		lpi_tdm2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_sleep";
		lpi_tdm2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_ws/lpi_tdm2_ws_active";
		lpi_tdm2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_sleep";
		lpi_tdm2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_sd0/lpi_tdm2_sd0_active";
		lpi_tdm2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_sleep";
		lpi_tdm2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_tdm2_sd1/lpi_tdm2_sd1_active";
		quat_aux_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sck/quat_aux_sck_sleep";
		quat_aux_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sck/quat_aux_sck_active";
		quat_aux_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_ws/quat_aux_ws_sleep";
		quat_aux_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_ws/quat_aux_ws_active";
		quat_aux_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd0/quat_aux_sd0_sleep";
		quat_aux_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd0/quat_aux_sd0_active";
		quat_aux_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd1/quat_aux_sd1_sleep";
		quat_aux_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd1/quat_aux_sd1_active";
		quat_aux_sd2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd2/quat_aux_sd2_sleep";
		quat_aux_sd2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd2/quat_aux_sd2_active";
		quat_aux_sd3_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd3/quat_aux_sd3_sleep";
		quat_aux_sd3_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/quat_aux_sd3/quat_aux_sd3_active";
		lpi_aux1_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_sck/lpi_aux1_sck_sleep";
		lpi_aux1_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_sck/lpi_aux1_sck_active";
		lpi_aux1_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_ws/lpi_aux1_ws_sleep";
		lpi_aux1_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_ws/lpi_aux1_ws_active";
		lpi_aux1_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_sleep";
		lpi_aux1_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_sd0/lpi_aux1_sd0_active";
		lpi_aux1_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_sleep";
		lpi_aux1_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux1_sd1/lpi_aux1_sd1_active";
		lpi_aux2_sck_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_sck/lpi_aux2_sck_sleep";
		lpi_aux2_sck_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_sck/lpi_aux2_sck_active";
		lpi_aux2_ws_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_ws/lpi_aux2_ws_sleep";
		lpi_aux2_ws_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_ws/lpi_aux2_ws_active";
		lpi_aux2_sd0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_sleep";
		lpi_aux2_sd0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_sd0/lpi_aux2_sd0_active";
		lpi_aux2_sd1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_sleep";
		lpi_aux2_sd1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/lpi_aux2_sd1/lpi_aux2_sd1_active";
		tx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_clk_sleep";
		tx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_clk_active";
		tx_swr_data0_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_data0_sleep";
		tx_swr_data0_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_data0_active";
		tx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_data1_sleep";
		tx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_data1_active";
		tx_swr_data2_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_data2_sleep";
		tx_swr_data2_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/tx_swr_data2_active";
		rx_swr_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/rx_swr_clk_sleep";
		rx_swr_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/rx_swr_clk_active";
		rx_swr_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/rx_swr_data_sleep";
		rx_swr_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/rx_swr_data_active";
		rx_swr_data1_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/rx_swr_data1_sleep";
		rx_swr_data1_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/rx_swr_data1_active";
		cdc_dmic01_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic01_clk_active";
		cdc_dmic01_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic01_clk_sleep";
		cdc_dmic01_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic01_data_active";
		cdc_dmic01_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic01_data_sleep";
		cdc_dmic23_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic23_clk_active";
		cdc_dmic23_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic23_clk_sleep";
		cdc_dmic23_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic23_data_active";
		cdc_dmic23_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic23_data_sleep";
		cdc_dmic45_clk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic45_clk_active";
		cdc_dmic45_clk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic45_clk_sleep";
		cdc_dmic45_data_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic45_data_active";
		cdc_dmic45_data_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/dmic45_data_sleep";
		wsa_mclk_active = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/wsa_mclk_active";
		wsa_mclk_sleep = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/lpi_pinctrl@a7c0000/wsa_mclk_sleep";
		rx_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/rx_swr_clk_data_pinctrl";
		va_swr_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/va_swr_clk_data_pinctrl";
		cdc_dmic01_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic01_pinctrl";
		cdc_dmic23_gpios = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/cdc_dmic23_pinctrl";
		wsa881x_analog_clk_gpio = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/wsa_clk";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		va_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@A730000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/va-macro@A730000/va_swr_master";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@A600000";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@A600000/rx_swr_master";
		holi_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		adsp_loader = "/soc/qcom,msm-adsp-loader";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		tdm_sep_rx = "/soc/qcom,msm-dai-tdm-sep-rx";
		dai_sep_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sep-rx/qcom,msm-dai-q6-tdm-sep-rx-0";
		tdm_sep_tx = "/soc/qcom,msm-dai-tdm-sep-tx";
		dai_sep_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sep-tx/qcom,msm-dai-q6-tdm-sep-tx-0";
		tdm_hsif0_rx = "/soc/qcom,msm-dai-tdm-hsif0-rx";
		dai_hsif0_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif0-rx/qcom,msm-dai-q6-tdm-hsif0-rx-0";
		tdm_hsif0_tx = "/soc/qcom,msm-dai-tdm-hsif0-tx";
		dai_hsif0_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif0-tx/qcom,msm-dai-q6-tdm-hsif0-tx-0";
		tdm_hsif1_rx = "/soc/qcom,msm-dai-tdm-hsif1-rx";
		dai_hsif1_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif1-rx/qcom,msm-dai-q6-tdm-hsif1-rx-0";
		tdm_hsif1_tx = "/soc/qcom,msm-dai-tdm-hsif1-tx";
		dai_hsif1_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif1-tx/qcom,msm-dai-q6-tdm-hsif1-tx-0";
		tdm_hsif2_rx = "/soc/qcom,msm-dai-tdm-hsif2-rx";
		dai_hsif2_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-hsif2-rx/qcom,msm-dai-q6-tdm-hsif2-rx-0";
		tdm_hsif2_tx = "/soc/qcom,msm-dai-tdm-hsif2-tx";
		dai_hsif2_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-hsif2-tx/qcom,msm-dai-q6-tdm-hsif2-tx-0";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		usb0 = "/soc/ssusb@4e00000";
		usb2_phy0 = "/soc/hsphy@162b000";
		usb_qmp_dp_phy = "/soc/ssphy@1630000";
		usb_nop_phy = "/soc/usb_nop_phy";
		ipcc_self_ping_apss = "/soc/ipcc-self-ping-apss";
		ipcc_self_ping_cdsp = "/soc/ipcc-self-ping-cdsp";
		ipcc_self_ping_adsp = "/soc/ipcc-self-ping-adsp";
		icnss = "/soc/qcom,icnss@C800000";
		bluetooth = "/soc/bt_wcn3990";
	};
};
