--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 117836661 paths analyzed, 5006 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   7.806ns.
--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_28_2 (SLICE_X11Y136.B6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.806ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_2 (FF)
  Data Path Delay:      7.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.554 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P0       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X11Y136.B6     net (fanout=1)        0.477   Core0/uALU/uMultiplier.auxRes<34>
    SLICE_X11Y136.CLK    Tas                   0.010   Core0/MEM_ExResult[31]_dff_28<3>
                                                       Core0/uALU/Res<2>
                                                       Core0/MEM_ExResult[31]_dff_28_2
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (6.663ns logic, 1.062ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.806ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_2 (FF)
  Data Path Delay:      7.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.554 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P0       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X11Y136.B6     net (fanout=1)        0.477   Core0/uALU/uMultiplier.auxRes<34>
    SLICE_X11Y136.CLK    Tas                   0.010   Core0/MEM_ExResult[31]_dff_28<3>
                                                       Core0/uALU/Res<2>
                                                       Core0/MEM_ExResult[31]_dff_28_2
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (6.663ns logic, 1.062ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.806ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_2 (FF)
  Data Path Delay:      7.725ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.554 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P0       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X11Y136.B6     net (fanout=1)        0.477   Core0/uALU/uMultiplier.auxRes<34>
    SLICE_X11Y136.CLK    Tas                   0.010   Core0/MEM_ExResult[31]_dff_28<3>
                                                       Core0/uALU/Res<2>
                                                       Core0/MEM_ExResult[31]_dff_28_2
    -------------------------------------------------  ---------------------------
    Total                                      7.725ns (6.663ns logic, 1.062ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_28_3 (SLICE_X11Y136.D6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.802ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_3 (FF)
  Data Path Delay:      7.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.554 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P1       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X11Y136.D6     net (fanout=1)        0.474   Core0/uALU/uMultiplier.auxRes<35>
    SLICE_X11Y136.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_28<3>
                                                       Core0/uALU/Res<3>
                                                       Core0/MEM_ExResult[31]_dff_28_3
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (6.662ns logic, 1.059ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.802ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_3 (FF)
  Data Path Delay:      7.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.554 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P1       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X11Y136.D6     net (fanout=1)        0.474   Core0/uALU/uMultiplier.auxRes<35>
    SLICE_X11Y136.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_28<3>
                                                       Core0/uALU/Res<3>
                                                       Core0/MEM_ExResult[31]_dff_28_3
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (6.662ns logic, 1.059ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.802ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_3 (FF)
  Data Path Delay:      7.721ns (Levels of Logic = 5)
  Clock Path Skew:      -0.046ns (0.554 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P1       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X11Y136.D6     net (fanout=1)        0.474   Core0/uALU/uMultiplier.auxRes<35>
    SLICE_X11Y136.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_28<3>
                                                       Core0/uALU/Res<3>
                                                       Core0/MEM_ExResult[31]_dff_28_3
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (6.662ns logic, 1.059ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_28_7 (SLICE_X8Y141.D6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.795ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_7 (FF)
  Data Path Delay:      7.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.556 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X8Y141.D6      net (fanout=1)        0.501   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X8Y141.CLK     Tas                  -0.023   Core0/MEM_ExResult[31]_dff_28<7>
                                                       Core0/uALU/Res<7>
                                                       Core0/MEM_ExResult[31]_dff_28_7
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (6.630ns logic, 1.086ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.795ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_7 (FF)
  Data Path Delay:      7.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.556 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X8Y141.D6      net (fanout=1)        0.501   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X8Y141.CLK     Tas                  -0.023   Core0/MEM_ExResult[31]_dff_28<7>
                                                       Core0/uALU/Res<7>
                                                       Core0/MEM_ExResult[31]_dff_28_7
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (6.630ns logic, 1.086ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.795ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_20_9 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_28_7 (FF)
  Data Path Delay:      7.716ns (Levels of Logic = 5)
  Clock Path Skew:      -0.044ns (0.556 - 0.600)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_20_9 to Core0/MEM_ExResult[31]_dff_28_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y138.BQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_20<11>
                                                       Core0/EX_OpB[32]_dff_20_9
    DSP48_X0Y54.A9       net (fanout=3)        0.585   Core0/EX_OpB[32]_dff_20<9>
    DSP48_X0Y54.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X0Y55.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X0Y55.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X0Y56.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X0Y56.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X0Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X0Y57.P5       Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X8Y141.D6      net (fanout=1)        0.501   Core0/uALU/uMultiplier.auxRes<39>
    SLICE_X8Y141.CLK     Tas                  -0.023   Core0/MEM_ExResult[31]_dff_28<7>
                                                       Core0/uALU/Res<7>
                                                       Core0/MEM_ExResult[31]_dff_28_7
    -------------------------------------------------  ---------------------------
    Total                                      7.716ns (6.630ns logic, 1.086ns route)
                                                       (85.9% logic, 14.1% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y30.ADDRARDADDRL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_28_14 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.328ns (0.802 - 0.474)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_28_14 to CoreMem0/Mram_RAM14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X11Y141.BQ            Tcko                  0.100   Core0/MEM_ExResult[31]_dff_28<15>
                                                              Core0/MEM_ExResult[31]_dff_28_14
    RAMB36_X0Y30.ADDRARDADDRL13 net (fanout=34)       0.420   Core0/MEM_ExResult[31]_dff_28<14>
    RAMB36_X0Y30.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM14
                                                              CoreMem0/Mram_RAM14
    --------------------------------------------------------  ---------------------------
    Total                                             0.337ns (-0.083ns logic, 0.420ns route)
                                                              (-24.6% logic, 124.6% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y30.ADDRARDADDRU13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_28_14 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.337ns (Levels of Logic = 0)
  Clock Path Skew:      0.328ns (0.802 - 0.474)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_28_14 to CoreMem0/Mram_RAM14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X11Y141.BQ            Tcko                  0.100   Core0/MEM_ExResult[31]_dff_28<15>
                                                              Core0/MEM_ExResult[31]_dff_28_14
    RAMB36_X0Y30.ADDRARDADDRU13 net (fanout=34)       0.420   Core0/MEM_ExResult[31]_dff_28<14>
    RAMB36_X0Y30.CLKARDCLKU     Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM14
                                                              CoreMem0/Mram_RAM14
    --------------------------------------------------------  ---------------------------
    Total                                             0.337ns (-0.083ns logic, 0.420ns route)
                                                              (-24.6% logic, 124.6% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM14 (RAMB36_X0Y30.ADDRARDADDRL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_28_12 (FF)
  Destination:          CoreMem0/Mram_RAM14 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      0.328ns (0.802 - 0.474)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_28_12 to CoreMem0/Mram_RAM14
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X9Y142.AQ             Tcko                  0.100   Core0/MEM_ExResult[31]_dff_28<13>
                                                              Core0/MEM_ExResult[31]_dff_28_12
    RAMB36_X0Y30.ADDRARDADDRL11 net (fanout=34)       0.426   Core0/MEM_ExResult[31]_dff_28<12>
    RAMB36_X0Y30.CLKARDCLKL     Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM14
                                                              CoreMem0/Mram_RAM14
    --------------------------------------------------------  ---------------------------
    Total                                             0.343ns (-0.083ns logic, 0.426ns route)
                                                              (-24.2% logic, 124.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 226164 paths analyzed, 3578 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   5.697ns.
--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_23_12 (SLICE_X41Y173.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   5.697ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_12 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.413ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y158.B5     net (fanout=596)      5.112   reset_IBUF
    SLICE_X44Y158.BMUX   Tilo                  0.146   Core0/uRF/idTable[31]_dff_32<17>
                                                       Core0/Mmux_ID_I151
    SLICE_X22Y184.A6     net (fanout=287)      1.522   Core0/ID_I<22>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_12
    -------------------------------------------------  ---------------------------
    Total                                      9.413ns (1.160ns logic, 8.253ns route)
                                                       (12.3% logic, 87.7% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.726ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_12 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.442ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y170.B3     net (fanout=596)      4.244   reset_IBUF
    SLICE_X45Y170.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/Mmux_ID_I161
    SLICE_X22Y184.A4     net (fanout=127)      1.417   Core0/ID_I<23>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_12
    -------------------------------------------------  ---------------------------
    Total                                      8.442ns (1.162ns logic, 7.280ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.574ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_12 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.290ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X43Y182.B3     net (fanout=596)      3.413   reset_IBUF
    SLICE_X43Y182.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<22>
                                                       Core0/Mmux_ID_I171
    SLICE_X22Y184.A5     net (fanout=127)      1.096   Core0/ID_I<24>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_12
    -------------------------------------------------  ---------------------------
    Total                                      7.290ns (1.162ns logic, 6.128ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_23_13 (SLICE_X41Y173.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   5.697ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.413ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y158.B5     net (fanout=596)      5.112   reset_IBUF
    SLICE_X44Y158.BMUX   Tilo                  0.146   Core0/uRF/idTable[31]_dff_32<17>
                                                       Core0/Mmux_ID_I151
    SLICE_X22Y184.A6     net (fanout=287)      1.522   Core0/ID_I<22>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_13
    -------------------------------------------------  ---------------------------
    Total                                      9.413ns (1.160ns logic, 8.253ns route)
                                                       (12.3% logic, 87.7% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.726ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.442ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y170.B3     net (fanout=596)      4.244   reset_IBUF
    SLICE_X45Y170.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/Mmux_ID_I161
    SLICE_X22Y184.A4     net (fanout=127)      1.417   Core0/ID_I<23>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_13
    -------------------------------------------------  ---------------------------
    Total                                      8.442ns (1.162ns logic, 7.280ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.574ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.290ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X43Y182.B3     net (fanout=596)      3.413   reset_IBUF
    SLICE_X43Y182.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<22>
                                                       Core0/Mmux_ID_I171
    SLICE_X22Y184.A5     net (fanout=127)      1.096   Core0/ID_I<24>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_13
    -------------------------------------------------  ---------------------------
    Total                                      7.290ns (1.162ns logic, 6.128ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_23_14 (SLICE_X41Y173.CE), 5 paths
--------------------------------------------------------------------------------
Offset (setup paths):   5.697ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      9.413ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X44Y158.B5     net (fanout=596)      5.112   reset_IBUF
    SLICE_X44Y158.BMUX   Tilo                  0.146   Core0/uRF/idTable[31]_dff_32<17>
                                                       Core0/Mmux_ID_I151
    SLICE_X22Y184.A6     net (fanout=287)      1.522   Core0/ID_I<22>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_14
    -------------------------------------------------  ---------------------------
    Total                                      9.413ns (1.160ns logic, 8.253ns route)
                                                       (12.3% logic, 87.7% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   4.726ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      8.442ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X45Y170.B3     net (fanout=596)      4.244   reset_IBUF
    SLICE_X45Y170.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<19>
                                                       Core0/Mmux_ID_I161
    SLICE_X22Y184.A4     net (fanout=127)      1.417   Core0/ID_I<23>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_14
    -------------------------------------------------  ---------------------------
    Total                                      8.442ns (1.162ns logic, 7.280ns route)
                                                       (13.8% logic, 86.2% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Offset (setup paths):   3.574ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_23_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.290ns (Levels of Logic = 3)
  Clock Path Delay:     3.741ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X43Y182.B3     net (fanout=596)      3.413   reset_IBUF
    SLICE_X43Y182.BMUX   Tilo                  0.148   Core0/uRF/idTable[31]_dff_32<22>
                                                       Core0/Mmux_ID_I171
    SLICE_X22Y184.A5     net (fanout=127)      1.096   Core0/ID_I<24>
    SLICE_X22Y184.A      Tilo                  0.043   Core0/uRF/Mmux_DoutB_990
                                                       Core0/uRF/WE_PWR_10_o_AND_123_o1
    SLICE_X41Y173.CE     net (fanout=8)        1.619   Core0/uRF/WE_PWR_10_o_AND_123_o
    SLICE_X41Y173.CLK    Tceck                 0.201   Core0/uRF/RegisterTable_23<15>
                                                       Core0/uRF/RegisterTable_23_14
    -------------------------------------------------  ---------------------------
    Total                                      7.290ns (1.162ns logic, 6.128ns route)
                                                       (15.9% logic, 84.1% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_23_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X41Y173.CLK    net (fanout=479)      1.185   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.741ns (0.769ns logic, 2.972ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_51_8 (SLICE_X10Y182.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.154ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_51_8 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_51_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y182.SR     net (fanout=596)      1.200   reset_IBUF
    SLICE_X10Y182.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_51<11>
                                                       Core0/WB_StoreData[31]_dff_51_8
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.801ns logic, 1.200ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_51_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y182.CLK    net (fanout=479)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_51_9 (SLICE_X10Y182.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.154ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_51_9 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_51_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y182.SR     net (fanout=596)      1.200   reset_IBUF
    SLICE_X10Y182.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_51<11>
                                                       Core0/WB_StoreData[31]_dff_51_9
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.801ns logic, 1.200ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_51_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y182.CLK    net (fanout=479)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_51_10 (SLICE_X10Y182.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.154ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_51_10 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      2.001ns (Levels of Logic = 1)
  Clock Path Delay:     4.131ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_51_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X10Y182.SR     net (fanout=596)      1.200   reset_IBUF
    SLICE_X10Y182.CLK    Tremck      (-Th)    -0.106   Core0/WB_StoreData[31]_dff_51<11>
                                                       Core0/WB_StoreData[31]_dff_51_10
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.801ns logic, 1.200ns route)
                                                       (40.0% logic, 60.0% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_51_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X10Y182.CLK    net (fanout=479)      1.376   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.131ns (0.854ns logic, 3.277ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  12.479ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<26> (A12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.479ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_53_2 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.419ns (Levels of Logic = 3)
  Clock Path Delay:     4.035ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_53_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y149.CLK     net (fanout=479)      1.280   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.854ns logic, 3.181ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_53_2 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y149.CMUX    Tshcko                0.285   Core0/WB_MemCTRL[2]_dff_53<2>
                                                       Core0/WB_MemCTRL[2]_dff_53_2
    SLICE_X10Y174.B4     net (fanout=193)      2.411   Core0/WB_MemCTRL[2]_dff_53<2>
    SLICE_X10Y174.BMUX   Tilo                  0.148   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X9Y165.A1      net (fanout=8)        0.999   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X9Y165.A       Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        2.126   MemWData_26_OBUF
    A12.PAD              Tioop                 2.407   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      8.419ns (2.883ns logic, 5.536ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.969ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_53_0 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.909ns (Levels of Logic = 3)
  Clock Path Delay:     4.035ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_53_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y149.CLK     net (fanout=479)      1.280   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.854ns logic, 3.181ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_53_0 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y149.AMUX    Tshcko                0.287   Core0/WB_MemCTRL[2]_dff_53<2>
                                                       Core0/WB_MemCTRL[2]_dff_53_0
    SLICE_X10Y174.B2     net (fanout=62)       1.901   Core0/WB_MemCTRL[2]_dff_53<0>
    SLICE_X10Y174.BMUX   Tilo                  0.146   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X9Y165.A1      net (fanout=8)        0.999   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X9Y165.A       Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        2.126   MemWData_26_OBUF
    A12.PAD              Tioop                 2.407   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      7.909ns (2.883ns logic, 5.026ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.910ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_28_0 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.905ns (Levels of Logic = 3)
  Clock Path Delay:     3.980ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_28_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y142.CLK    net (fanout=479)      1.225   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.854ns logic, 3.126ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_28_0 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y142.AQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_28<1>
                                                       Core0/MEM_ExResult[31]_dff_28_0
    SLICE_X10Y174.B3     net (fanout=21)       1.959   Core0/MEM_ExResult[31]_dff_28<0>
    SLICE_X10Y174.BMUX   Tilo                  0.148   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X9Y165.A1      net (fanout=8)        0.999   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X9Y165.A       Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        2.126   MemWData_26_OBUF
    A12.PAD              Tioop                 2.407   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (2.821ns logic, 5.084ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<30> (A15.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.165ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_53_2 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.105ns (Levels of Logic = 3)
  Clock Path Delay:     4.035ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_53_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y149.CLK     net (fanout=479)      1.280   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.854ns logic, 3.181ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_53_2 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y149.CMUX    Tshcko                0.285   Core0/WB_MemCTRL[2]_dff_53<2>
                                                       Core0/WB_MemCTRL[2]_dff_53_2
    SLICE_X10Y174.B4     net (fanout=193)      2.411   Core0/WB_MemCTRL[2]_dff_53<2>
    SLICE_X10Y174.BMUX   Tilo                  0.148   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X6Y160.D4      net (fanout=8)        1.408   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X6Y160.D       Tilo                  0.043   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    A15.O                net (fanout=2)        1.412   MemWData_30_OBUF
    A15.PAD              Tioop                 2.398   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      8.105ns (2.874ns logic, 5.231ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.655ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_53_0 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.595ns (Levels of Logic = 3)
  Clock Path Delay:     4.035ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_53_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y149.CLK     net (fanout=479)      1.280   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.854ns logic, 3.181ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_53_0 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y149.AMUX    Tshcko                0.287   Core0/WB_MemCTRL[2]_dff_53<2>
                                                       Core0/WB_MemCTRL[2]_dff_53_0
    SLICE_X10Y174.B2     net (fanout=62)       1.901   Core0/WB_MemCTRL[2]_dff_53<0>
    SLICE_X10Y174.BMUX   Tilo                  0.146   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X6Y160.D4      net (fanout=8)        1.408   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X6Y160.D       Tilo                  0.043   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    A15.O                net (fanout=2)        1.412   MemWData_30_OBUF
    A15.PAD              Tioop                 2.398   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      7.595ns (2.874ns logic, 4.721ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.596ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_28_0 (FF)
  Destination:          MemWData<30> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.591ns (Levels of Logic = 3)
  Clock Path Delay:     3.980ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_28_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y142.CLK    net (fanout=479)      1.225   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.854ns logic, 3.126ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_28_0 to MemWData<30>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y142.AQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_28<1>
                                                       Core0/MEM_ExResult[31]_dff_28_0
    SLICE_X10Y174.B3     net (fanout=21)       1.959   Core0/MEM_ExResult[31]_dff_28<0>
    SLICE_X10Y174.BMUX   Tilo                  0.148   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X6Y160.D4      net (fanout=8)        1.408   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X6Y160.D       Tilo                  0.043   MemWData_30_OBUF
                                                       Core0/Mmux_MemWriteData48
    A15.O                net (fanout=2)        1.412   MemWData_30_OBUF
    A15.PAD              Tioop                 2.398   MemWData<30>
                                                       MemWData_30_OBUF
                                                       MemWData<30>
    -------------------------------------------------  ---------------------------
    Total                                      7.591ns (2.812ns logic, 4.779ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<28> (B11.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 12.083ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_53_2 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      8.023ns (Levels of Logic = 3)
  Clock Path Delay:     4.035ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_53_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y149.CLK     net (fanout=479)      1.280   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.854ns logic, 3.181ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_53_2 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y149.CMUX    Tshcko                0.285   Core0/WB_MemCTRL[2]_dff_53<2>
                                                       Core0/WB_MemCTRL[2]_dff_53_2
    SLICE_X10Y174.B4     net (fanout=193)      2.411   Core0/WB_MemCTRL[2]_dff_53<2>
    SLICE_X10Y174.BMUX   Tilo                  0.148   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X6Y159.A2      net (fanout=8)        1.590   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X6Y159.A       Tilo                  0.043   MemWData_28_OBUF
                                                       Core0/Mmux_MemWriteData42
    B11.O                net (fanout=2)        1.158   MemWData_28_OBUF
    B11.PAD              Tioop                 2.388   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      8.023ns (2.864ns logic, 5.159ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.573ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_53_0 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.513ns (Levels of Logic = 3)
  Clock Path Delay:     4.035ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_53_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X7Y149.CLK     net (fanout=479)      1.280   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.854ns logic, 3.181ns route)
                                                       (21.2% logic, 78.8% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_53_0 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y149.AMUX    Tshcko                0.287   Core0/WB_MemCTRL[2]_dff_53<2>
                                                       Core0/WB_MemCTRL[2]_dff_53_0
    SLICE_X10Y174.B2     net (fanout=62)       1.901   Core0/WB_MemCTRL[2]_dff_53<0>
    SLICE_X10Y174.BMUX   Tilo                  0.146   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X6Y159.A2      net (fanout=8)        1.590   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X6Y159.A       Tilo                  0.043   MemWData_28_OBUF
                                                       Core0/Mmux_MemWriteData42
    B11.O                net (fanout=2)        1.158   MemWData_28_OBUF
    B11.PAD              Tioop                 2.388   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (2.864ns logic, 4.649ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.514ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_28_0 (FF)
  Destination:          MemWData<28> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.509ns (Levels of Logic = 3)
  Clock Path Delay:     3.980ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_28_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y142.CLK    net (fanout=479)      1.225   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.854ns logic, 3.126ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_28_0 to MemWData<28>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y142.AQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_28<1>
                                                       Core0/MEM_ExResult[31]_dff_28_0
    SLICE_X10Y174.B3     net (fanout=21)       1.959   Core0/MEM_ExResult[31]_dff_28<0>
    SLICE_X10Y174.BMUX   Tilo                  0.148   Core0/WB_StoreData[31]_dff_51<3>
                                                       Core0/PWR_5_o_PWR_5_o_AND_1288_o1
    SLICE_X6Y159.A2      net (fanout=8)        1.590   Core0/PWR_5_o_PWR_5_o_AND_1288_o
    SLICE_X6Y159.A       Tilo                  0.043   MemWData_28_OBUF
                                                       Core0/Mmux_MemWriteData42
    B11.O                net (fanout=2)        1.158   MemWData_28_OBUF
    B11.PAD              Tioop                 2.388   MemWData<28>
                                                       MemWData_28_OBUF
                                                       MemWData<28>
    -------------------------------------------------  ---------------------------
    Total                                      7.509ns (2.802ns logic, 4.707ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemAdd<3> (C18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.411ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_28_3 (FF)
  Destination:          MemAdd<3> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      1.911ns (Levels of Logic = 1)
  Clock Path Delay:     1.525ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_28_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y136.CLK    net (fanout=479)      0.533   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.129ns logic, 1.396ns route)
                                                       (8.5% logic, 91.5% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_28_3 to MemAdd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y136.DQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_28<3>
                                                       Core0/MEM_ExResult[31]_dff_28_3
    C18.O                net (fanout=34)       0.497   Core0/MEM_ExResult[31]_dff_28<3>
    C18.PAD              Tioop                 1.314   MemAdd<3>
                                                       MemAdd_3_OBUF
                                                       MemAdd<3>
    -------------------------------------------------  ---------------------------
    Total                                      1.911ns (1.414ns logic, 0.497ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------

Paths for end point MemAdd<15> (B19.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.425ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_28_15 (FF)
  Destination:          MemAdd<15> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      1.922ns (Levels of Logic = 1)
  Clock Path Delay:     1.528ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_28_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y141.CLK    net (fanout=479)      0.536   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.129ns logic, 1.399ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_28_15 to MemAdd<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y141.CQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_28<15>
                                                       Core0/MEM_ExResult[31]_dff_28_15
    B19.O                net (fanout=34)       0.498   Core0/MEM_ExResult[31]_dff_28<15>
    B19.PAD              Tioop                 1.324   MemAdd<15>
                                                       MemAdd_15_OBUF
                                                       MemAdd<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.922ns (1.424ns logic, 0.498ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------

Paths for end point MemAdd<1> (C16.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.455ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_28_1 (FF)
  Destination:          MemAdd<1> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      1.952ns (Levels of Logic = 1)
  Clock Path Delay:     1.528ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_28_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X11Y142.CLK    net (fanout=479)      0.536   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.528ns (0.129ns logic, 1.399ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_28_1 to MemAdd<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y142.DQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_28<1>
                                                       Core0/MEM_ExResult[31]_dff_28_1
    C16.O                net (fanout=30)       0.544   Core0/MEM_ExResult[31]_dff_28<1>
    C16.PAD              Tioop                 1.308   MemAdd<1>
                                                       MemAdd_1_OBUF
                                                       MemAdd<1>
    -------------------------------------------------  ---------------------------
    Total                                      1.952ns (1.408ns logic, 0.544ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    5.697(R)|      SLOW  |    2.155(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         8.207(R)|      SLOW  |         3.538(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         8.114(R)|      SLOW  |         3.455(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         8.429(R)|      SLOW  |         3.618(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         8.033(R)|      SLOW  |         3.411(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         8.160(R)|      SLOW  |         3.489(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         8.184(R)|      SLOW  |         3.508(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         8.142(R)|      SLOW  |         3.480(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         8.191(R)|      SLOW  |         3.496(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         8.281(R)|      SLOW  |         3.555(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         8.147(R)|      SLOW  |         3.473(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         8.264(R)|      SLOW  |         3.547(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         8.186(R)|      SLOW  |         3.489(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         8.166(R)|      SLOW  |         3.487(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         8.125(R)|      SLOW  |         3.475(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         8.253(R)|      SLOW  |         3.511(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         8.029(R)|      SLOW  |         3.425(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        11.228(R)|      SLOW  |         3.779(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        11.094(R)|      SLOW  |         3.845(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.678(R)|      SLOW  |         4.069(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        11.433(R)|      SLOW  |         4.073(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        11.503(R)|      SLOW  |         3.939(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.279(R)|      SLOW  |         3.683(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        11.502(R)|      SLOW  |         3.748(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        11.373(R)|      SLOW  |         3.825(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        10.983(R)|      SLOW  |         3.722(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        11.176(R)|      SLOW  |         3.734(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        11.159(R)|      SLOW  |         4.053(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        10.951(R)|      SLOW  |         3.775(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        10.734(R)|      SLOW  |         3.728(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        11.392(R)|      SLOW  |         3.773(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        11.333(R)|      SLOW  |         3.800(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        11.166(R)|      SLOW  |         3.791(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        10.781(R)|      SLOW  |         3.791(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        10.866(R)|      SLOW  |         3.889(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        10.990(R)|      SLOW  |         3.983(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        10.869(R)|      SLOW  |         3.874(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        10.481(R)|      SLOW  |         3.926(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        10.842(R)|      SLOW  |         4.228(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        11.136(R)|      SLOW  |         4.241(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        11.222(R)|      SLOW  |         4.267(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        11.491(R)|      SLOW  |         3.866(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        11.259(R)|      SLOW  |         3.791(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        12.479(R)|      SLOW  |         4.256(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        11.963(R)|      SLOW  |         4.268(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        12.083(R)|      SLOW  |         3.727(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        11.946(R)|      SLOW  |         4.124(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        12.165(R)|      SLOW  |         3.800(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        11.865(R)|      SLOW  |         3.930(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |         9.874(R)|      SLOW  |         4.452(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         8.886(R)|      SLOW  |         3.901(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         8.657(R)|      SLOW  |         3.696(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |         9.230(R)|      SLOW  |         4.063(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |         9.234(R)|      SLOW  |         4.056(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |         9.212(R)|      SLOW  |         4.013(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |         9.212(R)|      SLOW  |         4.027(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |         9.052(R)|      SLOW  |         3.917(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |         9.100(R)|      SLOW  |         3.992(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |         9.116(R)|      SLOW  |         3.983(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         9.136(R)|      SLOW  |         3.954(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         9.241(R)|      SLOW  |         4.024(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |         9.152(R)|      SLOW  |         4.024(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         9.086(R)|      SLOW  |         3.999(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         8.818(R)|      SLOW  |         3.808(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         8.966(R)|      SLOW  |         3.915(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |         9.039(R)|      SLOW  |         3.990(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.806|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 118063362 paths, 0 nets, and 14800 connections

Design statistics:
   Minimum period:   7.806ns{1}   (Maximum frequency: 128.107MHz)
   Minimum input required time before clock:   5.697ns
   Maximum output delay after clock:  12.479ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr  1 18:42:31 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 780 MB



