<module name="CIC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CIC_REVISION_REG" acronym="CIC_REVISION_REG" offset="0x0" width="32" description="">
    <bitfield id="REV" width="32" begin="31" end="0" resetval="0x4E82A900" description="TI internal data. Identifies revision of peripheral." range="" rwaccess="R"/>
  </register>
  <register id="CIC_GLOBAL_ENABLE_HINT_REG" acronym="CIC_GLOBAL_ENABLE_HINT_REG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="ENABLE" width="1" begin="0" end="0" resetval="0x0" description="This field enables or disables all the host interrupts at once. Reads return the current global enable value. When written:" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_STATUS_SET_INDEX_REG" acronym="CIC_STATUS_SET_INDEX_REG" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INDEX" width="10" begin="9" end="0" resetval="0x0" description="This field allows setting the status of an interrupt. Reads return 0. Writes set the status of the interrupt given in the index value." range="" rwaccess="RW"/>
  </register>
  <register id="CIC_STATUS_CLR_INDEX_REG" acronym="CIC_STATUS_CLR_INDEX_REG" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INDEX" width="10" begin="9" end="0" resetval="0x0" description="This field allows clearing the status of an interrupt. Reads return 0. Writes clear the status of the interrupt given in the index value." range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_SET_INDEX_REG" acronym="CIC_ENABLE_SET_INDEX_REG" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INDEX" width="10" begin="9" end="0" resetval="0x0" description="This field allows enabling an interrupt. Reads return 0. Writes set the enable of the interrupt given in the index value." range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_INDEX_REG" acronym="CIC_ENABLE_CLR_INDEX_REG" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INDEX" width="10" begin="9" end="0" resetval="0x0" description="This field allows disabling an interrupt. Reads return 0. Writes clear the enable of the interrupt given in the index value." range="" rwaccess="RW"/>
  </register>
  <register id="CIC_HINT_ENABLE_SET_INDEX_REG" acronym="CIC_HINT_ENABLE_SET_INDEX_REG" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INDEX" width="10" begin="9" end="0" resetval="0x0" description="This field allows enabling a host interrupt output. Reads return 0. Writes set the enable of the host interrupt given in the index value." range="" rwaccess="RW"/>
  </register>
  <register id="CIC_HINT_ENABLE_CLR_INDEX_REG" acronym="CIC_HINT_ENABLE_CLR_INDEX_REG" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="INDEX" width="10" begin="9" end="0" resetval="0x0" description="This field allows disabling a host interrupt output. Reads return 0. Writes clear the enable of the host interrupt given in the index value." range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG0" acronym="CIC_RAW_STATUS_REG0" offset="0x200" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG1" acronym="CIC_RAW_STATUS_REG1" offset="0x204" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG2" acronym="CIC_RAW_STATUS_REG2" offset="0x208" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG3" acronym="CIC_RAW_STATUS_REG3" offset="0x20C" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG4" acronym="CIC_RAW_STATUS_REG4" offset="0x210" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG5" acronym="CIC_RAW_STATUS_REG5" offset="0x214" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG6" acronym="CIC_RAW_STATUS_REG6" offset="0x218" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG7" acronym="CIC_RAW_STATUS_REG7" offset="0x21C" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG8" acronym="CIC_RAW_STATUS_REG8" offset="0x220" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG9" acronym="CIC_RAW_STATUS_REG9" offset="0x224" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG10" acronym="CIC_RAW_STATUS_REG10" offset="0x228" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_RAW_STATUS_REG11" acronym="CIC_RAW_STATUS_REG11" offset="0x22C" width="32" description="">
    <bitfield id="RAW_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt raw status and setting. Reads return the raw status. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG0" acronym="CIC_ENA_STATUS_REG0" offset="0x280" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG1" acronym="CIC_ENA_STATUS_REG1" offset="0x284" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG2" acronym="CIC_ENA_STATUS_REG2" offset="0x288" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG3" acronym="CIC_ENA_STATUS_REG3" offset="0x28C" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG4" acronym="CIC_ENA_STATUS_REG4" offset="0x290" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG5" acronym="CIC_ENA_STATUS_REG5" offset="0x294" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG6" acronym="CIC_ENA_STATUS_REG6" offset="0x298" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG7" acronym="CIC_ENA_STATUS_REG7" offset="0x29C" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG8" acronym="CIC_ENA_STATUS_REG8" offset="0x2A0" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG9" acronym="CIC_ENA_STATUS_REG9" offset="0x2A4" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG10" acronym="CIC_ENA_STATUS_REG10" offset="0x2A8" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENA_STATUS_REG11" acronym="CIC_ENA_STATUS_REG11" offset="0x2AC" width="32" description="">
    <bitfield id="ENABLED_STATUS" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enabled status and clearing. Reads return the enabled status (before enabling with the System Interrupt Enable Set Registers). When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG0" acronym="CIC_ENABLE_REG0" offset="0x300" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG1" acronym="CIC_ENABLE_REG1" offset="0x304" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG2" acronym="CIC_ENABLE_REG2" offset="0x308" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG3" acronym="CIC_ENABLE_REG3" offset="0x30C" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG4" acronym="CIC_ENABLE_REG4" offset="0x310" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG5" acronym="CIC_ENABLE_REG5" offset="0x314" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG6" acronym="CIC_ENABLE_REG6" offset="0x318" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG7" acronym="CIC_ENABLE_REG7" offset="0x31C" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG8" acronym="CIC_ENABLE_REG8" offset="0x320" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG9" acronym="CIC_ENABLE_REG9" offset="0x324" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG10" acronym="CIC_ENABLE_REG10" offset="0x328" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_REG11" acronym="CIC_ENABLE_REG11" offset="0x32C" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt enables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG0" acronym="CIC_ENABLE_CLR_REG0" offset="0x380" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG1" acronym="CIC_ENABLE_CLR_REG1" offset="0x384" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG2" acronym="CIC_ENABLE_CLR_REG2" offset="0x388" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG3" acronym="CIC_ENABLE_CLR_REG3" offset="0x38C" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG4" acronym="CIC_ENABLE_CLR_REG4" offset="0x390" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG5" acronym="CIC_ENABLE_CLR_REG5" offset="0x394" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG6" acronym="CIC_ENABLE_CLR_REG6" offset="0x398" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG7" acronym="CIC_ENABLE_CLR_REG7" offset="0x39C" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG8" acronym="CIC_ENABLE_CLR_REG8" offset="0x3A0" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG9" acronym="CIC_ENABLE_CLR_REG9" offset="0x3A4" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG10" acronym="CIC_ENABLE_CLR_REG10" offset="0x3A8" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_CLR_REG11" acronym="CIC_ENABLE_CLR_REG11" offset="0x3AC" width="32" description="">
    <bitfield id="ENABLE" width="32" begin="31" end="0" resetval="0x0" description="System interrupt disables.Read returns the enable value: When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG0" acronym="CIC_CH_MAP_REG0" offset="0x400" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG1" acronym="CIC_CH_MAP_REG1" offset="0x404" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG2" acronym="CIC_CH_MAP_REG2" offset="0x408" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG3" acronym="CIC_CH_MAP_REG3" offset="0x40C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG4" acronym="CIC_CH_MAP_REG4" offset="0x410" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG5" acronym="CIC_CH_MAP_REG5" offset="0x414" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG6" acronym="CIC_CH_MAP_REG6" offset="0x418" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG7" acronym="CIC_CH_MAP_REG7" offset="0x41C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG8" acronym="CIC_CH_MAP_REG8" offset="0x420" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG9" acronym="CIC_CH_MAP_REG9" offset="0x424" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG10" acronym="CIC_CH_MAP_REG10" offset="0x428" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG11" acronym="CIC_CH_MAP_REG11" offset="0x42C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG12" acronym="CIC_CH_MAP_REG12" offset="0x430" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG13" acronym="CIC_CH_MAP_REG13" offset="0x434" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG14" acronym="CIC_CH_MAP_REG14" offset="0x438" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG15" acronym="CIC_CH_MAP_REG15" offset="0x43C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG16" acronym="CIC_CH_MAP_REG16" offset="0x440" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG17" acronym="CIC_CH_MAP_REG17" offset="0x444" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG18" acronym="CIC_CH_MAP_REG18" offset="0x448" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG19" acronym="CIC_CH_MAP_REG19" offset="0x44C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG20" acronym="CIC_CH_MAP_REG20" offset="0x450" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG21" acronym="CIC_CH_MAP_REG21" offset="0x454" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG22" acronym="CIC_CH_MAP_REG22" offset="0x458" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG23" acronym="CIC_CH_MAP_REG23" offset="0x45C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG24" acronym="CIC_CH_MAP_REG24" offset="0x460" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG25" acronym="CIC_CH_MAP_REG25" offset="0x464" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG26" acronym="CIC_CH_MAP_REG26" offset="0x468" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG27" acronym="CIC_CH_MAP_REG27" offset="0x46C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG28" acronym="CIC_CH_MAP_REG28" offset="0x470" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG29" acronym="CIC_CH_MAP_REG29" offset="0x474" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG30" acronym="CIC_CH_MAP_REG30" offset="0x478" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG31" acronym="CIC_CH_MAP_REG31" offset="0x47C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG32" acronym="CIC_CH_MAP_REG32" offset="0x480" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG33" acronym="CIC_CH_MAP_REG33" offset="0x484" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG34" acronym="CIC_CH_MAP_REG34" offset="0x488" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG35" acronym="CIC_CH_MAP_REG35" offset="0x48C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG36" acronym="CIC_CH_MAP_REG36" offset="0x490" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG37" acronym="CIC_CH_MAP_REG37" offset="0x494" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG38" acronym="CIC_CH_MAP_REG38" offset="0x498" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG39" acronym="CIC_CH_MAP_REG39" offset="0x49C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG40" acronym="CIC_CH_MAP_REG40" offset="0x4A0" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG41" acronym="CIC_CH_MAP_REG41" offset="0x4A4" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG42" acronym="CIC_CH_MAP_REG42" offset="0x4A8" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG43" acronym="CIC_CH_MAP_REG43" offset="0x4AC" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG44" acronym="CIC_CH_MAP_REG44" offset="0x4B0" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG45" acronym="CIC_CH_MAP_REG45" offset="0x4B4" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG46" acronym="CIC_CH_MAP_REG46" offset="0x4B8" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG47" acronym="CIC_CH_MAP_REG47" offset="0x4BC" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG48" acronym="CIC_CH_MAP_REG48" offset="0x4C0" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG49" acronym="CIC_CH_MAP_REG49" offset="0x4C4" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG50" acronym="CIC_CH_MAP_REG50" offset="0x4C8" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG51" acronym="CIC_CH_MAP_REG51" offset="0x4CC" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG52" acronym="CIC_CH_MAP_REG52" offset="0x4D0" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG53" acronym="CIC_CH_MAP_REG53" offset="0x4D4" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG54" acronym="CIC_CH_MAP_REG54" offset="0x4D8" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG55" acronym="CIC_CH_MAP_REG55" offset="0x4DC" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG56" acronym="CIC_CH_MAP_REG56" offset="0x4E0" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG57" acronym="CIC_CH_MAP_REG57" offset="0x4E4" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG58" acronym="CIC_CH_MAP_REG58" offset="0x4E8" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG59" acronym="CIC_CH_MAP_REG59" offset="0x4EC" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG60" acronym="CIC_CH_MAP_REG60" offset="0x4F0" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG61" acronym="CIC_CH_MAP_REG61" offset="0x4F4" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG62" acronym="CIC_CH_MAP_REG62" offset="0x4F8" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG63" acronym="CIC_CH_MAP_REG63" offset="0x4FC" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG64" acronym="CIC_CH_MAP_REG64" offset="0x500" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG65" acronym="CIC_CH_MAP_REG65" offset="0x504" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG66" acronym="CIC_CH_MAP_REG66" offset="0x508" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG67" acronym="CIC_CH_MAP_REG67" offset="0x50C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG68" acronym="CIC_CH_MAP_REG68" offset="0x510" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG69" acronym="CIC_CH_MAP_REG69" offset="0x514" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG70" acronym="CIC_CH_MAP_REG70" offset="0x518" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG71" acronym="CIC_CH_MAP_REG71" offset="0x51C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG72" acronym="CIC_CH_MAP_REG72" offset="0x520" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG73" acronym="CIC_CH_MAP_REG73" offset="0x524" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG74" acronym="CIC_CH_MAP_REG74" offset="0x528" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG75" acronym="CIC_CH_MAP_REG75" offset="0x52C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG76" acronym="CIC_CH_MAP_REG76" offset="0x530" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG77" acronym="CIC_CH_MAP_REG77" offset="0x534" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG78" acronym="CIC_CH_MAP_REG78" offset="0x538" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG79" acronym="CIC_CH_MAP_REG79" offset="0x53C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG80" acronym="CIC_CH_MAP_REG80" offset="0x540" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG81" acronym="CIC_CH_MAP_REG81" offset="0x544" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG82" acronym="CIC_CH_MAP_REG82" offset="0x548" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG83" acronym="CIC_CH_MAP_REG83" offset="0x54C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG84" acronym="CIC_CH_MAP_REG84" offset="0x550" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG85" acronym="CIC_CH_MAP_REG85" offset="0x554" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG86" acronym="CIC_CH_MAP_REG86" offset="0x558" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG87" acronym="CIC_CH_MAP_REG87" offset="0x55C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG88" acronym="CIC_CH_MAP_REG88" offset="0x560" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG89" acronym="CIC_CH_MAP_REG89" offset="0x564" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG90" acronym="CIC_CH_MAP_REG90" offset="0x568" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG91" acronym="CIC_CH_MAP_REG91" offset="0x56C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG92" acronym="CIC_CH_MAP_REG92" offset="0x570" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG93" acronym="CIC_CH_MAP_REG93" offset="0x574" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG94" acronym="CIC_CH_MAP_REG94" offset="0x578" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG95" acronym="CIC_CH_MAP_REG95" offset="0x57C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG96" acronym="CIC_CH_MAP_REG96" offset="0x580" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG97" acronym="CIC_CH_MAP_REG97" offset="0x584" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG98" acronym="CIC_CH_MAP_REG98" offset="0x588" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG99" acronym="CIC_CH_MAP_REG99" offset="0x58C" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG100" acronym="CIC_CH_MAP_REG100" offset="0x590" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG101" acronym="CIC_CH_MAP_REG101" offset="0x594" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_CH_MAP_REG102" acronym="CIC_CH_MAP_REG102" offset="0x598" width="32" description="">
    <bitfield id="CH3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the channel for the system interrupt N + 3" range="" rwaccess="RW"/>
    <bitfield id="CH2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the channel for the system interrupt N + 2" range="" rwaccess="RW"/>
    <bitfield id="CH1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the channel for the system interrupt N + 1" range="" rwaccess="RW"/>
    <bitfield id="CH0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the channel for the system interrupt N" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_HINT_MAP_REG0" acronym="CIC_HINT_MAP_REG0" offset="0x800" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG1" acronym="CIC_HINT_MAP_REG1" offset="0x804" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG2" acronym="CIC_HINT_MAP_REG2" offset="0x808" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG3" acronym="CIC_HINT_MAP_REG3" offset="0x80C" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG4" acronym="CIC_HINT_MAP_REG4" offset="0x810" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG5" acronym="CIC_HINT_MAP_REG5" offset="0x814" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG6" acronym="CIC_HINT_MAP_REG6" offset="0x818" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG7" acronym="CIC_HINT_MAP_REG7" offset="0x81C" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG8" acronym="CIC_HINT_MAP_REG8" offset="0x820" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG9" acronym="CIC_HINT_MAP_REG9" offset="0x824" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG10" acronym="CIC_HINT_MAP_REG10" offset="0x828" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG11" acronym="CIC_HINT_MAP_REG11" offset="0x82C" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG12" acronym="CIC_HINT_MAP_REG12" offset="0x830" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG13" acronym="CIC_HINT_MAP_REG13" offset="0x834" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG14" acronym="CIC_HINT_MAP_REG14" offset="0x838" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG15" acronym="CIC_HINT_MAP_REG15" offset="0x83C" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG16" acronym="CIC_HINT_MAP_REG16" offset="0x840" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG17" acronym="CIC_HINT_MAP_REG17" offset="0x844" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG18" acronym="CIC_HINT_MAP_REG18" offset="0x848" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG19" acronym="CIC_HINT_MAP_REG19" offset="0x84C" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG20" acronym="CIC_HINT_MAP_REG20" offset="0x850" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG21" acronym="CIC_HINT_MAP_REG21" offset="0x854" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG22" acronym="CIC_HINT_MAP_REG22" offset="0x858" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG23" acronym="CIC_HINT_MAP_REG23" offset="0x85C" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_HINT_MAP_REG24" acronym="CIC_HINT_MAP_REG24" offset="0x860" width="32" description="">
    <bitfield id="HINT3_MAP" width="8" begin="31" end="24" resetval="0x0" description="Set the host interrupt for channel N + 3" range="" rwaccess="R"/>
    <bitfield id="HINT2_MAP" width="8" begin="23" end="16" resetval="0x0" description="Set the host interrupt for channel N + 2" range="" rwaccess="R"/>
    <bitfield id="HINT1_MAP" width="8" begin="15" end="8" resetval="0x0" description="Set the host interrupt for channel N + 1" range="" rwaccess="R"/>
    <bitfield id="HINT0_MAP" width="8" begin="7" end="0" resetval="0x0" description="Set the host interrupt for channel N" range="" rwaccess="R"/>
  </register>
  <register id="CIC_ENABLE_HINT_REG0" acronym="CIC_ENABLE_HINT_REG0" offset="0x1500" width="32" description="">
    <bitfield id="ENABLES" width="32" begin="31" end="0" resetval="0x0" description="This field enables the host interrupts. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_HINT_REG1" acronym="CIC_ENABLE_HINT_REG1" offset="0x1504" width="32" description="">
    <bitfield id="ENABLES" width="32" begin="31" end="0" resetval="0x0" description="This field enables the host interrupts. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
  <register id="CIC_ENABLE_HINT_REG2" acronym="CIC_ENABLE_HINT_REG2" offset="0x1508" width="32" description="">
    <bitfield id="ENABLES" width="32" begin="31" end="0" resetval="0x0" description="This field enables the host interrupts. When written (per bit position):" range="" rwaccess="RW"/>
  </register>
</module>
