
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Thu Aug 14 17:25:46 2025
| Design       : password_lock_top
| Device       : PG2L100H
| Speed Grade  : -6
| Package      : FBG676
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                     
****************************************************************************************************************************************************
                                                                                Clock   Non-clock                                                   
 Clock                           Period       Waveform            Type          Loads       Loads  Sources                                          
----------------------------------------------------------------------------------------------------------------------------------------------------
 password_lock_top|external_clk  1000.0000    {0.0000 500.0000}   Declared       1959          70  {external_clk}                                   
 DebugCore_JCLK                  50.0000      {0.0000 25.0000}    Declared        455          14  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1}      
 DebugCore_CAPTURE               100.0000     {25.0000 75.0000}   Declared         11           0  {u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR} 
====================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 Inferred_clock_group_0        asynchronous               password_lock_top|external_clk            
 DebugCoreClockGroup           asynchronous               DebugCore_JCLK  DebugCore_CAPTURE         
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                             1.0000 MHz    204.6664 MHz      1000.0000         4.8860        995.114
 DebugCore_JCLK             20.0000 MHz    113.0966 MHz        50.0000         8.8420         41.158
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   995.114       0.000              0           5434
 DebugCore_JCLK         DebugCore_JCLK              23.857       0.000              0           2242
 DebugCore_CAPTURE      DebugCore_JCLK              22.089       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           46.939       0.000              0             16
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.315       0.000              0           5434
 DebugCore_JCLK         DebugCore_JCLK               0.271       0.000              0           2242
 DebugCore_CAPTURE      DebugCore_JCLK              23.151       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.246       0.000              0             16
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   997.079       0.000              0           1300
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.397       0.000              0           1300
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk                    499.040       0.000              0           1959
 DebugCore_JCLK                                     24.040       0.000              0            455
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   997.113       0.000              0           5434
 DebugCore_JCLK         DebugCore_JCLK              24.320       0.000              0           2242
 DebugCore_CAPTURE      DebugCore_JCLK              23.390       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE           47.949       0.000              0             16
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.230       0.000              0           5434
 DebugCore_JCLK         DebugCore_JCLK               0.250       0.000              0           2242
 DebugCore_CAPTURE      DebugCore_JCLK              23.891       0.000              0            104
 DebugCore_JCLK         DebugCore_CAPTURE            0.406       0.000              0             16
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                   998.148       0.000              0           1300
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk
                        password_lock_top|external_clk
                                                     0.273       0.000              0           1300
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 password_lock_top|external_clk                    499.430       0.000              0           1959
 DebugCore_JCLK                                     24.430       0.000              0            455
 DebugCore_CAPTURE                                  49.800       0.000              0             11
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.265
  Launch Clock Delay      :  3.797
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.441       3.797         ntR1115          
 CLMA_291_444/CLK                                                          r       u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_291_444/Q0                   tco                   0.203       4.000 r       u_matrix_key/debounce_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.582       4.582         u_matrix_key/debounce_cnt [12]
 CLMS_285_433/Y0                   td                    0.229       4.811 r       u_matrix_key/N546_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.600       5.411         u_matrix_key/_N4674
 CLMS_291_463/Y2                   td                    0.074       5.485 r       u_matrix_key/N546_31/gateop_perm/L6
                                   net (fanout=32)       0.771       6.256         u_matrix_key/_N4698
 CLMS_285_421/CR0                  td                    0.224       6.480 r       u_matrix_key/debounce_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.842       7.322         u_matrix_key/N674 [0]
 CLMA_249_361/Y0                   td                    0.074       7.396 r       u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=5)        0.605       8.001         u_matrix_key/nt_st [0]
 CLMA_261_342/Y2                   td                    0.096       8.097 r       u_matrix_key/N653/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.254       8.351         u_matrix_key/N653
 CLMA_261_336/CE                                                           r       u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.351         Logic Levels: 5  
                                                                                   Logic: 0.900ns(19.763%), Route: 3.654ns(80.237%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.385    1003.265         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.741                          
 clock uncertainty                                      -0.050    1003.691                          

 Setup time                                             -0.226    1003.465                          

 Data required time                                               1003.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.465                          
 Data arrival time                                                   8.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.265
  Launch Clock Delay      :  3.797
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.441       3.797         ntR1115          
 CLMA_291_444/CLK                                                          r       u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_291_444/Q0                   tco                   0.203       4.000 r       u_matrix_key/debounce_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.582       4.582         u_matrix_key/debounce_cnt [12]
 CLMS_285_433/Y0                   td                    0.229       4.811 r       u_matrix_key/N546_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.600       5.411         u_matrix_key/_N4674
 CLMS_291_463/Y2                   td                    0.074       5.485 r       u_matrix_key/N546_31/gateop_perm/L6
                                   net (fanout=32)       0.771       6.256         u_matrix_key/_N4698
 CLMS_285_421/CR0                  td                    0.224       6.480 r       u_matrix_key/debounce_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.842       7.322         u_matrix_key/N674 [0]
 CLMA_249_361/Y0                   td                    0.074       7.396 r       u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=5)        0.605       8.001         u_matrix_key/nt_st [0]
 CLMA_261_342/Y2                   td                    0.096       8.097 r       u_matrix_key/N653/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.254       8.351         u_matrix_key/N653
 CLMA_261_336/CE                                                           r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   8.351         Logic Levels: 5  
                                                                                   Logic: 0.900ns(19.763%), Route: 3.654ns(80.237%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.385    1003.265         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.476    1003.741                          
 clock uncertainty                                      -0.050    1003.691                          

 Setup time                                             -0.226    1003.465                          

 Data required time                                               1003.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.465                          
 Data arrival time                                                   8.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.056  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.265
  Launch Clock Delay      :  3.797
  Clock Pessimism Removal :  0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.441       3.797         ntR1115          
 CLMA_291_444/CLK                                                          r       u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_291_444/Q0                   tco                   0.203       4.000 r       u_matrix_key/debounce_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.582       4.582         u_matrix_key/debounce_cnt [12]
 CLMS_285_433/Y0                   td                    0.229       4.811 r       u_matrix_key/N546_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.600       5.411         u_matrix_key/_N4674
 CLMS_291_463/Y2                   td                    0.074       5.485 r       u_matrix_key/N546_31/gateop_perm/L6
                                   net (fanout=32)       0.771       6.256         u_matrix_key/_N4698
 CLMS_285_421/CR0                  td                    0.224       6.480 r       u_matrix_key/debounce_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.842       7.322         u_matrix_key/N674 [0]
 CLMA_249_361/Y0                   td                    0.074       7.396 r       u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=5)        0.605       8.001         u_matrix_key/nt_st [0]
 CLMA_261_342/Y2                   td                    0.096       8.097 r       u_matrix_key/N653/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.254       8.351         u_matrix_key/N653
 CLMA_261_336/CE                                                           r       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CE

 Data arrival time                                                   8.351         Logic Levels: 5  
                                                                                   Logic: 0.900ns(19.763%), Route: 3.654ns(80.237%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515    1002.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245    1002.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.385    1003.265         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.476    1003.741                          
 clock uncertainty                                      -0.050    1003.691                          

 Setup time                                             -0.226    1003.465                          

 Data required time                                               1003.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.465                          
 Data arrival time                                                   8.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       995.114                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][133]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/D
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.073  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.797
  Launch Clock Delay      :  3.248
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.368       3.248         ntR1115          
 CLMA_273_444/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][133]/opit_0_inv_srl/CLK

 CLMA_273_444/CR1                  tco                   0.174       3.422 f       u_CORES/u_debug_core_0/TRIG0_ff[0][133]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.257       3.679         u_CORES/u_debug_core_0/TRIG0_ff[1] [133]
 CLMA_285_438/M3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/D

 Data arrival time                                                   3.679         Logic Levels: 0  
                                                                                   Logic: 0.174ns(40.371%), Route: 0.257ns(59.629%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.441       3.797         ntR1115          
 CLMA_285_438/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/CLK
 clock pessimism                                        -0.476       3.321                          
 clock uncertainty                                       0.000       3.321                          

 Hold time                                               0.043       3.364                          

 Data required time                                                  3.364                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.364                          
 Data arrival time                                                   3.679                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[4][93]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/DATA_ff[0][93]/opit_0/D
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.799
  Launch Clock Delay      :  3.252
  Clock Pessimism Removal :  -0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.372       3.252         ntR1115          
 CLMA_273_474/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[4][93]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_273_474/CR3                  tco                   0.172       3.424 f       u_CORES/u_debug_core_0/data_pipe[4][93]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.238       3.662         u_CORES/u_debug_core_0/data_pipe[4] [93]
 CLMA_273_486/M3                                                           f       u_CORES/u_debug_core_0/DATA_ff[0][93]/opit_0/D

 Data arrival time                                                   3.662         Logic Levels: 0  
                                                                                   Logic: 0.172ns(41.951%), Route: 0.238ns(58.049%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMA_273_486/CLK                                                          r       u_CORES/u_debug_core_0/DATA_ff[0][93]/opit_0/CLK
 clock pessimism                                        -0.517       3.282                          
 clock uncertainty                                       0.000       3.282                          

 Hold time                                               0.043       3.325                          

 Data required time                                                  3.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.325                          
 Data arrival time                                                   3.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key_trigger/key_d[7]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][85]/opit_0_inv_srl/D
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.799
  Launch Clock Delay      :  3.252
  Clock Pessimism Removal :  -0.517

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.372       3.252         ntR1115          
 CLMA_261_414/CLK                                                          r       u_matrix_key_trigger/key_d[7]/opit_0_inv_srl/CLK

 CLMA_261_414/CR3                  tco                   0.172       3.424 f       u_matrix_key_trigger/key_d[7]/opit_0_inv_srl/CR0
                                   net (fanout=6)        0.238       3.662         u_matrix_key_trigger/key_d2 [7]
 CLMS_267_409/M3                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][85]/opit_0_inv_srl/D

 Data arrival time                                                   3.662         Logic Levels: 0  
                                                                                   Logic: 0.172ns(41.951%), Route: 0.238ns(58.049%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMS_267_409/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][85]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.517       3.282                          
 clock uncertainty                                       0.000       3.282                          

 Hold time                                               0.043       3.325                          

 Data required time                                                  3.325                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.325                          
 Data arrival time                                                   3.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.452       3.284         ntR1084          
 CLMA_273_367/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_273_367/CR0                  tco                   0.249       3.533 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.462       3.995         u_CORES/u_jtag_hub/data_ctrl
 CLMA_285_372/C2                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   3.995         Logic Levels: 0  
                                                                                   Logic: 0.249ns(35.021%), Route: 0.462ns(64.979%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      26.969         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.376      27.590         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.551      28.141                          
 clock uncertainty                                      -0.050      28.091                          

 Setup time                                             -0.239      27.852                          

 Data required time                                                 27.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.852                          
 Data arrival time                                                   3.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.857                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.452       3.284         ntR1084          
 CLMA_273_367/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_273_367/CR0                  tco                   0.249       3.533 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.462       3.995         u_CORES/u_jtag_hub/data_ctrl
 CLMA_285_372/B3                                                           r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   3.995         Logic Levels: 0  
                                                                                   Logic: 0.249ns(35.021%), Route: 0.462ns(64.979%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      26.969         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.376      27.590         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.551      28.141                          
 clock uncertainty                                      -0.050      28.091                          

 Setup time                                             -0.162      27.929                          

 Data required time                                                 27.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.929                          
 Data arrival time                                                   3.995                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.934                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.590
  Launch Clock Delay      :  3.284
  Clock Pessimism Removal :  0.551

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.452       3.284         ntR1084          
 CLMA_273_367/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_273_367/CR0                  tco                   0.249       3.533 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.442       3.975         u_CORES/u_jtag_hub/data_ctrl
 CLMA_285_372/A4                                                           r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   3.975         Logic Levels: 0  
                                                                                   Logic: 0.249ns(36.035%), Route: 0.442ns(63.965%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311      26.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      26.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      26.969         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      27.214 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.376      27.590         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.551      28.141                          
 clock uncertainty                                      -0.050      28.091                          

 Setup time                                             -0.155      27.936                          

 Data required time                                                 27.936                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.936                          
 Data arrival time                                                   3.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.961                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[308]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.941  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.093
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  -0.507

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       2.013         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.387       2.645         ntR1090          
 CLMS_291_355/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_291_355/Q2                   tco                   0.158       2.803 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.267       3.070         u_CORES/u_debug_core_0/conf_sel_int [0]
 CLMA_303_354/CR1                  td                    0.207       3.277 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=257)      0.516       3.793         u_CORES/u_debug_core_0/u0_trig_unit/N12694
 CLMA_309_426/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[308]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   3.793         Logic Levels: 1  
                                                                                   Logic: 0.365ns(31.794%), Route: 0.783ns(68.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.598       3.430         ntR1084          
 CLMA_303_468/CR0                  td                    0.220       3.650 r       CLKROUTE_56/CR   
                                   net (fanout=3)        0.443       4.093         ntR1092          
 CLMA_309_426/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[308]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.507       3.586                          
 clock uncertainty                                       0.000       3.586                          

 Hold time                                              -0.064       3.522                          

 Data required time                                                  3.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.522                          
 Data arrival time                                                   3.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[312]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.941  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.093
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  -0.507

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       2.013         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.387       2.645         ntR1090          
 CLMS_291_355/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_291_355/Q2                   tco                   0.158       2.803 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.267       3.070         u_CORES/u_debug_core_0/conf_sel_int [0]
 CLMA_303_354/CR1                  td                    0.207       3.277 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=257)      0.516       3.793         u_CORES/u_debug_core_0/u0_trig_unit/N12694
 CLMA_309_426/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[312]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   3.793         Logic Levels: 1  
                                                                                   Logic: 0.365ns(31.794%), Route: 0.783ns(68.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.598       3.430         ntR1084          
 CLMA_303_468/CR0                  td                    0.220       3.650 r       CLKROUTE_56/CR   
                                   net (fanout=3)        0.443       4.093         ntR1092          
 CLMA_309_426/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[312]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.507       3.586                          
 clock uncertainty                                       0.000       3.586                          

 Hold time                                              -0.064       3.522                          

 Data required time                                                  3.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.522                          
 Data arrival time                                                   3.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[314]/opit_0_inv_L6QL5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.941  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.093
  Launch Clock Delay      :  2.645
  Clock Pessimism Removal :  -0.507

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355       1.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143       1.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515       2.013         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245       2.258 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.387       2.645         ntR1090          
 CLMS_291_355/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/CLK

 CLMS_291_355/Q2                   tco                   0.158       2.803 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=1)        0.267       3.070         u_CORES/u_debug_core_0/conf_sel_int [0]
 CLMA_303_354/CR1                  td                    0.207       3.277 f       u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=257)      0.516       3.793         u_CORES/u_debug_core_0/u0_trig_unit/N12694
 CLMA_309_426/CE                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[314]/opit_0_inv_L6QL5Q_perm/CE

 Data arrival time                                                   3.793         Logic Levels: 1  
                                                                                   Logic: 0.365ns(31.794%), Route: 0.783ns(68.206%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.598       3.430         ntR1084          
 CLMA_303_468/CR0                  td                    0.220       3.650 r       CLKROUTE_56/CR   
                                   net (fanout=3)        0.443       4.093         ntR1092          
 CLMA_309_426/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[314]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.507       3.586                          
 clock uncertainty                                       0.000       3.586                          

 Hold time                                              -0.064       3.522                          

 Data required time                                                  3.522                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.522                          
 Data arrival time                                                   3.793                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.271                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.643
  Launch Clock Delay      :  2.958
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.958      27.958         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_285_379/Q0                   tco                   0.203      28.161 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.531      28.692         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_291_366/Y1                   td                    0.096      28.788 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/LUT6_inst_perm/L6
                                   net (fanout=5)        0.121      28.909         u_CORES/u_debug_core_0/_N5299
 CLMS_291_367/Y0                   td                    0.179      29.088 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.283      29.371         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163
 CLMA_303_367/Y3                   td                    0.108      29.479 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1526_inv/LUT6_inst_perm/L6
                                   net (fanout=1)        0.391      29.870         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1526
 CLMA_303_360/CECO                 td                    0.136      30.006 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CECO
                                   net (fanout=4)        0.000      30.006         ntR30            
 CLMA_303_366/CECO                 td                    0.136      30.142 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      30.142         ntR29            
 CLMA_303_372/CECO                 td                    0.136      30.278 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000      30.278         ntR28            
 CLMA_303_378/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  30.278         Logic Levels: 6  
                                                                                   Logic: 0.994ns(42.845%), Route: 1.326ns(57.155%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      52.013         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.385      52.643         ntR1084          
 CLMA_303_378/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.643                          
 clock uncertainty                                      -0.050      52.593                          

 Setup time                                             -0.226      52.367                          

 Data required time                                                 52.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.367                          
 Data arrival time                                                  30.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.089                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.641
  Launch Clock Delay      :  2.958
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.958      27.958         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_285_379/Q0                   tco                   0.203      28.161 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.561      28.722         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_291_354/Y2                   td                    0.229      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/L6
                                   net (fanout=16)       0.272      29.223         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_291_348/Y1                   td                    0.108      29.331 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N677/LUT6_inst_perm/L6
                                   net (fanout=3)        0.405      29.736         u_CORES/u_debug_core_0/u_rd_addr_gen/N677
 CLMS_285_355/CECO                 td                    0.136      29.872 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      29.872         ntR15            
 CLMS_285_361/CECO                 td                    0.136      30.008 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      30.008         ntR14            
 CLMS_285_367/CECO                 td                    0.136      30.144 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=2)        0.000      30.144         ntR13            
 CLMS_285_373/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  30.144         Logic Levels: 5  
                                                                                   Logic: 0.948ns(43.367%), Route: 1.238ns(56.633%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      52.013         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.383      52.641         ntR1090          
 CLMS_285_373/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000      52.641                          
 clock uncertainty                                      -0.050      52.591                          

 Setup time                                             -0.226      52.365                          

 Data required time                                                 52.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.365                          
 Data arrival time                                                  30.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.317  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.641
  Launch Clock Delay      :  2.958
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.958      27.958         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_285_379/Q0                   tco                   0.203      28.161 r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.561      28.722         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_291_354/Y2                   td                    0.229      28.951 r       u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/L6
                                   net (fanout=16)       0.272      29.223         u_CORES/u_debug_core_0/u_hub_data_decode/N258
 CLMA_291_348/Y1                   td                    0.108      29.331 r       u_CORES/u_debug_core_0/u_rd_addr_gen/N677/LUT6_inst_perm/L6
                                   net (fanout=3)        0.405      29.736         u_CORES/u_debug_core_0/u_rd_addr_gen/N677
 CLMS_285_355/CECO                 td                    0.136      29.872 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      29.872         ntR15            
 CLMS_285_361/CECO                 td                    0.136      30.008 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      30.008         ntR14            
 CLMS_285_367/CECO                 td                    0.136      30.144 r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=2)        0.000      30.144         ntR13            
 CLMS_285_373/CECI                                                         r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  30.144         Logic Levels: 5  
                                                                                   Logic: 0.948ns(43.367%), Route: 1.238ns(56.633%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.355      51.355         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143      51.498 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515      52.013         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245      52.258 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.383      52.641         ntR1090          
 CLMS_285_373/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      52.641                          
 clock uncertainty                                      -0.050      52.591                          

 Setup time                                             -0.226      52.365                          

 Data required time                                                 52.365                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 52.365                          
 Data arrival time                                                  30.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.603  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.656
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.053      27.053         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_291_372/Q3                   tco                   0.158      27.211 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.166      27.377         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_291_361/Y2                   td                    0.146      27.523 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.287      27.810         u_CORES/u_debug_core_0/u_hub_data_decode/N1207
 CLMA_309_366/A3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  27.810         Logic Levels: 1  
                                                                                   Logic: 0.304ns(40.159%), Route: 0.453ns(59.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.600       3.432         ntR1084          
 CLMA_303_480/CR0                  td                    0.220       3.652 r       CLKROUTE_69/CR   
                                   net (fanout=1)        1.004       4.656         ntR1091          
 CLMA_309_366/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       4.656                          
 clock uncertainty                                       0.050       4.706                          

 Hold time                                              -0.047       4.659                          

 Data required time                                                  4.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.659                          
 Data arrival time                                                  27.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.151                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.285
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.053      27.053         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_291_372/Q2                   tco                   0.158      27.211 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.157      27.368         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_291_378/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.368         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.453       3.285         ntR1090          
 CLMA_291_378/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.285                          
 clock uncertainty                                       0.050       3.335                          

 Hold time                                              -0.015       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                  27.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.232  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.285
  Launch Clock Delay      :  2.053
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.053      27.053         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_291_372/Q2                   tco                   0.158      27.211 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.157      27.368         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMS_291_379/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  27.368         Logic Levels: 0  
                                                                                   Logic: 0.158ns(50.159%), Route: 0.157ns(49.841%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.775       1.775         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168       1.943 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602       2.545         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287       2.832 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.453       3.285         ntR1090          
 CLMS_291_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       3.285                          
 clock uncertainty                                       0.050       3.335                          

 Hold time                                              -0.015       3.320                          

 Data required time                                                  3.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.320                          
 Data arrival time                                                  27.368                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.048                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602      77.550         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.445      78.282         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/CR1                  tco                   0.230      78.512 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        1.712      80.224         u_CORES/id_o [3] 
 CLMA_285_378/M3                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  80.224         Logic Levels: 0  
                                                                                   Logic: 0.230ns(11.843%), Route: 1.712ns(88.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.246     127.246         u_CORES/capt_o   
 CLMA_285_378/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.246                          
 clock uncertainty                                      -0.050     127.196                          

 Setup time                                             -0.033     127.163                          

 Data required time                                                127.163                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.163                          
 Data arrival time                                                  80.224                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        46.939                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602      77.550         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.445      78.282         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/CR1                  tco                   0.230      78.512 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        1.331      79.843         u_CORES/id_o [3] 
 CLMS_285_379/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  79.843         Logic Levels: 0  
                                                                                   Logic: 0.230ns(14.734%), Route: 1.331ns(85.266%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.246     127.246         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.246                          
 clock uncertainty                                      -0.050     127.196                          

 Setup time                                             -0.136     127.060                          

 Data required time                                                127.060                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.060                          
 Data arrival time                                                  79.843                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.217                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -1.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.246
  Launch Clock Delay      :  3.282
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.780      76.780         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.168      76.948 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.602      77.550         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.287      77.837 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.445      78.282         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_372/Q0                   tco                   0.204      78.486 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.914      79.400         u_CORES/conf_sel [0]
 CLMS_285_379/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  79.400         Logic Levels: 0  
                                                                                   Logic: 0.204ns(18.247%), Route: 0.914ns(81.753%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.246     127.246         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.246                          
 clock uncertainty                                      -0.050     127.196                          

 Setup time                                             -0.226     126.970                          

 Data required time                                                126.970                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.970                          
 Data arrival time                                                  79.400                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.570                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515     126.969         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.376     127.590         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_372/Q3                   tco                   0.159     127.749 f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.160     127.909         u_CORES/id_o [0] 
 CLMS_291_373/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.909         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.662     127.662         u_CORES/capt_o   
 CLMS_291_373/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.662                          
 clock uncertainty                                       0.050     127.712                          

 Hold time                                              -0.049     127.663                          

 Data required time                                                127.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.663                          
 Data arrival time                                                 127.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515     126.969         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.376     127.590         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/Q1                   tco                   0.159     127.749 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.160     127.909         u_CORES/id_o [4] 
 CLMA_291_372/M1                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.909         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.843%), Route: 0.160ns(50.157%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.662     127.662         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.662                          
 clock uncertainty                                       0.050     127.712                          

 Hold time                                              -0.049     127.663                          

 Data required time                                                127.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.663                          
 Data arrival time                                                 127.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.246                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.662
  Launch Clock Delay      :  2.590
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.311     126.311         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.143     126.454 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.515     126.969         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.245     127.214 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.376     127.590         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/Q1                   tco                   0.159     127.749 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.161     127.910         u_CORES/id_o [4] 
 CLMS_291_373/M2                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 127.910         Logic Levels: 0  
                                                                                   Logic: 0.159ns(49.688%), Route: 0.161ns(50.312%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       2.662     127.662         u_CORES/capt_o   
 CLMS_291_373/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     127.662                          
 clock uncertainty                                       0.050     127.712                          

 Hold time                                              -0.049     127.663                          

 Data required time                                                127.663                          
----------------------------------------------------------------------------------------------------
 Data required time                                                127.663                          
 Data arrival time                                                 127.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.247                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.181  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.271
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.202       4.001 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      1.943       5.944         u_CORES/u_debug_core_0/resetn
 CLMA_249_49/RSCO                  td                    0.094       6.038 r       u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.038         ntR283           
 CLMA_249_55/RSCO                  td                    0.075       6.113 r       u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       6.113         ntR282           
 CLMA_249_61/RSCO                  td                    0.075       6.188 r       u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.188         ntR281           
 CLMA_249_67/RSCO                  td                    0.075       6.263 r       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.263         ntR280           
 CLMA_249_73/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   6.263         Logic Levels: 4  
                                                                                   Logic: 0.521ns(21.144%), Route: 1.943ns(78.856%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.376    1003.271         ntR1117          
 CLMA_249_73/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.347    1003.618                          
 clock uncertainty                                      -0.050    1003.568                          

 Recovery time                                          -0.226    1003.342                          

 Data required time                                               1003.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.342                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.181  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.271
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.202       4.001 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      1.943       5.944         u_CORES/u_debug_core_0/resetn
 CLMA_249_49/RSCO                  td                    0.094       6.038 r       u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.038         ntR283           
 CLMA_249_55/RSCO                  td                    0.075       6.113 r       u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       6.113         ntR282           
 CLMA_249_61/RSCO                  td                    0.075       6.188 r       u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.188         ntR281           
 CLMA_249_67/RSCO                  td                    0.075       6.263 r       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.263         ntR280           
 CLMA_249_73/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   6.263         Logic Levels: 4  
                                                                                   Logic: 0.521ns(21.144%), Route: 1.943ns(78.856%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.376    1003.271         ntR1117          
 CLMA_249_73/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.347    1003.618                          
 clock uncertainty                                      -0.050    1003.568                          

 Recovery time                                          -0.226    1003.342                          

 Data required time                                               1003.342                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.342                          
 Data arrival time                                                   6.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.079                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.180  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.272
  Launch Clock Delay      :  3.799
  Clock Pessimism Removal :  0.347

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.202       4.001 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      1.943       5.944         u_CORES/u_debug_core_0/resetn
 CLMA_249_49/RSCO                  td                    0.094       6.038 r       u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.038         ntR283           
 CLMA_249_55/RSCO                  td                    0.075       6.113 r       u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       6.113         ntR282           
 CLMA_249_61/RSCO                  td                    0.075       6.188 r       u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       6.188         ntR281           
 CLMA_249_67/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   6.188         Logic Levels: 3  
                                                                                   Logic: 0.446ns(18.669%), Route: 1.943ns(81.331%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730    1000.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091    1000.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052    1001.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143    1002.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1002.650         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.245    1002.895 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.377    1003.272         ntR1117          
 CLMA_249_67/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.347    1003.619                          
 clock uncertainty                                      -0.050    1003.569                          

 Recovery time                                          -0.226    1003.343                          

 Data required time                                               1003.343                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.343                          
 Data arrival time                                                   6.188                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.155                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][180]/opit_0_inv_srl/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.799
  Launch Clock Delay      :  3.254
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.374       3.254         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.173       3.427 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      0.229       3.656         u_CORES/u_debug_core_0/resetn
 CLMA_243_384/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][180]/opit_0_inv_srl/RS

 Data arrival time                                                   3.656         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.035%), Route: 0.229ns(56.965%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMA_243_384/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][180]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.476       3.323                          
 clock uncertainty                                       0.000       3.323                          

 Removal time                                           -0.064       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][181]/opit_0_inv_srl/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.799
  Launch Clock Delay      :  3.254
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.374       3.254         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.173       3.427 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      0.229       3.656         u_CORES/u_debug_core_0/resetn
 CLMA_243_384/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][181]/opit_0_inv_srl/RS

 Data arrival time                                                   3.656         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.035%), Route: 0.229ns(56.965%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMA_243_384/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][181]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.476       3.323                          
 clock uncertainty                                       0.000       3.323                          

 Removal time                                           -0.064       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][185]/opit_0_inv_srl/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.799
  Launch Clock Delay      :  3.254
  Clock Pessimism Removal :  -0.476

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.730       0.834 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.834         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.091       0.925 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.052       1.977         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.143       2.120 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.515       2.635         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.245       2.880 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.374       3.254         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.173       3.427 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      0.229       3.656         u_CORES/u_debug_core_0/resetn
 CLMA_243_384/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][185]/opit_0_inv_srl/RS

 Data arrival time                                                   3.656         Logic Levels: 0  
                                                                                   Logic: 0.173ns(43.035%), Route: 0.229ns(56.965%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.443       3.799         ntR1115          
 CLMA_243_384/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][185]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.476       3.323                          
 clock uncertainty                                       0.000       3.323                          

 Removal time                                           -0.064       3.259                          

 Data required time                                                  3.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.259                          
 Data arrival time                                                   3.656                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.397                          
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_467/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=41)       0.436       3.792         ntR1116          
 CLMS_201_415/CLK                                                          r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMS_201_415/Q0                   tco                   0.203       3.995 r       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        2.617       6.612         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.611       7.223 r       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       7.223         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.755       8.978 r       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       9.075         sck              
 U14                                                                       r       sck (port)       

 Data arrival time                                                   9.075         Logic Levels: 2  
                                                                                   Logic: 2.569ns(48.628%), Route: 2.714ns(51.372%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : row[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.455       3.811         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_336/Q1                   tco                   0.185       3.996 f       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        2.785       6.781         nt_row[2]        
 IOLHR_16_48/DO_P                  td                    0.611       7.392 f       row_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.392         row_obuf[2]/ntO  
 IOBD_0_48/PAD                     td                    1.497       8.889 f       row_obuf[2]/opit_0/O
                                   net (fanout=1)        0.148       9.037         row[2]           
 T17                                                                       f       row[2] (port)    

 Data arrival time                                                   9.037         Logic Levels: 2  
                                                                                   Logic: 2.293ns(43.877%), Route: 2.933ns(56.123%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : row[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.855       0.959 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.959         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.105       1.064 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        1.235       2.299         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.168       2.467 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.602       3.069         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.287       3.356 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.455       3.811         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_261_336/Q0                   tco                   0.185       3.996 f       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        2.815       6.811         nt_row[3]        
 IOLHR_16_12/DO_P                  td                    0.611       7.422 f       row_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       7.422         row_obuf[3]/ntO  
 IOBD_0_12/PAD                     td                    1.497       8.919 f       row_obuf[3]/opit_0/O
                                   net (fanout=1)        0.083       9.002         row[3]           
 V16                                                                       f       row[3] (port)    

 Data arrival time                                                   9.002         Logic Levels: 2  
                                                                                   Logic: 2.293ns(44.173%), Route: 2.898ns(55.827%)
====================================================================================================

====================================================================================================

Startpoint  : col[3] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[3]/opit_0_srl/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 f       col[3] (port)    
                                   net (fanout=1)        0.123       0.123         col[3]           
 IOBS_0_66/DIN                     td                    0.646       0.769 f       col_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.769         col_ibuf[3]/ntD  
 IOLHR_16_66/DI_TO_CLK             td                    0.091       0.860 f       col_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=5)        1.601       2.461         nt_col[3]        
 CLMA_291_138/M0                                                           f       u_CORES/u_debug_core_0/trig0_d1[3]/opit_0_srl/D

 Data arrival time                                                   2.461         Logic Levels: 2  
                                                                                   Logic: 0.737ns(29.947%), Route: 1.724ns(70.053%)
====================================================================================================

====================================================================================================

Startpoint  : col[2] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W19                                                     0.000       0.000 f       col[2] (port)    
                                   net (fanout=1)        0.060       0.060         col[2]           
 IOBS_0_78/DIN                     td                    0.646       0.706 f       col_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.706         col_ibuf[2]/ntD  
 IOLHR_16_78/DI_TO_CLK             td                    0.091       0.797 f       col_ibuf[2]/opit_1/DI_TO_CLK
                                   net (fanout=5)        1.674       2.471         nt_col[2]        
 CLMA_291_138/M1                                                           f       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D

 Data arrival time                                                   2.471         Logic Levels: 2  
                                                                                   Logic: 0.737ns(29.826%), Route: 1.734ns(70.174%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0_srl/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V17                                                     0.000       0.000 f       col[0] (port)    
                                   net (fanout=1)        0.085       0.085         col[0]           
 IOBS_0_6/DIN                      td                    0.646       0.731 f       col_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.731         col_ibuf[0]/ntD  
 IOLHR_16_6/DI_TO_CLK              td                    0.091       0.822 f       col_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=4)        1.847       2.669         nt_col[0]        
 CLMA_291_174/M0                                                           f       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0_srl/D

 Data arrival time                                                   2.669         Logic Levels: 2  
                                                                                   Logic: 0.737ns(27.613%), Route: 1.932ns(72.387%)
====================================================================================================

{password_lock_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.040     500.000         0.960           High Pulse Width  DRM_298_30/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_30/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 499.040     500.000         0.960           Low Pulse Width   DRM_298_60/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.040      25.000          0.960           High Pulse Width  DRM_298_30/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           Low Pulse Width   DRM_298_30/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.040      25.000          0.960           Low Pulse Width   DRM_298_60/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMS_291_373/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMS_291_373/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMS_291_373/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.214
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.298       2.588         ntR1115          
 CLMA_291_444/CLK                                                          r       u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_291_444/Q0                   tco                   0.125       2.713 f       u_matrix_key/debounce_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.319       3.032         u_matrix_key/debounce_cnt [12]
 CLMS_285_433/Y0                   td                    0.125       3.157 f       u_matrix_key/N546_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.344       3.501         u_matrix_key/_N4674
 CLMS_291_463/Y2                   td                    0.039       3.540 f       u_matrix_key/N546_31/gateop_perm/L6
                                   net (fanout=32)       0.439       3.979         u_matrix_key/_N4698
 CLMS_285_421/CR0                  td                    0.134       4.113 f       u_matrix_key/debounce_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.561       4.674         u_matrix_key/N674 [0]
 CLMA_249_361/Y0                   td                    0.039       4.713 f       u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=5)        0.366       5.079         u_matrix_key/nt_st [0]
 CLMA_261_342/Y2                   td                    0.055       5.134 r       u_matrix_key/N653/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.141       5.275         u_matrix_key/N653
 CLMA_261_336/CE                                                           r       u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.275         Logic Levels: 5  
                                                                                   Logic: 0.517ns(19.241%), Route: 2.170ns(80.759%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.264    1002.214         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[1]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.554                          
 clock uncertainty                                      -0.050    1002.504                          

 Setup time                                             -0.116    1002.388                          

 Data required time                                               1002.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.388                          
 Data arrival time                                                   5.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.214
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.298       2.588         ntR1115          
 CLMA_291_444/CLK                                                          r       u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_291_444/Q0                   tco                   0.125       2.713 f       u_matrix_key/debounce_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.319       3.032         u_matrix_key/debounce_cnt [12]
 CLMS_285_433/Y0                   td                    0.125       3.157 f       u_matrix_key/N546_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.344       3.501         u_matrix_key/_N4674
 CLMS_291_463/Y2                   td                    0.039       3.540 f       u_matrix_key/N546_31/gateop_perm/L6
                                   net (fanout=32)       0.439       3.979         u_matrix_key/_N4698
 CLMS_285_421/CR0                  td                    0.134       4.113 f       u_matrix_key/debounce_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.561       4.674         u_matrix_key/N674 [0]
 CLMA_249_361/Y0                   td                    0.039       4.713 f       u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=5)        0.366       5.079         u_matrix_key/nt_st [0]
 CLMA_261_342/Y2                   td                    0.055       5.134 r       u_matrix_key/N653/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.141       5.275         u_matrix_key/N653
 CLMA_261_336/CE                                                           r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CE

 Data arrival time                                                   5.275         Logic Levels: 5  
                                                                                   Logic: 0.517ns(19.241%), Route: 2.170ns(80.759%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.264    1002.214         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.340    1002.554                          
 clock uncertainty                                      -0.050    1002.504                          

 Setup time                                             -0.116    1002.388                          

 Data required time                                               1002.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.388                          
 Data arrival time                                                   5.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK
Endpoint    : u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CE
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.214
  Launch Clock Delay      :  2.588
  Clock Pessimism Removal :  0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.298       2.588         ntR1115          
 CLMA_291_444/CLK                                                          r       u_matrix_key/debounce_cnt[15]/opit_0_inv_AQ_perm/CLK

 CLMA_291_444/Q0                   tco                   0.125       2.713 f       u_matrix_key/debounce_cnt[12]/opit_0_inv_AQ_perm/Q
                                   net (fanout=4)        0.319       3.032         u_matrix_key/debounce_cnt [12]
 CLMS_285_433/Y0                   td                    0.125       3.157 f       u_matrix_key/N546_7/LUT6_inst_perm/L6
                                   net (fanout=1)        0.344       3.501         u_matrix_key/_N4674
 CLMS_291_463/Y2                   td                    0.039       3.540 f       u_matrix_key/N546_31/gateop_perm/L6
                                   net (fanout=32)       0.439       3.979         u_matrix_key/_N4698
 CLMS_285_421/CR0                  td                    0.134       4.113 f       u_matrix_key/debounce_cnt[0]/opit_0_inv_L6Q_LUT6DQL5_perm/L5
                                   net (fanout=3)        0.561       4.674         u_matrix_key/N674 [0]
 CLMA_249_361/Y0                   td                    0.039       4.713 f       u_CORES/u_debug_core_0/TRIG0_ff[1][75]/opit_0_inv_L6QQ_perm/L6
                                   net (fanout=5)        0.366       5.079         u_matrix_key/nt_st [0]
 CLMA_261_342/Y2                   td                    0.055       5.134 r       u_matrix_key/N653/LUT6D_inst_perm/L6
                                   net (fanout=3)        0.141       5.275         u_matrix_key/N653
 CLMA_261_336/CE                                                           r       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CE

 Data arrival time                                                   5.275         Logic Levels: 5  
                                                                                   Logic: 0.517ns(19.241%), Route: 2.170ns(80.759%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328    1001.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195    1001.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.264    1002.214         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.340    1002.554                          
 clock uncertainty                                      -0.050    1002.504                          

 Setup time                                             -0.116    1002.388                          

 Data required time                                               1002.388                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.388                          
 Data arrival time                                                   5.275                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.113                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/TRIG0_ff[0][133]/opit_0_inv_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/D
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.051  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.588
  Launch Clock Delay      :  2.197
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.247       2.197         ntR1115          
 CLMA_273_444/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][133]/opit_0_inv_srl/CLK

 CLMA_273_444/CR1                  tco                   0.124       2.321 f       u_CORES/u_debug_core_0/TRIG0_ff[0][133]/opit_0_inv_srl/CR0
                                   net (fanout=2)        0.184       2.505         u_CORES/u_debug_core_0/TRIG0_ff[1] [133]
 CLMA_285_438/M3                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/D

 Data arrival time                                                   2.505         Logic Levels: 0  
                                                                                   Logic: 0.124ns(40.260%), Route: 0.184ns(59.740%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.298       2.588         ntR1115          
 CLMA_285_438/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[133]/opit_0_inv/CLK
 clock pessimism                                        -0.340       2.248                          
 clock uncertainty                                       0.000       2.248                          

 Hold time                                               0.027       2.275                          

 Data required time                                                  2.275                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.275                          
 Data arrival time                                                   2.505                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.230                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][75]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][75]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.607
  Launch Clock Delay      :  2.218
  Clock Pessimism Removal :  -0.388

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.268       2.218         ntR1115          
 CLMA_285_336/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][75]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_285_336/CR1                  tco                   0.123       2.341 r       u_CORES/u_debug_core_0/data_pipe[0][75]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.109       2.450         u_CORES/u_debug_core_0/data_pipe[0] [75]
 CLMA_285_336/C4                                                           r       u_CORES/u_debug_core_0/data_pipe[1][75]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.450         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.317       2.607         ntR1115          
 CLMA_285_336/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][75]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.388       2.219                          
 clock uncertainty                                       0.000       2.219                          

 Hold time                                              -0.018       2.201                          

 Data required time                                                  2.201                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.201                          
 Data arrival time                                                   2.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/data_pipe[0][179]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][179]/opit_0_inv_L6QL5Q_perm/I4
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.605
  Launch Clock Delay      :  2.214
  Clock Pessimism Removal :  -0.390

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336       1.763         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.195       1.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.256       2.214         ntR1117          
 CLMA_273_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[0][179]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_273_204/CR1                  tco                   0.123       2.337 r       u_CORES/u_debug_core_0/data_pipe[0][179]/opit_0_inv_L6QL5Q_perm/L5Q
                                   net (fanout=1)        0.109       2.446         u_CORES/u_debug_core_0/data_pipe[0] [179]
 CLMA_273_204/C4                                                           r       u_CORES/u_debug_core_0/data_pipe[1][179]/opit_0_inv_L6QL5Q_perm/I4

 Data arrival time                                                   2.446         Logic Levels: 0  
                                                                                   Logic: 0.123ns(53.017%), Route: 0.109ns(46.983%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.395       2.067         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.233       2.300 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.305       2.605         ntR1117          
 CLMA_273_204/CLK                                                          r       u_CORES/u_debug_core_0/data_pipe[1][179]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.390       2.215                          
 clock uncertainty                                       0.000       2.215                          

 Hold time                                              -0.018       2.197                          

 Data required time                                                  2.197                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.197                          
 Data arrival time                                                   2.446                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.249                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  2.088
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.309       2.088         ntR1084          
 CLMA_273_367/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_273_367/CR0                  tco                   0.140       2.228 r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.258       2.486         u_CORES/u_jtag_hub/data_ctrl
 CLMA_285_372/C2                                                           r       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/I2

 Data arrival time                                                   2.486         Logic Levels: 0  
                                                                                   Logic: 0.140ns(35.176%), Route: 0.258ns(64.824%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      26.324         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.264      26.783         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.208      26.991                          
 clock uncertainty                                      -0.050      26.941                          

 Setup time                                             -0.135      26.806                          

 Data required time                                                 26.806                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.806                          
 Data arrival time                                                   2.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  2.088
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.309       2.088         ntR1084          
 CLMA_273_367/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_273_367/CR0                  tco                   0.141       2.229 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.261       2.490         u_CORES/u_jtag_hub/data_ctrl
 CLMA_285_372/B3                                                           f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/I3

 Data arrival time                                                   2.490         Logic Levels: 0  
                                                                                   Logic: 0.141ns(35.075%), Route: 0.261ns(64.925%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      26.324         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.264      26.783         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
 clock pessimism                                         0.208      26.991                          
 clock uncertainty                                      -0.050      26.941                          

 Setup time                                             -0.095      26.846                          

 Data required time                                                 26.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.846                          
 Data arrival time                                                   2.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.356                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.783
  Launch Clock Delay      :  2.088
  Clock Pessimism Removal :  0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.309       2.088         ntR1084          
 CLMA_273_367/CLK                                                          r       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK

 CLMA_273_367/CR0                  tco                   0.141       2.229 f       u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=7)        0.259       2.488         u_CORES/u_jtag_hub/data_ctrl
 CLMA_285_372/A4                                                           f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/I4

 Data arrival time                                                   2.488         Logic Levels: 0  
                                                                                   Logic: 0.141ns(35.250%), Route: 0.259ns(64.750%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        25.000      25.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      25.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899      25.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      25.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      26.324         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195      26.519 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.264      26.783         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.208      26.991                          
 clock uncertainty                                      -0.050      26.941                          

 Setup time                                             -0.093      26.848                          

 Data required time                                                 26.848                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.848                          
 Data arrival time                                                   2.488                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.360                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[536]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[534]/opit_0_inv_L6QL5Q_perm/I2
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.103  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.096
  Launch Clock Delay      :  1.712
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.251         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.266       1.712         ntR1084          
 CLMA_249_312/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[536]/opit_0_inv_L6QL5Q_perm/CLK

 CLMA_249_312/Q1                   tco                   0.109       1.821 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[536]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.193       2.014         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [535]
 CLMA_261_312/D2                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[534]/opit_0_inv_L6QL5Q_perm/I2

 Data arrival time                                                   2.014         Logic Levels: 0  
                                                                                   Logic: 0.109ns(36.093%), Route: 0.193ns(63.907%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=176)      0.317       2.096         ntR1083          
 CLMA_261_312/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[534]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.281       1.815                          
 clock uncertainty                                       0.000       1.815                          

 Hold time                                              -0.051       1.764                          

 Data required time                                                  1.764                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.764                          
 Data arrival time                                                   2.014                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[194]/opit_0_inv_L6QL5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[192]/opit_0_inv_L6QL5Q_perm/I1
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.076
  Launch Clock Delay      :  1.697
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.251         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=176)      0.251       1.697         ntR1083          
 CLMS_267_415/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[194]/opit_0_inv_L6QL5Q_perm/CLK

 CLMS_267_415/Q0                   tco                   0.109       1.806 f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[194]/opit_0_inv_L6QL5Q_perm/L6Q
                                   net (fanout=3)        0.117       1.923         u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [193]
 CLMA_261_421/B1                                                           f       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[192]/opit_0_inv_L6QL5Q_perm/I1

 Data arrival time                                                   1.923         Logic Levels: 0  
                                                                                   Logic: 0.109ns(48.230%), Route: 0.117ns(51.770%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_487/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=176)      0.297       2.076         ntR1083          
 CLMA_261_421/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[192]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                        -0.343       1.733                          
 clock uncertainty                                       0.000       1.733                          

 Hold time                                              -0.061       1.672                          

 Data required time                                                  1.672                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.672                          
 Data arrival time                                                   1.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0_19/gopdrm_36k/ADB0[3]
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.084
  Launch Clock Delay      :  1.708
  Clock Pessimism Removal :  -0.281

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826       0.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097       0.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328       1.251         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195       1.446 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.262       1.708         ntR1090          
 CLMS_285_373/CLK                                                          r       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_285_373/CR1                  tco                   0.124       1.832 f       u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/L5Q
                                   net (fanout=52)       0.270       2.102         u_CORES/u_debug_core_0/ram_radr [0]
 DRM_256_366/ADB0[3]                                                       f       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0_19/gopdrm_36k/ADB0[3]

 Data arrival time                                                   2.102         Logic Levels: 0  
                                                                                   Logic: 0.124ns(31.472%), Route: 0.270ns(68.528%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.305       2.084         ntR1084          
 DRM_256_366/CLKB[0]                                                       r       u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_0_19/gopdrm_36k/CLKB[0]
 clock pessimism                                        -0.281       1.803                          
 clock uncertainty                                       0.000       1.803                          

 Hold time                                               0.048       1.851                          

 Data required time                                                  1.851                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.851                          
 Data arrival time                                                   2.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.710
  Launch Clock Delay      :  1.744
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.744      26.744         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_285_379/Q0                   tco                   0.125      26.869 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.312      27.181         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_291_366/Y1                   td                    0.066      27.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/LUT6_inst_perm/L6
                                   net (fanout=5)        0.076      27.323         u_CORES/u_debug_core_0/_N5299
 CLMS_291_367/Y0                   td                    0.100      27.423 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.186      27.609         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163
 CLMA_303_367/Y3                   td                    0.062      27.671 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1526_inv/LUT6_inst_perm/L6
                                   net (fanout=1)        0.219      27.890         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1526
 CLMA_303_360/CECO                 td                    0.088      27.978 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CECO
                                   net (fanout=4)        0.000      27.978         ntR30            
 CLMA_303_366/CECO                 td                    0.088      28.066 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      28.066         ntR29            
 CLMA_303_372/CECO                 td                    0.088      28.154 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=1)        0.000      28.154         ntR28            
 CLMA_303_378/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  28.154         Logic Levels: 6  
                                                                                   Logic: 0.617ns(43.759%), Route: 0.793ns(56.241%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      51.251         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.264      51.710         ntR1084          
 CLMA_303_378/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.710                          
 clock uncertainty                                      -0.050      51.660                          

 Setup time                                             -0.116      51.544                          

 Data required time                                                 51.544                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.544                          
 Data arrival time                                                  28.154                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.390                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CIN
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.710
  Launch Clock Delay      :  1.744
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.744      26.744         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_285_379/Q0                   tco                   0.125      26.869 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.312      27.181         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_291_366/Y1                   td                    0.066      27.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/LUT6_inst_perm/L6
                                   net (fanout=5)        0.076      27.323         u_CORES/u_debug_core_0/_N5299
 CLMS_291_367/Y0                   td                    0.100      27.423 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.270      27.693         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163
 CLMA_303_360/Y2                   td                    0.039      27.732 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1524/LUT6_inst_perm/L6
                                   net (fanout=10)       0.235      27.967         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1524
 CLMA_303_372/COUT                 td                    0.197      28.164 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000      28.164         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N490
 CLMA_303_378/CIN                                                          f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CIN

 Data arrival time                                                  28.164         Logic Levels: 4  
                                                                                   Logic: 0.527ns(37.113%), Route: 0.893ns(62.887%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      51.251         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.264      51.710         ntR1084          
 CLMA_303_378/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[9]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.710                          
 clock uncertainty                                      -0.050      51.660                          

 Setup time                                             -0.047      51.613                          

 Data required time                                                 51.613                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.613                          
 Data arrival time                                                  28.164                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CE
Path Group  : DebugCore_JCLK
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.711
  Launch Clock Delay      :  1.744
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.744      26.744         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK

 CLMS_285_379/Q0                   tco                   0.125      26.869 f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q
                                   net (fanout=10)       0.312      27.181         u_CORES/u_debug_core_0/conf_id_o [3]
 CLMA_291_366/Y1                   td                    0.066      27.247 f       u_CORES/u_debug_core_0/u_hub_data_decode/N258_1/LUT6_inst_perm/L6
                                   net (fanout=5)        0.076      27.323         u_CORES/u_debug_core_0/_N5299
 CLMS_291_367/Y0                   td                    0.100      27.423 f       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.186      27.609         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N163
 CLMA_303_367/Y3                   td                    0.062      27.671 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1526_inv/LUT6_inst_perm/L6
                                   net (fanout=1)        0.219      27.890         u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N1526
 CLMA_303_360/CECO                 td                    0.088      27.978 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L6Q_LUT6DL5Q_perm/CECO
                                   net (fanout=4)        0.000      27.978         ntR30            
 CLMA_303_366/CECO                 td                    0.088      28.066 r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_AQ_perm/CECO
                                   net (fanout=4)        0.000      28.066         ntR29            
 CLMA_303_372/CECI                                                         r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CE

 Data arrival time                                                  28.066         Logic Levels: 5  
                                                                                   Logic: 0.529ns(40.015%), Route: 0.793ns(59.985%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                        50.000      50.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000      50.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.826      50.826         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097      50.923 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328      51.251         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.195      51.446 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.265      51.711         ntR1084          
 CLMA_303_372/CLK                                                          r       u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.000      51.711                          
 clock uncertainty                                      -0.050      51.661                          

 Setup time                                             -0.116      51.545                          

 Data required time                                                 51.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 51.545                          
 Data arrival time                                                  28.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.479                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_perm/I3
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.621  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.890
  Launch Clock Delay      :  1.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.269      26.269         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/CLK

 CLMA_291_372/Q3                   tco                   0.103      26.372 r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/Q
                                   net (fanout=3)        0.118      26.490         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]
 CLMS_291_361/Y2                   td                    0.103      26.593 f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L6
                                   net (fanout=2)        0.205      26.798         u_CORES/u_debug_core_0/u_hub_data_decode/N1207
 CLMA_309_366/A3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_perm/I3

 Data arrival time                                                  26.798         Logic Levels: 1  
                                                                                   Logic: 0.206ns(38.941%), Route: 0.323ns(61.059%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_489/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=133)      0.396       2.175         ntR1084          
 CLMA_303_480/CR0                  td                    0.131       2.306 r       CLKROUTE_69/CR   
                                   net (fanout=1)        0.584       2.890         ntR1091          
 CLMA_309_366/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.890                          
 clock uncertainty                                       0.050       2.940                          

 Hold time                                              -0.033       2.907                          

 Data required time                                                  2.907                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.907                          
 Data arrival time                                                  26.798                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        23.891                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.820  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.089
  Launch Clock Delay      :  1.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.269      26.269         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_291_372/Q2                   tco                   0.109      26.378 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.112      26.490         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMA_291_378/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.490         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.310       2.089         ntR1090          
 CLMA_291_378/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.089                          
 clock uncertainty                                       0.050       2.139                          

 Hold time                                              -0.008       2.131                          

 Data required time                                                  2.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.131                          
 Data arrival time                                                  26.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5
Path Group  : DebugCore_JCLK
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.820  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.089
  Launch Clock Delay      :  1.269
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                        25.000      25.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000      25.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.269      26.269         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/CLK

 CLMA_291_372/Q2                   tco                   0.109      26.378 f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/Q
                                   net (fanout=3)        0.112      26.490         u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1]
 CLMS_291_379/B5                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/I5

 Data arrival time                                                  26.490         Logic Levels: 0  
                                                                                   Logic: 0.109ns(49.321%), Route: 0.112ns(50.679%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (rising edge)
                                                         0.000       0.000 r                        
 SCANCHAIN_88_312/TCK1                                   0.000       0.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.046       1.046         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115       1.161 r       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385       1.546         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233       1.779 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.310       2.089         ntR1090          
 CLMS_291_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L6Q_perm/CLK
 clock pessimism                                         0.000       2.089                          
 clock uncertainty                                       0.050       2.139                          

 Hold time                                              -0.008       2.131                          

 Data required time                                                  2.131                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.131                          
 Data arrival time                                                  26.490                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        24.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.385
  Launch Clock Delay      :  2.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385      76.659         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.311      77.203         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/CR1                  tco                   0.141      77.344 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        1.037      78.381         u_CORES/id_o [3] 
 CLMA_285_378/M3                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/D

 Data arrival time                                                  78.381         Logic Levels: 0  
                                                                                   Logic: 0.141ns(11.969%), Route: 1.037ns(88.031%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.385     126.385         u_CORES/capt_o   
 CLMA_285_378/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.385                          
 clock uncertainty                                      -0.050     126.335                          

 Setup time                                             -0.005     126.330                          

 Data required time                                                126.330                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.330                          
 Data arrival time                                                  78.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        47.949                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.385
  Launch Clock Delay      :  2.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385      76.659         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.311      77.203         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/CR1                  tco                   0.141      77.344 f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L5Q
                                   net (fanout=2)        0.826      78.170         u_CORES/id_o [3] 
 CLMS_285_379/M0                                                           f       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D

 Data arrival time                                                  78.170         Logic Levels: 0  
                                                                                   Logic: 0.141ns(14.581%), Route: 0.826ns(85.419%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.385     126.385         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.385                          
 clock uncertainty                                      -0.050     126.335                          

 Setup time                                             -0.074     126.261                          

 Data required time                                                126.261                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.261                          
 Data arrival time                                                  78.170                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.091                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE
Path Group  : DebugCore_CAPTURE
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.818  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.385
  Launch Clock Delay      :  2.203
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                        75.000      75.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000      75.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        1.159      76.159         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.115      76.274 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.385      76.659         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.233      76.892 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.311      77.203         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_372/Q0                   tco                   0.120      77.323 r       u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=6)        0.527      77.850         u_CORES/conf_sel [0]
 CLMS_285_379/CE                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CE

 Data arrival time                                                  77.850         Logic Levels: 0  
                                                                                   Logic: 0.120ns(18.547%), Route: 0.527ns(81.453%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.385     126.385         u_CORES/capt_o   
 CLMS_285_379/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.385                          
 clock uncertainty                                      -0.050     126.335                          

 Setup time                                             -0.116     126.219                          

 Data required time                                                126.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.219                          
 Data arrival time                                                  77.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        48.369                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.574
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328     126.324         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.264     126.783         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/CLK

 CLMA_285_372/Q3                   tco                   0.104     126.887 r       u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=2)        0.118     127.005         u_CORES/id_o [0] 
 CLMS_291_373/M0                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D

 Data arrival time                                                 127.005         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.847%), Route: 0.118ns(53.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.574     126.574         u_CORES/capt_o   
 CLMS_291_373/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.574                          
 clock uncertainty                                       0.050     126.624                          

 Hold time                                              -0.025     126.599                          

 Data required time                                                126.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.599                          
 Data arrival time                                                 127.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.574
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328     126.324         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.264     126.783         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/Q1                   tco                   0.104     126.887 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.118     127.005         u_CORES/id_o [4] 
 CLMA_291_372/M1                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/D

 Data arrival time                                                 127.005         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.847%), Route: 0.118ns(53.153%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.574     126.574         u_CORES/capt_o   
 CLMA_291_372/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.574                          
 clock uncertainty                                       0.050     126.624                          

 Hold time                                              -0.025     126.599                          

 Data required time                                                126.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.599                          
 Data arrival time                                                 127.005                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.406                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D
Path Group  : DebugCore_CAPTURE
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.574
  Launch Clock Delay      :  1.783
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock DebugCore_JCLK (falling edge)
                                                       125.000     125.000 f                        
 SCANCHAIN_88_312/TCK1                                   0.000     125.000 f       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK1
                                   net (fanout=1)        0.899     125.899         u_CORES/drck_o   
 USCM_215_576/CLKOUT               td                    0.097     125.996 f       clkbufg_4/gopclkbufg/CLKOUT
                                   net (fanout=5)        0.328     126.324         ntclkbufg_1      
 HCKB_213_494/CLKOUT               td                    0.195     126.519 f       HCKBROUTE_2/CLKOUT
                                   net (fanout=94)       0.264     126.783         ntR1090          
 CLMA_285_372/CLK                                                          f       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_285_372/Q1                   tco                   0.104     126.887 r       u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=2)        0.119     127.006         u_CORES/id_o [4] 
 CLMS_291_373/M2                                                           r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D

 Data arrival time                                                 127.006         Logic Levels: 0  
                                                                                   Logic: 0.104ns(46.637%), Route: 0.119ns(53.363%)
----------------------------------------------------------------------------------------------------

 Clock DebugCore_CAPTURE (rising edge)
                                                       125.000     125.000 r                        
 SCANCHAIN_88_312/CAPTUREDR                              0.000     125.000 r       u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPTUREDR
                                   net (fanout=11)       1.574     126.574         u_CORES/capt_o   
 CLMS_291_373/CLK                                                          r       u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK
 clock pessimism                                         0.000     126.574                          
 clock uncertainty                                       0.050     126.624                          

 Hold time                                              -0.025     126.599                          

 Data required time                                                126.599                          
----------------------------------------------------------------------------------------------------
 Data required time                                                126.599                          
 Data arrival time                                                 127.006                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.212
  Launch Clock Delay      :  2.591
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.301       2.591         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.141       2.732 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      1.212       3.944         u_CORES/u_debug_core_0/resetn
 CLMA_249_49/RSCO                  td                    0.052       3.996 r       u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.996         ntR283           
 CLMA_249_55/RSCO                  td                    0.049       4.045 r       u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.045         ntR282           
 CLMA_249_61/RSCO                  td                    0.049       4.094 r       u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.094         ntR281           
 CLMA_249_67/RSCO                  td                    0.049       4.143 r       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.143         ntR280           
 CLMA_249_73/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.143         Logic Levels: 4  
                                                                                   Logic: 0.340ns(21.907%), Route: 1.212ns(78.093%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.254    1002.212         ntR1117          
 CLMA_249_73/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.245    1002.457                          
 clock uncertainty                                      -0.050    1002.407                          

 Recovery time                                          -0.116    1002.291                          

 Data required time                                               1002.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.291                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.134  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.212
  Launch Clock Delay      :  2.591
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.301       2.591         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.141       2.732 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      1.212       3.944         u_CORES/u_debug_core_0/resetn
 CLMA_249_49/RSCO                  td                    0.052       3.996 r       u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.996         ntR283           
 CLMA_249_55/RSCO                  td                    0.049       4.045 r       u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.045         ntR282           
 CLMA_249_61/RSCO                  td                    0.049       4.094 r       u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.094         ntR281           
 CLMA_249_67/RSCO                  td                    0.049       4.143 r       u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.143         ntR280           
 CLMA_249_73/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.143         Logic Levels: 4  
                                                                                   Logic: 0.340ns(21.907%), Route: 1.212ns(78.093%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.254    1002.212         ntR1117          
 CLMA_249_73/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.245    1002.457                          
 clock uncertainty                                      -0.050    1002.407                          

 Recovery time                                          -0.116    1002.291                          

 Data required time                                               1002.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.291                          
 Data arrival time                                                   4.143                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.148                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6QL5Q_perm/RS
Path Group  : password_lock_top|external_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.213
  Launch Clock Delay      :  2.591
  Clock Pessimism Removal :  0.245

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.301       2.591         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.141       2.732 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      1.212       3.944         u_CORES/u_debug_core_0/resetn
 CLMA_249_49/RSCO                  td                    0.052       3.996 r       u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       3.996         ntR283           
 CLMA_249_55/RSCO                  td                    0.049       4.045 r       u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=1)        0.000       4.045         ntR282           
 CLMA_249_61/RSCO                  td                    0.049       4.094 r       u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L6QL5Q_perm/RSCO
                                   net (fanout=2)        0.000       4.094         ntR281           
 CLMA_249_67/RSCI                                                          r       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6QL5Q_perm/RS

 Data arrival time                                                   4.094         Logic Levels: 3  
                                                                                   Logic: 0.291ns(19.361%), Route: 1.212ns(80.639%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                      1000.000    1000.000 r                        
 D18                                                     0.000    1000.000 r       external_clk (port)
                                   net (fanout=1)        0.104    1000.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445    1000.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073    1000.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708    1001.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097    1001.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.336    1001.763         ntclkbufg_0      
 HCKB_213_189/CLKOUT               td                    0.195    1001.958 r       HCKBROUTE_7/CLKOUT
                                   net (fanout=352)      0.255    1002.213         ntR1117          
 CLMA_249_67/CLK                                                           r       u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L6QL5Q_perm/CLK
 clock pessimism                                         0.245    1002.458                          
 clock uncertainty                                      -0.050    1002.408                          

 Recovery time                                          -0.116    1002.292                          

 Data required time                                               1002.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1002.292                          
 Data arrival time                                                   4.094                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.198                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][180]/opit_0_inv_srl/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.591
  Launch Clock Delay      :  2.202
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.252       2.202         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.123       2.325 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      0.161       2.486         u_CORES/u_debug_core_0/resetn
 CLMA_243_384/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][180]/opit_0_inv_srl/RS

 Data arrival time                                                   2.486         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.310%), Route: 0.161ns(56.690%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.301       2.591         ntR1115          
 CLMA_243_384/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][180]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.340       2.251                          
 clock uncertainty                                       0.000       2.251                          

 Removal time                                           -0.038       2.213                          

 Data required time                                                  2.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.213                          
 Data arrival time                                                   2.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][181]/opit_0_inv_srl/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.591
  Launch Clock Delay      :  2.202
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.252       2.202         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.123       2.325 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      0.161       2.486         u_CORES/u_debug_core_0/resetn
 CLMA_243_384/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][181]/opit_0_inv_srl/RS

 Data arrival time                                                   2.486         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.310%), Route: 0.161ns(56.690%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.301       2.591         ntR1115          
 CLMA_243_384/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][181]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.340       2.251                          
 clock uncertainty                                       0.000       2.251                          

 Removal time                                           -0.038       2.213                          

 Data required time                                                  2.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.213                          
 Data arrival time                                                   2.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK
Endpoint    : u_CORES/u_debug_core_0/TRIG0_ff[0][185]/opit_0_inv_srl/RS
Path Group  : password_lock_top|external_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.591
  Launch Clock Delay      :  2.202
  Clock Pessimism Removal :  -0.340

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.445       0.549 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.549         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.073       0.622 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.708       1.330         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.097       1.427 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.328       1.755         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.195       1.950 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.252       2.202         ntR1115          
 CLMA_249_391/CLK                                                          r       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CLK

 CLMA_249_391/CR2                  tco                   0.123       2.325 f       u_CORES/u_debug_core_0/rstn_i_d1/opit_0_srl/CR0
                                   net (fanout=621)      0.161       2.486         u_CORES/u_debug_core_0/resetn
 CLMA_243_384/RS                                                           f       u_CORES/u_debug_core_0/TRIG0_ff[0][185]/opit_0_inv_srl/RS

 Data arrival time                                                   2.486         Logic Levels: 0  
                                                                                   Logic: 0.123ns(43.310%), Route: 0.161ns(56.690%)
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.301       2.591         ntR1115          
 CLMA_243_384/CLK                                                          r       u_CORES/u_debug_core_0/TRIG0_ff[0][185]/opit_0_inv_srl/CLK
 clock pessimism                                        -0.340       2.251                          
 clock uncertainty                                       0.000       2.251                          

 Removal time                                           -0.038       2.213                          

 Data required time                                                  2.213                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.213                          
 Data arrival time                                                   2.486                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.273                          
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK
Endpoint    : row[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.312       2.602         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/CLK

 CLMA_261_336/Q1                   tco                   0.125       2.727 f       u_matrix_key/row[2]/opit_0_inv_L6Q_perm/L6Q
                                   net (fanout=4)        1.786       4.513         nt_row[2]        
 IOLHR_16_48/DO_P                  td                    0.353       4.866 f       row_obuf[2]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.866         row_obuf[2]/ntO  
 IOBD_0_48/PAD                     td                    1.417       6.283 f       row_obuf[2]/opit_0/O
                                   net (fanout=1)        0.148       6.431         row[2]           
 T17                                                                       f       row[2] (port)    

 Data arrival time                                                   6.431         Logic Levels: 2  
                                                                                   Logic: 1.895ns(49.491%), Route: 1.934ns(50.509%)
====================================================================================================

====================================================================================================

Startpoint  : u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK
Endpoint    : row[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_495/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=1600)     0.312       2.602         ntR1115          
 CLMA_261_336/CLK                                                          r       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/CLK

 CLMA_261_336/Q0                   tco                   0.125       2.727 f       u_matrix_key/row[3]/opit_0_inv_L6QL5Q1_perm/L6Q
                                   net (fanout=3)        1.772       4.499         nt_row[3]        
 IOLHR_16_12/DO_P                  td                    0.353       4.852 f       row_obuf[3]/opit_1/DO_P
                                   net (fanout=1)        0.000       4.852         row_obuf[3]/ntO  
 IOBD_0_12/PAD                     td                    1.417       6.269 f       row_obuf[3]/opit_0/O
                                   net (fanout=1)        0.083       6.352         row[3]           
 V16                                                                       f       row[3] (port)    

 Data arrival time                                                   6.352         Logic Levels: 2  
                                                                                   Logic: 1.895ns(50.533%), Route: 1.855ns(49.467%)
====================================================================================================

====================================================================================================

Startpoint  : hc595_ctrl_inst/sck/opit_0_inv/CLK
Endpoint    : sck (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock password_lock_top|external_clk (rising edge)
                                                         0.000       0.000 r                        
 D18                                                     0.000       0.000 r       external_clk (port)
                                   net (fanout=1)        0.104       0.104         external_clk     
 IOBD_0_1080/DIN                   td                    0.521       0.625 r       external_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.625         external_clk_ibuf/ntD
 IOLHR_16_1080/DI_TO_CLK           td                    0.087       0.712 r       external_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=2)        0.845       1.557         nt_external_clk  
 USCM_215_624/CLKOUT               td                    0.115       1.672 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.385       2.057         ntclkbufg_0      
 HCKB_213_467/CLKOUT               td                    0.233       2.290 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=41)       0.293       2.583         ntR1116          
 CLMS_201_415/CLK                                                          r       hc595_ctrl_inst/sck/opit_0_inv/CLK

 CLMS_201_415/Q0                   tco                   0.125       2.708 f       hc595_ctrl_inst/sck/opit_0_inv/Q
                                   net (fanout=1)        1.741       4.449         nt_sck           
 IOLHR_16_24/DO_P                  td                    0.353       4.802 f       sck_obuf/opit_1/DO_P
                                   net (fanout=1)        0.000       4.802         sck_obuf/ntO     
 IOBD_0_24/PAD                     td                    1.414       6.216 f       sck_obuf/opit_0/O
                                   net (fanout=1)        0.097       6.313         sck              
 U14                                                                       f       sck (port)       

 Data arrival time                                                   6.313         Logic Levels: 2  
                                                                                   Logic: 1.892ns(50.724%), Route: 1.838ns(49.276%)
====================================================================================================

====================================================================================================

Startpoint  : col[2] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W19                                                     0.000       0.000 r       col[2] (port)    
                                   net (fanout=1)        0.060       0.060         col[2]           
 IOBS_0_78/DIN                     td                    0.445       0.505 r       col_ibuf[2]/opit_0/O
                                   net (fanout=1)        0.000       0.505         col_ibuf[2]/ntD  
 IOLHR_16_78/DI_TO_CLK             td                    0.073       0.578 r       col_ibuf[2]/opit_1/DI_TO_CLK
                                   net (fanout=5)        1.079       1.657         nt_col[2]        
 CLMA_291_138/M1                                                           r       u_CORES/u_debug_core_0/trig0_d1[2]/opit_0_srl/D

 Data arrival time                                                   1.657         Logic Levels: 2  
                                                                                   Logic: 0.518ns(31.261%), Route: 1.139ns(68.739%)
====================================================================================================

====================================================================================================

Startpoint  : col[3] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[3]/opit_0_srl/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 W18                                                     0.000       0.000 r       col[3] (port)    
                                   net (fanout=1)        0.123       0.123         col[3]           
 IOBS_0_66/DIN                     td                    0.445       0.568 r       col_ibuf[3]/opit_0/O
                                   net (fanout=1)        0.000       0.568         col_ibuf[3]/ntD  
 IOLHR_16_66/DI_TO_CLK             td                    0.073       0.641 r       col_ibuf[3]/opit_1/DI_TO_CLK
                                   net (fanout=5)        1.036       1.677         nt_col[3]        
 CLMA_291_138/M0                                                           r       u_CORES/u_debug_core_0/trig0_d1[3]/opit_0_srl/D

 Data arrival time                                                   1.677         Logic Levels: 2  
                                                                                   Logic: 0.518ns(30.888%), Route: 1.159ns(69.112%)
====================================================================================================

====================================================================================================

Startpoint  : col[0] (port)
Endpoint    : u_CORES/u_debug_core_0/trig0_d1[0]/opit_0_srl/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 V17                                                     0.000       0.000 r       col[0] (port)    
                                   net (fanout=1)        0.085       0.085         col[0]           
 IOBS_0_6/DIN                      td                    0.445       0.530 r       col_ibuf[0]/opit_0/O
                                   net (fanout=1)        0.000       0.530         col_ibuf[0]/ntD  
 IOLHR_16_6/DI_TO_CLK              td                    0.073       0.603 r       col_ibuf[0]/opit_1/DI_TO_CLK
                                   net (fanout=4)        1.161       1.764         nt_col[0]        
 CLMA_291_174/M0                                                           r       u_CORES/u_debug_core_0/trig0_d1[0]/opit_0_srl/D

 Data arrival time                                                   1.764         Logic Levels: 2  
                                                                                   Logic: 0.518ns(29.365%), Route: 1.246ns(70.635%)
====================================================================================================

{password_lock_top|external_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.430     500.000         0.570           High Pulse Width  DRM_298_30/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_30/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKA[0]
 499.430     500.000         0.570           Low Pulse Width   DRM_298_60/CLKA[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKA[0]
====================================================================================================

{DebugCore_JCLK} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 24.430      25.000          0.570           High Pulse Width  DRM_298_30/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           Low Pulse Width   DRM_298_30/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/gopdrm_36k/CLKB[0]
 24.430      25.000          0.570           Low Pulse Width   DRM_298_60/CLKB[0]      u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_0/gopdrm_36k/CLKB[0]
====================================================================================================

{DebugCore_CAPTURE} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.800      50.000          0.200           High Pulse Width  CLMS_291_373/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           Low Pulse Width   CLMS_291_373/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK
 49.800      50.000          0.200           High Pulse Width  CLMS_291_373/CLK        u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                            
+--------------------------------------------------------------------------------------------------------------------+
| Input      | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/place_route/password_lock_top_pnr.adf       
| Output     | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/report_timing/password_lock_top_rtp.adf     
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/report_timing/password_lock_top.rtr         
|            | E:/JiChuang_2025/PDS_Project/axi_udp_ddr/Mkey_test/test1/report_timing/rtr.db                        
+--------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,157 MB
Total CPU time to report_timing completion : 0h:0m:12s
Process Total CPU time to report_timing completion : 0h:0m:13s
Total real time to report_timing completion : 0h:0m:18s
