{
  "Top": "hyperspectral_hw_wrapped",
  "RtlTop": "hyperspectral_hw_wrapped",
  "RtlPrefix": "",
  "RtlSubPrefix": "hyperspectral_hw_wrapped_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in_stream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "in_stream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "out_stream": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<hls::axis<ap_uint<32>, 4, 5, 5>, 0>&",
      "srcSize": "96",
      "hwRefs": [{
          "type": "interface",
          "interface": "out_stream",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_top -name hyperspectral_hw_wrapped \"hyperspectral_hw_wrapped\""],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "hyperspectral_hw_wrapped"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "184618",
    "Latency": "184617"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hyperspectral_hw_wrapped",
    "Version": "1.0",
    "DisplayName": "Hyperspectral_hw_wrapped",
    "Revision": "2113761262",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_hyperspectral_hw_wrapped_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/Archivos_Fuente\/Hyperspectral\/DataFlow_2\/hyperspectral_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_mac_muladd_17s_17s_32ns_32_4_1.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_mac_muladd_17s_17s_32s_32_4_1.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_mux_1798_16_1_1.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_regslice_both.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_sqrt_fixed_33_33_s.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/hyperspectral_hw_wrapped.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hyperspectral_hw_wrapped_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_mac_muladd_17s_17s_32ns_32_4_1.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_mac_muladd_17s_17s_32s_32_4_1.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_mul_mul_17s_17s_32_4_1.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_mux_1798_16_1_1.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_ref_pixel_V_RAM_AUTO_1R1W.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_regslice_both.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_sqrt_fixed_33_33_s.v",
      "impl\/verilog\/hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/hyperspectral_hw_wrapped.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/data\/hyperspectral_hw_wrapped.mdd",
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/data\/hyperspectral_hw_wrapped.tcl",
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/src\/xhyperspectral_hw_wrapped.c",
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/src\/xhyperspectral_hw_wrapped.h",
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/src\/xhyperspectral_hw_wrapped_hw.h",
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/src\/xhyperspectral_hw_wrapped_linux.c",
      "impl\/misc\/drivers\/hyperspectral_hw_wrapped_v1_0\/src\/xhyperspectral_hw_wrapped_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": ["impl\/misc\/hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1_ip.tcl"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/hyperspectral_hw_wrapped.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [{
        "Name": "hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name hyperspectral_hw_wrapped_uitofp_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }]
  },
  "Interfaces": {
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "4",
      "portPrefix": "s_axi_CONTROL_BUS_",
      "paramPrefix": "C_S_AXI_CONTROL_BUS_",
      "ports": [
        "s_axi_CONTROL_BUS_ARADDR",
        "s_axi_CONTROL_BUS_ARREADY",
        "s_axi_CONTROL_BUS_ARVALID",
        "s_axi_CONTROL_BUS_AWADDR",
        "s_axi_CONTROL_BUS_AWREADY",
        "s_axi_CONTROL_BUS_AWVALID",
        "s_axi_CONTROL_BUS_BREADY",
        "s_axi_CONTROL_BUS_BRESP",
        "s_axi_CONTROL_BUS_BVALID",
        "s_axi_CONTROL_BUS_RDATA",
        "s_axi_CONTROL_BUS_RREADY",
        "s_axi_CONTROL_BUS_RRESP",
        "s_axi_CONTROL_BUS_RVALID",
        "s_axi_CONTROL_BUS_WDATA",
        "s_axi_CONTROL_BUS_WREADY",
        "s_axi_CONTROL_BUS_WSTRB",
        "s_axi_CONTROL_BUS_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "R",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "R",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_CONTROL_BUS:in_stream:out_stream",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "in_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "32",
      "portPrefix": "in_stream_",
      "ports": [
        "in_stream_TDATA",
        "in_stream_TDEST",
        "in_stream_TID",
        "in_stream_TKEEP",
        "in_stream_TLAST",
        "in_stream_TREADY",
        "in_stream_TSTRB",
        "in_stream_TUSER",
        "in_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "in_stream"
        }]
    },
    "out_stream": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "32",
      "portPrefix": "out_stream_",
      "ports": [
        "out_stream_TDATA",
        "out_stream_TDEST",
        "out_stream_TID",
        "out_stream_TKEEP",
        "out_stream_TLAST",
        "out_stream_TREADY",
        "out_stream_TSTRB",
        "out_stream_TUSER",
        "out_stream_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "out_stream"
        }]
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "in_stream_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_stream_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_stream_TDEST": {
      "dir": "in",
      "width": "5"
    },
    "in_stream_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TUSER": {
      "dir": "in",
      "width": "4"
    },
    "in_stream_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_stream_TID": {
      "dir": "in",
      "width": "5"
    },
    "out_stream_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "out_stream_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_stream_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_stream_TDEST": {
      "dir": "out",
      "width": "5"
    },
    "out_stream_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TUSER": {
      "dir": "out",
      "width": "4"
    },
    "out_stream_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_stream_TID": {
      "dir": "out",
      "width": "5"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "hyperspectral_hw_wrapped",
      "Instances": [
        {
          "ModuleName": "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1",
          "InstanceName": "grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1_fu_2660"
        },
        {
          "ModuleName": "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2",
          "InstanceName": "grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2_fu_2679",
          "Instances": [{
              "ModuleName": "sqrt_fixed_33_33_s",
              "InstanceName": "grp_sqrt_fixed_33_33_s_fu_3905"
            }]
        },
        {
          "ModuleName": "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4",
          "InstanceName": "grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4_fu_3062"
        }
      ]
    },
    "Info": {
      "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "sqrt_fixed_33_33_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "hyperspectral_hw_wrapped": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_46_1": {
        "Latency": {
          "LatencyBest": "92",
          "LatencyAvg": "92",
          "LatencyWorst": "92",
          "PipelineII": "92",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "2.208"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_46_1",
            "TripCount": "90",
            "Latency": "90",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "74",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "sqrt_fixed_33_33_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "1",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.166"
        },
        "Area": {
          "FF": "245",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1402",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_56_2": {
        "Latency": {
          "LatencyBest": "184332",
          "LatencyAvg": "184332",
          "LatencyWorst": "184332",
          "PipelineII": "184332",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.166"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_56_2",
            "TripCount": "2048",
            "Latency": "184330",
            "PipelineII": "90",
            "PipelineDepth": "101"
          }],
        "Area": {
          "DSP": "180",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "50",
          "FF": "12886",
          "AVAIL_FF": "141120",
          "UTIL_FF": "9",
          "LUT": "11473",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "16",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_85_4": {
        "Latency": {
          "LatencyBest": "92",
          "LatencyAvg": "92",
          "LatencyWorst": "92",
          "PipelineII": "92",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "1.501"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_85_4",
            "TripCount": "90",
            "Latency": "90",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "44",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "1980",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "hyperspectral_hw_wrapped": {
        "Latency": {
          "LatencyBest": "184617",
          "LatencyAvg": "184617",
          "LatencyWorst": "184617",
          "PipelineII": "184618",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.166"
        },
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "~0",
          "DSP": "180",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "50",
          "FF": "15961",
          "AVAIL_FF": "141120",
          "UTIL_FF": "11",
          "LUT": "15231",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "21",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-10-03 05:22:26 CEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.1"
  }
}
