#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jul 17 16:24:34 2019
# Process ID: 5596
# Current directory: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10052 C:\Users\lenovo\Desktop\7.17\AD_TX\ad_tx\ad_tx.xpr
# Log file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/vivado.log
# Journal file: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 829.672 ; gain = 152.668
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_2 C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc
file delete -force C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7s15ftgb196-1
Top: ad
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 944.238 ; gain = 99.645
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ad' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad1.v:4]
INFO: [Synth 8-6157] synthesizing module 'ad_tx' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:1]
	Parameter S_IDLE bound to: 4'b0000 
	Parameter S_START bound to: 4'b0001 
	Parameter S_BIT0 bound to: 4'b0010 
	Parameter S_BIT1 bound to: 4'b0011 
	Parameter S_BIT2 bound to: 4'b0100 
	Parameter S_BIT3 bound to: 4'b0101 
	Parameter S_BIT4 bound to: 4'b0110 
	Parameter S_BIT5 bound to: 4'b0111 
	Parameter S_BIT6 bound to: 4'b1000 
	Parameter S_BIT7 bound to: 4'b1001 
	Parameter S_STOP bound to: 4'b1010 
WARNING: [Synth 8-3848] Net oe in module/entity ad_tx does not have driver. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ad_tx' (1#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:1]
WARNING: [Synth 8-350] instance 'ad_tx' of module 'ad_tx' requires 5 connections, but only 4 given [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad1.v:41]
CRITICAL WARNING: [Synth 8-3352] multi-driven net oe with 1st driver pin 'ad:/ad_tx/oe' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad1.v:4]
CRITICAL WARNING: [Synth 8-3352] multi-driven net oe with 2nd driver pin 'VCC' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad1.v:4]
CRITICAL WARNING: [Synth 8-5559] multi-driven net oe is connected to constant driver, other driver is ignored [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ad' (2#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad1.v:4]
WARNING: [Synth 8-3917] design ad has port adc_oe driven by constant 0
WARNING: [Synth 8-3917] design ad has port oe driven by constant 1
WARNING: [Synth 8-3917] design ad has port ram_enwr driven by constant 1
WARNING: [Synth 8-3331] design ad_tx has unconnected port oe
WARNING: [Synth 8-3331] design ad_tx has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 986.656 ; gain = 142.063
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 986.656 ; gain = 142.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 986.656 ; gain = 142.063
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:53 ; elapsed = 00:00:49 . Memory (MB): peak = 1265.465 ; gain = 420.871
9 Infos, 7 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 1265.465 ; gain = 420.871
set_property IOSTANDARD LVCMOS33 [get_ports [list {adc_data[7]} {adc_data[6]} {adc_data[5]} {adc_data[4]} {adc_data[3]} {adc_data[2]} {adc_data[1]} {adc_data[0]}]]
place_ports {adc_data[7]} H12
place_ports {adc_data[6]} H11
place_ports {adc_data[5]} C11
place_ports {adc_data[4]} F12
place_ports {adc_data[3]} E12
place_ports {adc_data[2]} D12
place_ports {adc_data[1]} J2
place_ports {adc_data[0]} J3
place_ports adc_clk C5
place_ports adc_oe J4
place_ports clk H4
place_ports oe N4
place_ports txd C12
set_property IOSTANDARD LVCMOS33 [get_ports [list txd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oe]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_oe]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_clk]]
close [ open C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc w ]
add_files -fileset constrs_2 C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc
set_property target_constrs_file C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/constrs_2/new/AD_TX.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jul 17 16:35:18 2019] Launched design_1_clk_wiz_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/design_1_clk_wiz_0_0_synth_1/runme.log
synth_1: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/synth_1/runme.log
[Wed Jul 17 16:35:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.465 ; gain = 0.000
open_bd_design {C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:module_ref:ad:1.0 - ad_0
Adding cell -- xilinx.com:module_ref:ad_tx:1.0 - ad_tx_0
Successfully read diagram <design_1> from BD file <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1273.078 ; gain = 0.000
generate_target all [get_files  C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-927] Following properties on pin /ad_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=clk_100M 
WARNING: [BD 41-927] Following properties on pin /ad_0/adc_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /ad_tx_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=clk_100M 
WARNING: [BD 41-927] Following properties on pin /ad_tx_0/tx_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : <C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad_tx_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ad_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
Exporting to file C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_ad_tx_0_0_synth_1 design_1_ad_0_0_synth_1}
[Wed Jul 17 16:46:34 2019] Launched design_1_ad_tx_0_0_synth_1, design_1_ad_0_0_synth_1...
Run output will be captured here:
design_1_ad_tx_0_0_synth_1: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/design_1_ad_tx_0_0_synth_1/runme.log
design_1_ad_0_0_synth_1: C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.runs/design_1_ad_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1324.426 ; gain = 4.211
export_simulation -of_objects [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files -ipstatic_source_dir C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/modelsim} {questa=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/questa} {riviera=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/riviera} {activehdl=C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
wait_on_run design_1_ad_tx_0_0_synth_1
[Wed Jul 17 16:48:13 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:48:21 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:48:28 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:48:34 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:48:47 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:48:59 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
[Wed Jul 17 16:49:12 2019] Waiting for design_1_ad_tx_0_0_synth_1 to finish...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
[Wed Jul 17 16:49:18 2019] Interrupt received

*** Running vivado
    with args -log design_1_ad_tx_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ad_tx_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_ad_tx_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 300.512 ; gain = 71.379
Command: synth_design -top design_1_ad_tx_0_0 -part xc7s15ftgb196-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 240 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 443.477 ; gain = 101.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ad_tx_0_0' [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/synth/design_1_ad_tx_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'ad_tx' [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:1]
	Parameter S_IDLE bound to: 4'b0000 
	Parameter S_START bound to: 4'b0001 
	Parameter S_BIT0 bound to: 4'b0010 
	Parameter S_BIT1 bound to: 4'b0011 
	Parameter S_BIT2 bound to: 4'b0100 
	Parameter S_BIT3 bound to: 4'b0101 
	Parameter S_BIT4 bound to: 4'b0110 
	Parameter S_BIT5 bound to: 4'b0111 
	Parameter S_BIT6 bound to: 4'b1000 
	Parameter S_BIT7 bound to: 4'b1001 
	Parameter S_STOP bound to: 4'b1010 
WARNING: [Synth 8-3848] Net oe in module/entity ad_tx does not have driver. [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ad_tx' (1#1) [C:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/imports/AD_TX/ad_tx1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ad_tx_0_0' (2#1) [c:/Users/lenovo/Desktop/7.17/AD_TX/ad_tx/ad_tx.srcs/sources_1/bd/design_1/ip/design_1_ad_tx_0_0/synth/design_1_ad_tx_0_0.v:58]
WARNING: [Synth 8-3331] design ad_tx has unconnected port oe
WARNING: [Synth 8-3331] design ad_tx has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 497.719 ; gain = 155.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 497.719 ; gain = 155.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 497.719 ; gain = 155.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ad_tx'
INFO: [Synth 8-5544] ROM "txd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                      00000000001 |                             0000
                 S_START |                      00000000010 |                             0001
                  S_BIT0 |                      00000000100 |                             0010
                  S_BIT1 |                      00000001000 |                             0011
                  S_BIT2 |                      00000010000 |                             0100
                  S_BIT3 |                      00000100000 |                             0101
                  S_BIT4 |                      00001000000 |                             0110
                  S_BIT5 |                      00010000000 |                             0111
                  S_BIT6 |                      00100000000 |                             1000
                  S_BIT7 |                      01000000000 |                             1001
                  S_STOP |                      10000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ad_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 497.719 ; gain = 155.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ad_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	  11 Input     16 Bit        Muxes := 1     
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 10    
	  11 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst/state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_ad_tx_0_0 has unconnected port oe
WARNING: [Synth 8-3331] design design_1_ad_tx_0_0 has unconnected port clk
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:06 . Memory (MB): peak = 1329.555 ; gain = 0.145
INFO: [Common 17-344] 'wait_on_run' was cancelled
update_compile_order -fileset sources_1
reset_run design_1_ad_tx_0_0_synth_1
reset_run design_1_ad_0_0_synth_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 16:50:24 2019...
