{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# learning about compression \n",
    "\n",
    "buff = None\n",
    "with open('names.txt', 'rb') as f: \n",
    "  buff = f.read()[0:10000]\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\n",
    "def bitgen(buff):\n",
    "  for c in buff: \n",
    "    for i in range(8):\n",
    "      yield int(c & (0x80 >> i) != 0)\n",
    "\n",
    "g = bitgen(buff)\n",
    "\n",
    "from collections import defaultdict\n",
    "\n",
    "ctx = defaultdict(lambda: [0, 0])\n",
    "\n",
    "for i in range(8): \n",
    "  print(next(g))\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "metadata": {},
   "outputs": [],
   "source": [
    "def decode(inst):\n",
    "  EXAMPLE_CODE = inst\n",
    "\n",
    "  from iced_x86 import Decoder, Formatter,  FormatterSyntax\n",
    "\n",
    "  EXAMPLE_CODE_BITNESS = 64\n",
    "  EXAMPLE_CODE_RIP = 0x0 #0x0000_7FFA_C46A_CDA4\n",
    "  decoder = Decoder(EXAMPLE_CODE_BITNESS, EXAMPLE_CODE, ip=EXAMPLE_CODE_RIP)\n",
    "\n",
    "  formatter = Formatter(FormatterSyntax.MASM)\n",
    "\n",
    "  formatter.digit_separator = \"`\"\n",
    "  formatter.first_operand_char_index = 10\n",
    "  print()\n",
    "  print(f'EXAMPLE_CODE={EXAMPLE_CODE}')\n",
    "  print()\n",
    "  for instr in decoder:\n",
    "      disasm = formatter.format(instr)\n",
    "      start_index = instr.ip - EXAMPLE_CODE_RIP\n",
    "      bytes_str = EXAMPLE_CODE[start_index:start_index + instr.len].hex().upper()\n",
    "      print(f\"{instr.ip:016X} {bytes_str:20} {disasm}\")\n",
    "  # decoder = Decoder(64, b\"\\x86\\x64\\x32\\x16\", ip=0x1234_5678)\n",
    "  # instr = decoder.decode()\n",
    "  # print(instr)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "EXAMPLE_CODE=bytearray(b'\\x00\\xc1D\\x00\\xcaD\\x01\\xc8L\\x01\\xff\\x80\\xc1p\\x05p\\x00\\x00\\x00I\\x81\\xc1\\x00\\x07\\x00\\x00\\x03\\x00\\x03\\x04%\\x00\\x04\\x00\\x00H\\x03\\x81\\x00\\x01\\x00\\x00H\\x03\\x84\\xc1\\x00\\x01\\x00\\x00A\\x03\\x84i\\x00\\x04\\x00\\x00\\x03\\x04$L\\x03T$dH\\x03\\x04,B\\x03D<dB\\x01D<d\\x80\\x84@\\x00\\x01\\x00\\x00pC\\x81\\x84\\x0f\\x00\\x01\\x00\\x00p\\x00\\x00\\x00')\n",
      "\n",
      "0000000000000000 00C1                 add       cl,al\n",
      "0000000000000002 4400CA               add       dl,r9b\n",
      "0000000000000005 4401C8               add       eax,r9d\n",
      "0000000000000008 4C01FF               add       rdi,r15\n",
      "000000000000000B 80C170               add       cl,70h\n",
      "000000000000000E 0570000000           add       eax,70h\n",
      "0000000000000013 4981C100070000       add       r9,700h\n",
      "000000000000001A 0300                 add       eax,[rax]\n",
      "000000000000001C 03042500040000       add       eax,[400h]\n",
      "0000000000000023 48038100010000       add       rax,[rcx+100h]\n",
      "000000000000002A 480384C100010000     add       rax,[rcx+rax*8+100h]\n",
      "0000000000000032 4103846900040000     add       eax,[r9+rbp*2+400h]\n",
      "000000000000003A 030424               add       eax,[rsp]\n",
      "000000000000003D 4C03542464           add       r10,[rsp+64h]\n",
      "0000000000000042 4803042C             add       rax,[rsp+rbp]\n",
      "0000000000000046 4203443C64           add       eax,[rsp+r15+64h]\n",
      "000000000000004B 4201443C64           add       [rsp+r15+64h],eax\n",
      "0000000000000050 8084400001000070     add       byte ptr [rax+rax*2+100h],70h\n",
      "0000000000000058 4381840F0001000070000000 add       dword ptr [r15+r9+100h],70h\n"
     ]
    }
   ],
   "source": [
    "from enum import IntEnum, Enum\n",
    "\n",
    "INT32_MAX = 2**32\n",
    "\n",
    "Register = IntEnum(\n",
    "  \"Register\", [\n",
    "  # REX.r = 0\n",
    "  'AL',  'CL',  'DL',  'BL',  'AH',  'CH',  'DH',  'BH',\n",
    "  '_',   '__',  '___', '____', 'SPL', 'BPL', 'SIL', 'DIL',\n",
    "  'AX',  'CX',  'DX',  'BX',  'SP',  'BP',  'SI',  'DI',\n",
    "  'EAX', 'ECX', 'EDX', 'EBX', 'ESP', 'EBP', 'ESI', 'EDI',\n",
    "  'RAX', 'RCX', 'RDX', 'RBX', 'RSP', 'RBP', 'RSI', 'RDI',\n",
    "  # REX.r = 1\n",
    "  'R8B', 'R9B', 'R10B', 'R11B', 'R12B', 'R13B', 'R14B', 'R15B',\n",
    "  'R8W', 'R9W', 'R10W', 'R11W', 'R12W', 'R13W', 'R14W', 'R15W',\n",
    "  'R8D', 'R9D', 'R10D', 'R11D', 'R12D', 'R13D', 'R14D', 'R15D',\n",
    "  'R8',  'R9',  'R10',  'R11',  'R12',  'R13',  'R14',  'R15'\n",
    "])\n",
    "\n",
    "def get_reg(x): # returns reg number (1-7), bitness (8, 16, 32, 64), whether the register is a r8-r15 \n",
    "  reg, bitness = (x.value-1) % 8, (x.value-1) // 8\n",
    "  return reg, 2**[0, 0, 1, 2, 3, 0, 1, 2, 3, 3][bitness]*8, (bitness > 4) & 1\n",
    "\n",
    "class Address: \n",
    "  def __init__(self, base=None, disp=0, index=None, scale=None):\n",
    "    assert (isinstance(base, Register) or base is None) and (isinstance(index, Register) or index is None)\n",
    "    assert type(disp) == int and disp < INT32_MAX\n",
    "    assert scale is None or scale < 4, f'Scale must at most 3 but got {scale}'\n",
    "\n",
    "    if base is not None and index is not None: \n",
    "      _, bitness1, _ = get_reg(base)\n",
    "      _, bitness2, _ = get_reg(index)\n",
    "\n",
    "      assert bitness1 == bitness2, f'Registers ({base.name}, {index.name}) must be of the same size ({bitness1} != {bitness2})'\n",
    "\n",
    "    self.disp, self.index, self.base = disp, index, base \n",
    "    self.scale = scale if scale is not None else 0 \n",
    "  def __repr__(self):\n",
    "    get_string = lambda x: x.name if isinstance(x, IntEnum) else x if x is not None else ''\n",
    "    disp, index, scale, base = get_string(self.disp), get_string(self.index), get_string(self.scale), get_string(self.base)\n",
    "    return f'({base}{\"+\" if base is not \"\" else \"\"}{index}{\"*\" if scale is not \"\" else \"\"}{scale*2}{\"+\" if disp != 0 else \"\"}{hex(disp)})'\n",
    "\n",
    "\n",
    "OPCODE_W = 1 << 0\n",
    "OPCODE_S = 1 << 1\n",
    "OPCODE_D = 1 << 2\n",
    "\n",
    "def to_byte(x): return int.to_bytes(x, length=1, byteorder='little')\n",
    "def to_bytes(x, l=0): return int.to_bytes(x, length=l, byteorder='little')\n",
    "\n",
    "# rex       | opcode     | mod reg r/m \n",
    "# 0b100wrxb | 0b00000dsw | 11  rrr bbb\n",
    "\n",
    "def get_mod_rm(operand1, operand2):\n",
    "\n",
    "  # register to register\n",
    "  if isinstance(operand1, Register) and isinstance(operand2, Register):\n",
    "    r_m, _, _ = get_reg(operand1)\n",
    "    reg, _, _ = get_reg(operand2)\n",
    "    mod = 0b11\n",
    "  \n",
    "  # immediate to register e.g. add al, 0FFh\n",
    "  elif isinstance(operand1, Register) and (isinstance(operand2, int) or isinstance(operand2, bytes)) :\n",
    "    mod, reg = 0b11, 0\n",
    "    r_m, _, _ = get_reg(operand1)\n",
    "\n",
    "  # immediate to memory  \n",
    "  elif isinstance(operand1, Address) and isinstance(operand2, bytes): \n",
    "    address = operand1\n",
    "    base, index, scale, disp = address.base, address.index, address.scale, address.disp\n",
    "\n",
    "    reg = 0\n",
    "    r_m = get_reg(base)[0] if base else 0\n",
    "\n",
    "    if base is None and index is None: mod= 0b00\n",
    "    elif disp >= 256:                  mod= 0b10 # 10 - [eax] + dips32 ; r->m/m->r\n",
    "    elif 0 < disp and disp < 256:      mod= 0b01 # 01 - [eax] + dips8  ; r->m/m->r\n",
    "    elif disp == 0:                    mod= 0b00 # 00 - [eax]          ; r->m/m->r\n",
    "\n",
    "    if index is not None or base == Register.RSP or (base is None and index is None): # use sib byte\n",
    "      r_m = 0b100 # r_m == 0b100 because this will use the sib byte\n",
    "  \n",
    "  # memory to register or register to memory e.g. mov eax, [rbp+0x100]\n",
    "  elif (isinstance(operand1, Register) and isinstance(operand2, Address)) or (isinstance(operand2, Register) and isinstance(operand1, Address)):\n",
    "\n",
    "    register, address = operand1, operand2 \n",
    "    if isinstance(operand2, Register) and isinstance(operand1, Address):\n",
    "      register, address = address, register\n",
    "\n",
    "    base, index, scale, disp = address.base, address.index, address.scale, address.disp\n",
    "\n",
    "    reg, bitness_to, rex_r = get_reg(register)\n",
    "    r_m = get_reg(base)[0] if base else 0\n",
    "\n",
    "    if base is None and index is None: mod= 0b00\n",
    "    elif disp >= 256:                  mod= 0b10 # 10 - [eax] + dips32 ; r->m/m->r\n",
    "    elif 0 < disp and disp < 256:      mod= 0b01 # 01 - [eax] + dips8  ; r->m/m->r\n",
    "    elif disp == 0:                    mod= 0b00 # 00 - [eax]          ; r->m/m->r\n",
    "\n",
    "    if index is not None or base == Register.RSP or (base is None and index is None): # use sib byte\n",
    "      r_m = 0b100 # r_m == 0b100 because this will use the sib byte\n",
    "\n",
    "  ModRM = to_byte(mod << 6 | reg << 3 | r_m << 0)\n",
    "  return ModRM\n",
    "\n",
    "def get_sib(address):\n",
    "  base, index, scale = address.base, address.index, address.scale\n",
    "\n",
    "  # if you don't need to use the sib byte, it will not return a sib byte\n",
    "  if not (index is not None or base == Register.RSP or (base is None and index is None)):\n",
    "    return b''\n",
    "    \n",
    "  r_m = get_reg(base)[0] if base else 0\n",
    "\n",
    "  # remove index using 0b100 value\n",
    "  index = get_reg(index)[0] if index else 0b100\n",
    "  # remove base using 0b101 value \n",
    "  base = r_m if base else 0b101\n",
    "\n",
    "  sib = to_byte((scale << 6) | (index << 3) | base)\n",
    "  return sib\n",
    "\n",
    "def write_instruction(opcode, operand1, operand2, mod_rm=b'', sib=b'', constant=b''):\n",
    "  rex_b, rex_r, rex_x = 0, 0, 0 # default to 0\n",
    "  address_bitness, disp = 0, 0\n",
    "\n",
    "  # register to register\n",
    "  if isinstance(operand1, Register) and isinstance(operand2, Register):\n",
    "    reg_to,   bitness_to,   rex_b = get_reg(operand1)\n",
    "    reg_from, bitness_from, rex_r = get_reg(operand2)\n",
    "    assert bitness_to == bitness_from, \\\n",
    "    f'Registers {operand1.name}, {operand2.name} are not of the same size ({bitness_to} != {bitness_from})'\n",
    "\n",
    "  # immediate to register e.g. add al, 0FFh\n",
    "  elif isinstance(operand1, Register) and (isinstance(operand2, int) or isinstance(operand2, bytes)) :\n",
    "    r_m, bitness_to, rex_b = get_reg(operand1)\n",
    "  \n",
    "  else: # probably memory operations\n",
    "\n",
    "    # immediate to memory \n",
    "    if isinstance(operand1, Address) and isinstance(operand2, bytes): \n",
    "      address, constant = operand1, operand2 \n",
    "      base, index, scale, disp = address.base, address.index, address.scale, address.disp\n",
    "      reg = 0\n",
    "      bitness_to = len(constant) * 8\n",
    "    # Address to Register or Register to Address e.g. mov eax, [rbp+0x100]\n",
    "    elif (isinstance(operand1, Register) and isinstance(operand2, Address)) or (isinstance(operand2, Register) and isinstance(operand1, Address)):\n",
    "      register, address = operand1, operand2 \n",
    "      base, index, scale, disp = address.base, address.index, address.scale, address.disp\n",
    "      reg, bitness_to, rex_r = get_reg(register)\n",
    "    else: \n",
    "      raise Exception(\"Bug?\")\n",
    "\n",
    "    # we need to handle the address part that both operations have here\n",
    "    if base:\n",
    "      r_m, address_bitness, rex_b = get_reg(base)\n",
    "    else: \n",
    "      r_m, address_bitness, rex_b = 0, 0, 0\n",
    "\n",
    "    if base is None and index is None: length=4\n",
    "    elif disp >= 256:                  length=4 # [eax] + dips32 ; r->m/m->r\n",
    "    elif 0 < disp and disp < 256:      length=1 # [eax] + dips8  ; r->m/m->r\n",
    "    elif disp == 0:                    length=0 # [eax]          ; r->m/m->r\n",
    "\n",
    "    if index is not None or base == Register.RSP or (base is None and index is None): # use sib byte\n",
    "      if index is None: index, rex_x = 0b100, 0 # remove index using 0b100 value\n",
    "      else: index, _, rex_x = get_reg(index)\n",
    "\n",
    "  REX_B = 1 << 0\n",
    "  REX_X = 1 << 1\n",
    "  REX_R = 1 << 2\n",
    "  REX_W = 1 << 3\n",
    "  REX =   1 << 6\n",
    "\n",
    "  is_inst_64bit = bitness_to == 64\n",
    "  prefix_bin  = to_byte(0x66) if bitness_to == 16 else b'' + to_byte(0x67) if address_bitness == 32 else b''\n",
    "  rex_bin     = to_byte(REX | is_inst_64bit*REX_W | rex_b*REX_B | rex_r*REX_R | rex_x*REX_X) if rex_b or rex_r or rex_x or is_inst_64bit else b''\n",
    "  opcode_bin  = to_byte(opcode) if bitness_to == 8 else to_byte(opcode| OPCODE_W)\n",
    "  operand_bin = mod_rm\n",
    "  sib_bin     = sib\n",
    "  constant_bin = constant\n",
    "  displace_bin = to_bytes(disp, l=length) if disp else b''\n",
    "\n",
    "  return prefix_bin + rex_bin + opcode_bin + operand_bin + sib_bin + displace_bin + constant_bin \n",
    "\n",
    "class Builder: \n",
    "  def __init__(self): \n",
    "    self.buff = bytearray()\n",
    "\n",
    "  def __call__(self):\n",
    "    return self.buff\n",
    "\n",
    "  def add(self, operand1, operand2): \n",
    "    opcode = 0x00\n",
    "\n",
    "    assert isinstance(operand1, Register) or isinstance(operand1, Address), \\\n",
    "      f'First operand {operand1}, must be a Register or Address'\n",
    "    \n",
    "    # register to register\n",
    "    if isinstance(operand1, Register) and isinstance(operand2, Register):\n",
    "      result = write_instruction(opcode, operand1, operand2, \n",
    "                                mod_rm=get_mod_rm(operand1, operand2))\n",
    "\n",
    "    # immediate to register e.g. add al, 0FFh\n",
    "    elif isinstance(operand1, Register) and isinstance(operand2, int):\n",
    "      reg, bitness, rex_b = get_reg(operand1)\n",
    "\n",
    "      assert operand2 < 2**bitness, \\\n",
    "        f'Constant 0x{operand2:x} too big for {bitness}bit register {operand1.name} '\n",
    "      constant = int.to_bytes(operand2, length=min(bitness//8, 4), byteorder='little')\n",
    "        \n",
    "      if reg == 0 and rex_b == 0: # special case for {al, ax, eax, rax} regs\n",
    "        opcode |= OPCODE_D\n",
    "        result = write_instruction(opcode, operand1, operand2, \n",
    "                                constant=constant)\n",
    "      else: # regular case \n",
    "        if operand2 < 2**8: constant = to_byte(operand2)\n",
    "        opcode = 0x80 if bitness == 8 or operand2 > 2**8 else 0x80 | OPCODE_S\n",
    "        result = write_instruction(opcode, operand1, operand2, \n",
    "                                    mod_rm=get_mod_rm(operand1, operand2), \n",
    "                                    constant=constant)\n",
    "     \n",
    "    # immediate to memory e.g. add [rax], 0FFh\n",
    "    elif isinstance(operand1, Address) and ((isinstance(operand2, int) or isinstance(operand2, bytes)) and not isinstance(operand2, Register)):\n",
    "\n",
    "      assert isinstance(operand2, bytes), \\\n",
    "        f'Got int {operand2} with unknown size, please give the number in bytes type'\n",
    "\n",
    "      address, constant = operand1, operand2\n",
    "      opcode = 0x80 if len(constant) == 1 else 0x80 | OPCODE_W\n",
    "      # TODO: I might want to use the imm8 sign extend to r16/r32/r64 \n",
    "      # whilch will be opcode (0x80 | OPCODE_W | OPCODE_S) but until then... \n",
    "      result = write_instruction(opcode, address, constant,\n",
    "                                  mod_rm=get_mod_rm(address, constant), \n",
    "                                  sib=get_sib(address),\n",
    "                                  constant=constant)\n",
    "\n",
    "    # Address to Register or Register to Address e.g. mov eax, [rbp+0x100]\n",
    "    elif (isinstance(operand1, Register) or isinstance(operand1, Address)) and (isinstance(operand2, Register) or isinstance(operand2, Address)):\n",
    "\n",
    "      register, address = operand1, operand2 \n",
    "      if isinstance(operand1, Register) and isinstance(operand2, Address):\n",
    "        opcode |= OPCODE_S\n",
    "      else: \n",
    "        register, address = address, register\n",
    "\n",
    "      result = write_instruction(opcode, register, address, \n",
    "                                mod_rm=get_mod_rm(operand1, operand2), \n",
    "                                sib=get_sib(address))\n",
    "    else: \n",
    "      raise Exception(\"Bug? or not implemented\")\n",
    "\n",
    "    self.buff += result \n",
    "    return result\n",
    "\n",
    "\n",
    "builder = Builder()\n",
    "builder.add(Register.CL, Register.AL)\n",
    "builder.add(Register.DL, Register.R9B)\n",
    "builder.add(Register.EAX, Register.R9D)\n",
    "builder.add(Register.RDI, Register.R15)\n",
    "builder.add(Register.CL, 0x70)\n",
    "builder.add(Register.EAX, 0x70)\n",
    "builder.add(Register.R9, 0x700)\n",
    "builder.add(Register.EAX, Address(Register.RAX))\n",
    "builder.add(Register.EAX, Address(disp=0x400))\n",
    "builder.add(Register.RAX, Address(Register.RCX, disp=0x100))\n",
    "builder.add(Register.RAX, Address(Register.RCX, index=Register.RAX, scale=3, disp=0x100))\n",
    "builder.add(Register.EAX, Address(Register.R9, index=Register.RBP, scale=1, disp=0x400))\n",
    "builder.add(Register.EAX, Address(Register.RSP))\n",
    "builder.add(Register.R10, Address(Register.RSP, disp=100))\n",
    "builder.add(Register.RAX, Address(Register.RSP, index=Register.RBP))\n",
    "builder.add(Register.EAX, Address(Register.RSP, index=Register.R15, disp=100))\n",
    "builder.add(Address(Register.RSP, index=Register.R15, disp=100), Register.EAX)\n",
    "builder.add(Address(Register.RAX, disp=0x100, index=Register.RAX, scale=1), to_bytes(0x70, l=1))\n",
    "builder.add(Address(Register.R15, disp=0x100, index=Register.R9), to_bytes(0x70, l=4))\n",
    "\n",
    "# inst = add(Register.EAX, Address(Register.RSP, index=Register.R15, disp=0x100))\n",
    "\n",
    "decode(builder())\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "net",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.13 (default, Mar 28 2022, 08:03:21) [MSC v.1916 64 bit (AMD64)]"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "46b9170fdf92c23cc3e3b131494cadcf9ba12dce192d70b41d5030bfbd5436a0"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
