
                         Lattice Mapping Report File

Design:  send_FSM
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2024.1.0.34.2
Mapped on: Sun Nov 24 22:05:28 2024

Design Information
------------------

Command line:   map -i FPGA_Design_impl_1_syn.udb -o FPGA_Design_impl_1_map.udb
     -mp FPGA_Design_impl_1.mrp -hierrpt -gui -msgset
     C:/Users/hheathwood/Desktop/Project/FPGA_Design/promote.xml

Design Summary
--------------

   Number of slice registers:   4 out of  5280 (<1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:            14 out of  5280 (<1%)
      Number of logic LUT4s:              12
      Number of inserted feedthru LUT4s:   2
      Number of ripple logic:              0 (0 LUT4s)
   Number of IO sites used:   25 out of 39 (64%)
      Number of IO sites used for general PIO: 25
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 25 out of 36 (69%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 25 out of 39 (64%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             0 out of 1 (0%)
   Number of Clocks:  1
      Net clk_c: 4 loads, 4 rising, 0 falling (Driver: Port clk)
   Number of Clock Enables:  0
   Number of LSRs:  1
      Pin reset: 4 loads, 4 SLICEs (Net: reset_c)
   Top 10 highest fanout non-clock nets:
      Net RSout_c_N_1[0]: 12 loads
      Net reset_c: 4 loads
      Net dataDone_c: 2 loads
      Net dataReady_c: 2 loads
      Net enable_c: 2 loads
      Net dataIn_c_5: 1 loads
      Net dataOut_c_5: 1 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net n41: 1 loads
      Net n79: 1 loads
      Net RSout_c_N_1[1]: 1 loads





   Number of warnings:  0
   Number of criticals: 0
   Number of errors:    0

Design Errors/Criticals/Warnings
--------------------------------

   No error, critical, or warning presents.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[0]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[1]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[2]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[3]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[4]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| reset               | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RSout               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| enable              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[0]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[1]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[2]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[3]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[4]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[5]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[6]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataReady           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| dataDone            | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[5]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[6]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataIn[7]           | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RWin                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RSin                | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| dataOut[7]          | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RWout               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block clk_pad.vlo_inst was optimized away.
Block i126 was optimized away.

Constraint Summary
------------------

   Total number of constraints: 0
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 58 MB
Checksum -- map: 2e56e6c1eb41719f7409a8f8a7aa8f2f96333cf






















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor
     Corporation,  All rights reserved.
