#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Clock */
Clock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x00
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x01
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x01

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_Millis */
Clock_Millis__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_Millis__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_Millis__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_Millis__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Millis__INDEX EQU 0x02
Clock_Millis__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Millis__PM_ACT_MSK EQU 0x04
Clock_Millis__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Millis__PM_STBY_MSK EQU 0x04

/* Clock_Millis_Interrupt */
Clock_Millis_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Clock_Millis_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Clock_Millis_Interrupt__INTC_MASK EQU 0x01
Clock_Millis_Interrupt__INTC_NUMBER EQU 0
Clock_Millis_Interrupt__INTC_PRIOR_NUM EQU 7
Clock_Millis_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Clock_Millis_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Clock_Millis_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RC_Ch1 */
RC_Ch1__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
RC_Ch1__0__MASK EQU 0x01
RC_Ch1__0__PC EQU CYREG_PRT0_PC0
RC_Ch1__0__PORT EQU 0
RC_Ch1__0__SHIFT EQU 0
RC_Ch1__AG EQU CYREG_PRT0_AG
RC_Ch1__AMUX EQU CYREG_PRT0_AMUX
RC_Ch1__BIE EQU CYREG_PRT0_BIE
RC_Ch1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RC_Ch1__BYP EQU CYREG_PRT0_BYP
RC_Ch1__CTL EQU CYREG_PRT0_CTL
RC_Ch1__DM0 EQU CYREG_PRT0_DM0
RC_Ch1__DM1 EQU CYREG_PRT0_DM1
RC_Ch1__DM2 EQU CYREG_PRT0_DM2
RC_Ch1__DR EQU CYREG_PRT0_DR
RC_Ch1__INP_DIS EQU CYREG_PRT0_INP_DIS
RC_Ch1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RC_Ch1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RC_Ch1__LCD_EN EQU CYREG_PRT0_LCD_EN
RC_Ch1__MASK EQU 0x01
RC_Ch1__PORT EQU 0
RC_Ch1__PRT EQU CYREG_PRT0_PRT
RC_Ch1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RC_Ch1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RC_Ch1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RC_Ch1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RC_Ch1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RC_Ch1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RC_Ch1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RC_Ch1__PS EQU CYREG_PRT0_PS
RC_Ch1__SHIFT EQU 0
RC_Ch1__SLW EQU CYREG_PRT0_SLW

/* RC_Ch1_Timer_Interrupt */
RC_Ch1_Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RC_Ch1_Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RC_Ch1_Timer_Interrupt__INTC_MASK EQU 0x02
RC_Ch1_Timer_Interrupt__INTC_NUMBER EQU 1
RC_Ch1_Timer_Interrupt__INTC_PRIOR_NUM EQU 7
RC_Ch1_Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
RC_Ch1_Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RC_Ch1_Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RC_Ch1_Timer_TimerUDB */
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
RC_Ch1_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RC_Ch1_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
RC_Ch1_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1

/* RC_Ch2 */
RC_Ch2__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
RC_Ch2__0__MASK EQU 0x02
RC_Ch2__0__PC EQU CYREG_PRT0_PC1
RC_Ch2__0__PORT EQU 0
RC_Ch2__0__SHIFT EQU 1
RC_Ch2__AG EQU CYREG_PRT0_AG
RC_Ch2__AMUX EQU CYREG_PRT0_AMUX
RC_Ch2__BIE EQU CYREG_PRT0_BIE
RC_Ch2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RC_Ch2__BYP EQU CYREG_PRT0_BYP
RC_Ch2__CTL EQU CYREG_PRT0_CTL
RC_Ch2__DM0 EQU CYREG_PRT0_DM0
RC_Ch2__DM1 EQU CYREG_PRT0_DM1
RC_Ch2__DM2 EQU CYREG_PRT0_DM2
RC_Ch2__DR EQU CYREG_PRT0_DR
RC_Ch2__INP_DIS EQU CYREG_PRT0_INP_DIS
RC_Ch2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RC_Ch2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RC_Ch2__LCD_EN EQU CYREG_PRT0_LCD_EN
RC_Ch2__MASK EQU 0x02
RC_Ch2__PORT EQU 0
RC_Ch2__PRT EQU CYREG_PRT0_PRT
RC_Ch2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RC_Ch2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RC_Ch2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RC_Ch2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RC_Ch2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RC_Ch2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RC_Ch2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RC_Ch2__PS EQU CYREG_PRT0_PS
RC_Ch2__SHIFT EQU 1
RC_Ch2__SLW EQU CYREG_PRT0_SLW

/* RC_Ch2_Timer_Interrupt */
RC_Ch2_Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RC_Ch2_Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RC_Ch2_Timer_Interrupt__INTC_MASK EQU 0x04
RC_Ch2_Timer_Interrupt__INTC_NUMBER EQU 2
RC_Ch2_Timer_Interrupt__INTC_PRIOR_NUM EQU 7
RC_Ch2_Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
RC_Ch2_Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RC_Ch2_Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RC_Ch2_Timer_TimerUDB */
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB10_MSK
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RC_Ch2_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB10_ST
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RC_Ch2_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB10_A0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB10_A1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB10_D0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB10_D1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB10_F0
RC_Ch2_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB10_F1

/* RC_Ch3 */
RC_Ch3__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
RC_Ch3__0__MASK EQU 0x04
RC_Ch3__0__PC EQU CYREG_PRT0_PC2
RC_Ch3__0__PORT EQU 0
RC_Ch3__0__SHIFT EQU 2
RC_Ch3__AG EQU CYREG_PRT0_AG
RC_Ch3__AMUX EQU CYREG_PRT0_AMUX
RC_Ch3__BIE EQU CYREG_PRT0_BIE
RC_Ch3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RC_Ch3__BYP EQU CYREG_PRT0_BYP
RC_Ch3__CTL EQU CYREG_PRT0_CTL
RC_Ch3__DM0 EQU CYREG_PRT0_DM0
RC_Ch3__DM1 EQU CYREG_PRT0_DM1
RC_Ch3__DM2 EQU CYREG_PRT0_DM2
RC_Ch3__DR EQU CYREG_PRT0_DR
RC_Ch3__INP_DIS EQU CYREG_PRT0_INP_DIS
RC_Ch3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RC_Ch3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RC_Ch3__LCD_EN EQU CYREG_PRT0_LCD_EN
RC_Ch3__MASK EQU 0x04
RC_Ch3__PORT EQU 0
RC_Ch3__PRT EQU CYREG_PRT0_PRT
RC_Ch3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RC_Ch3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RC_Ch3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RC_Ch3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RC_Ch3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RC_Ch3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RC_Ch3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RC_Ch3__PS EQU CYREG_PRT0_PS
RC_Ch3__SHIFT EQU 2
RC_Ch3__SLW EQU CYREG_PRT0_SLW

/* RC_Ch3_Timer_Interrupt */
RC_Ch3_Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RC_Ch3_Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RC_Ch3_Timer_Interrupt__INTC_MASK EQU 0x08
RC_Ch3_Timer_Interrupt__INTC_NUMBER EQU 3
RC_Ch3_Timer_Interrupt__INTC_PRIOR_NUM EQU 7
RC_Ch3_Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
RC_Ch3_Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RC_Ch3_Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RC_Ch3_Timer_TimerUDB */
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RC_Ch3_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RC_Ch3_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB12_A0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB12_A1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB12_D0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB12_D1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB12_F0
RC_Ch3_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB12_F1

/* RC_Ch4 */
RC_Ch4__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
RC_Ch4__0__MASK EQU 0x08
RC_Ch4__0__PC EQU CYREG_PRT0_PC3
RC_Ch4__0__PORT EQU 0
RC_Ch4__0__SHIFT EQU 3
RC_Ch4__AG EQU CYREG_PRT0_AG
RC_Ch4__AMUX EQU CYREG_PRT0_AMUX
RC_Ch4__BIE EQU CYREG_PRT0_BIE
RC_Ch4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RC_Ch4__BYP EQU CYREG_PRT0_BYP
RC_Ch4__CTL EQU CYREG_PRT0_CTL
RC_Ch4__DM0 EQU CYREG_PRT0_DM0
RC_Ch4__DM1 EQU CYREG_PRT0_DM1
RC_Ch4__DM2 EQU CYREG_PRT0_DM2
RC_Ch4__DR EQU CYREG_PRT0_DR
RC_Ch4__INP_DIS EQU CYREG_PRT0_INP_DIS
RC_Ch4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RC_Ch4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RC_Ch4__LCD_EN EQU CYREG_PRT0_LCD_EN
RC_Ch4__MASK EQU 0x08
RC_Ch4__PORT EQU 0
RC_Ch4__PRT EQU CYREG_PRT0_PRT
RC_Ch4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RC_Ch4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RC_Ch4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RC_Ch4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RC_Ch4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RC_Ch4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RC_Ch4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RC_Ch4__PS EQU CYREG_PRT0_PS
RC_Ch4__SHIFT EQU 3
RC_Ch4__SLW EQU CYREG_PRT0_SLW

/* RC_Ch4_Timer_Interrupt */
RC_Ch4_Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RC_Ch4_Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RC_Ch4_Timer_Interrupt__INTC_MASK EQU 0x10
RC_Ch4_Timer_Interrupt__INTC_NUMBER EQU 4
RC_Ch4_Timer_Interrupt__INTC_PRIOR_NUM EQU 7
RC_Ch4_Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
RC_Ch4_Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RC_Ch4_Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RC_Ch4_Timer_TimerUDB */
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB06_MSK
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
RC_Ch4_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB06_ST
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB05_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RC_Ch4_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB05_MSK
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB04_A0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB04_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB04_D0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB04_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB04_F0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB04_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB05_A0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB05_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB05_D0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB05_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB05_F0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB05_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB06_A0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB06_A1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB06_D0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB06_D1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB06_F0
RC_Ch4_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB06_F1

/* RC_Ch5 */
RC_Ch5__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
RC_Ch5__0__MASK EQU 0x10
RC_Ch5__0__PC EQU CYREG_PRT0_PC4
RC_Ch5__0__PORT EQU 0
RC_Ch5__0__SHIFT EQU 4
RC_Ch5__AG EQU CYREG_PRT0_AG
RC_Ch5__AMUX EQU CYREG_PRT0_AMUX
RC_Ch5__BIE EQU CYREG_PRT0_BIE
RC_Ch5__BIT_MASK EQU CYREG_PRT0_BIT_MASK
RC_Ch5__BYP EQU CYREG_PRT0_BYP
RC_Ch5__CTL EQU CYREG_PRT0_CTL
RC_Ch5__DM0 EQU CYREG_PRT0_DM0
RC_Ch5__DM1 EQU CYREG_PRT0_DM1
RC_Ch5__DM2 EQU CYREG_PRT0_DM2
RC_Ch5__DR EQU CYREG_PRT0_DR
RC_Ch5__INP_DIS EQU CYREG_PRT0_INP_DIS
RC_Ch5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
RC_Ch5__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
RC_Ch5__LCD_EN EQU CYREG_PRT0_LCD_EN
RC_Ch5__MASK EQU 0x10
RC_Ch5__PORT EQU 0
RC_Ch5__PRT EQU CYREG_PRT0_PRT
RC_Ch5__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
RC_Ch5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
RC_Ch5__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
RC_Ch5__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
RC_Ch5__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
RC_Ch5__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
RC_Ch5__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
RC_Ch5__PS EQU CYREG_PRT0_PS
RC_Ch5__SHIFT EQU 4
RC_Ch5__SLW EQU CYREG_PRT0_SLW

/* RC_Ch5_Timer_Interrupt */
RC_Ch5_Timer_Interrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RC_Ch5_Timer_Interrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RC_Ch5_Timer_Interrupt__INTC_MASK EQU 0x20
RC_Ch5_Timer_Interrupt__INTC_NUMBER EQU 5
RC_Ch5_Timer_Interrupt__INTC_PRIOR_NUM EQU 7
RC_Ch5_Timer_Interrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
RC_Ch5_Timer_Interrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RC_Ch5_Timer_Interrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* RC_Ch5_Timer_TimerUDB */
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__0__POS EQU 0
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__1__POS EQU 1
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__2__POS EQU 2
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__3__POS EQU 3
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B0_UDB02_MSK
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RC_Ch5_Timer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B0_UDB02_ST
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B0_UDB01_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RC_Ch5_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB01_MSK
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B0_UDB02_A0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B0_UDB02_A1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B0_UDB02_D0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B0_UDB02_D1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B0_UDB02_F0
RC_Ch5_Timer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B0_UDB02_F1

/* USBUART_arb_int */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_Dm */
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_Dp */
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x40
USBUART_ep_1__INTC_NUMBER EQU 6
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x80
USBUART_ep_2__INTC_NUMBER EQU 7
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_7
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x100
USBUART_ep_3__INTC_NUMBER EQU 8
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_8
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_USB */
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* Head_Servo */
Head_Servo__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
Head_Servo__0__MASK EQU 0x08
Head_Servo__0__PC EQU CYREG_PRT2_PC3
Head_Servo__0__PORT EQU 2
Head_Servo__0__SHIFT EQU 3
Head_Servo__AG EQU CYREG_PRT2_AG
Head_Servo__AMUX EQU CYREG_PRT2_AMUX
Head_Servo__BIE EQU CYREG_PRT2_BIE
Head_Servo__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Head_Servo__BYP EQU CYREG_PRT2_BYP
Head_Servo__CTL EQU CYREG_PRT2_CTL
Head_Servo__DM0 EQU CYREG_PRT2_DM0
Head_Servo__DM1 EQU CYREG_PRT2_DM1
Head_Servo__DM2 EQU CYREG_PRT2_DM2
Head_Servo__DR EQU CYREG_PRT2_DR
Head_Servo__INP_DIS EQU CYREG_PRT2_INP_DIS
Head_Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Head_Servo__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Head_Servo__LCD_EN EQU CYREG_PRT2_LCD_EN
Head_Servo__MASK EQU 0x08
Head_Servo__PORT EQU 2
Head_Servo__PRT EQU CYREG_PRT2_PRT
Head_Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Head_Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Head_Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Head_Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Head_Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Head_Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Head_Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Head_Servo__PS EQU CYREG_PRT2_PS
Head_Servo__SHIFT EQU 3
Head_Servo__SLW EQU CYREG_PRT2_SLW

/* Head_Servo_PWM_PWMUDB */
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Head_Servo_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
Head_Servo_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Head_Servo_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Head_Servo_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Head_Servo_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Head_Servo_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Head_Servo_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Head_Servo_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Head_Servo_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
Head_Servo_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Head_Servo_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Head_Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Head_Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
Head_Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
Head_Servo_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
Head_Servo_PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* Status_LED */
Status_LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Status_LED__0__MASK EQU 0x02
Status_LED__0__PC EQU CYREG_PRT2_PC1
Status_LED__0__PORT EQU 2
Status_LED__0__SHIFT EQU 1
Status_LED__AG EQU CYREG_PRT2_AG
Status_LED__AMUX EQU CYREG_PRT2_AMUX
Status_LED__BIE EQU CYREG_PRT2_BIE
Status_LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Status_LED__BYP EQU CYREG_PRT2_BYP
Status_LED__CTL EQU CYREG_PRT2_CTL
Status_LED__DM0 EQU CYREG_PRT2_DM0
Status_LED__DM1 EQU CYREG_PRT2_DM1
Status_LED__DM2 EQU CYREG_PRT2_DM2
Status_LED__DR EQU CYREG_PRT2_DR
Status_LED__INP_DIS EQU CYREG_PRT2_INP_DIS
Status_LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Status_LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Status_LED__LCD_EN EQU CYREG_PRT2_LCD_EN
Status_LED__MASK EQU 0x02
Status_LED__PORT EQU 2
Status_LED__PRT EQU CYREG_PRT2_PRT
Status_LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Status_LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Status_LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Status_LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Status_LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Status_LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Status_LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Status_LED__PS EQU CYREG_PRT2_PS
Status_LED__SHIFT EQU 1
Status_LED__SLW EQU CYREG_PRT2_SLW

/* Left_Drive_DC_Motor_PWM_PWMUDB */
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
Left_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB11_A0
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB11_A1
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB11_D0
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB11_D1
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB11_F0
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB11_F1
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
Left_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* Right_Drive_DC_Motor_PWM_PWMUDB */
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB09_MSK
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
Right_Drive_DC_Motor_PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB09_A0
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB09_A1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB09_D0
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB09_D1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB09_F0
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB09_F1
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Right_Drive_DC_Motor_PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL

/* Left_Drive_DC_Motor_Speed */
Left_Drive_DC_Motor_Speed__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Left_Drive_DC_Motor_Speed__0__MASK EQU 0x80
Left_Drive_DC_Motor_Speed__0__PC EQU CYREG_PRT1_PC7
Left_Drive_DC_Motor_Speed__0__PORT EQU 1
Left_Drive_DC_Motor_Speed__0__SHIFT EQU 7
Left_Drive_DC_Motor_Speed__AG EQU CYREG_PRT1_AG
Left_Drive_DC_Motor_Speed__AMUX EQU CYREG_PRT1_AMUX
Left_Drive_DC_Motor_Speed__BIE EQU CYREG_PRT1_BIE
Left_Drive_DC_Motor_Speed__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Left_Drive_DC_Motor_Speed__BYP EQU CYREG_PRT1_BYP
Left_Drive_DC_Motor_Speed__CTL EQU CYREG_PRT1_CTL
Left_Drive_DC_Motor_Speed__DM0 EQU CYREG_PRT1_DM0
Left_Drive_DC_Motor_Speed__DM1 EQU CYREG_PRT1_DM1
Left_Drive_DC_Motor_Speed__DM2 EQU CYREG_PRT1_DM2
Left_Drive_DC_Motor_Speed__DR EQU CYREG_PRT1_DR
Left_Drive_DC_Motor_Speed__INP_DIS EQU CYREG_PRT1_INP_DIS
Left_Drive_DC_Motor_Speed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Left_Drive_DC_Motor_Speed__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Left_Drive_DC_Motor_Speed__LCD_EN EQU CYREG_PRT1_LCD_EN
Left_Drive_DC_Motor_Speed__MASK EQU 0x80
Left_Drive_DC_Motor_Speed__PORT EQU 1
Left_Drive_DC_Motor_Speed__PRT EQU CYREG_PRT1_PRT
Left_Drive_DC_Motor_Speed__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Left_Drive_DC_Motor_Speed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Left_Drive_DC_Motor_Speed__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Left_Drive_DC_Motor_Speed__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Left_Drive_DC_Motor_Speed__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Left_Drive_DC_Motor_Speed__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Left_Drive_DC_Motor_Speed__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Left_Drive_DC_Motor_Speed__PS EQU CYREG_PRT1_PS
Left_Drive_DC_Motor_Speed__SHIFT EQU 7
Left_Drive_DC_Motor_Speed__SLW EQU CYREG_PRT1_SLW

/* Right_Drive_DC_Motor_Speed */
Right_Drive_DC_Motor_Speed__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Right_Drive_DC_Motor_Speed__0__MASK EQU 0x20
Right_Drive_DC_Motor_Speed__0__PC EQU CYREG_PRT1_PC5
Right_Drive_DC_Motor_Speed__0__PORT EQU 1
Right_Drive_DC_Motor_Speed__0__SHIFT EQU 5
Right_Drive_DC_Motor_Speed__AG EQU CYREG_PRT1_AG
Right_Drive_DC_Motor_Speed__AMUX EQU CYREG_PRT1_AMUX
Right_Drive_DC_Motor_Speed__BIE EQU CYREG_PRT1_BIE
Right_Drive_DC_Motor_Speed__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Right_Drive_DC_Motor_Speed__BYP EQU CYREG_PRT1_BYP
Right_Drive_DC_Motor_Speed__CTL EQU CYREG_PRT1_CTL
Right_Drive_DC_Motor_Speed__DM0 EQU CYREG_PRT1_DM0
Right_Drive_DC_Motor_Speed__DM1 EQU CYREG_PRT1_DM1
Right_Drive_DC_Motor_Speed__DM2 EQU CYREG_PRT1_DM2
Right_Drive_DC_Motor_Speed__DR EQU CYREG_PRT1_DR
Right_Drive_DC_Motor_Speed__INP_DIS EQU CYREG_PRT1_INP_DIS
Right_Drive_DC_Motor_Speed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Right_Drive_DC_Motor_Speed__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Right_Drive_DC_Motor_Speed__LCD_EN EQU CYREG_PRT1_LCD_EN
Right_Drive_DC_Motor_Speed__MASK EQU 0x20
Right_Drive_DC_Motor_Speed__PORT EQU 1
Right_Drive_DC_Motor_Speed__PRT EQU CYREG_PRT1_PRT
Right_Drive_DC_Motor_Speed__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Right_Drive_DC_Motor_Speed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Right_Drive_DC_Motor_Speed__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Right_Drive_DC_Motor_Speed__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Right_Drive_DC_Motor_Speed__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Right_Drive_DC_Motor_Speed__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Right_Drive_DC_Motor_Speed__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Right_Drive_DC_Motor_Speed__PS EQU CYREG_PRT1_PS
Right_Drive_DC_Motor_Speed__SHIFT EQU 5
Right_Drive_DC_Motor_Speed__SLW EQU CYREG_PRT1_SLW

/* Left_Drive_DC_Motor_Direction */
Left_Drive_DC_Motor_Direction__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Left_Drive_DC_Motor_Direction__0__MASK EQU 0x40
Left_Drive_DC_Motor_Direction__0__PC EQU CYREG_PRT1_PC6
Left_Drive_DC_Motor_Direction__0__PORT EQU 1
Left_Drive_DC_Motor_Direction__0__SHIFT EQU 6
Left_Drive_DC_Motor_Direction__AG EQU CYREG_PRT1_AG
Left_Drive_DC_Motor_Direction__AMUX EQU CYREG_PRT1_AMUX
Left_Drive_DC_Motor_Direction__BIE EQU CYREG_PRT1_BIE
Left_Drive_DC_Motor_Direction__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Left_Drive_DC_Motor_Direction__BYP EQU CYREG_PRT1_BYP
Left_Drive_DC_Motor_Direction__CTL EQU CYREG_PRT1_CTL
Left_Drive_DC_Motor_Direction__DM0 EQU CYREG_PRT1_DM0
Left_Drive_DC_Motor_Direction__DM1 EQU CYREG_PRT1_DM1
Left_Drive_DC_Motor_Direction__DM2 EQU CYREG_PRT1_DM2
Left_Drive_DC_Motor_Direction__DR EQU CYREG_PRT1_DR
Left_Drive_DC_Motor_Direction__INP_DIS EQU CYREG_PRT1_INP_DIS
Left_Drive_DC_Motor_Direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Left_Drive_DC_Motor_Direction__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Left_Drive_DC_Motor_Direction__LCD_EN EQU CYREG_PRT1_LCD_EN
Left_Drive_DC_Motor_Direction__MASK EQU 0x40
Left_Drive_DC_Motor_Direction__PORT EQU 1
Left_Drive_DC_Motor_Direction__PRT EQU CYREG_PRT1_PRT
Left_Drive_DC_Motor_Direction__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Left_Drive_DC_Motor_Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Left_Drive_DC_Motor_Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Left_Drive_DC_Motor_Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Left_Drive_DC_Motor_Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Left_Drive_DC_Motor_Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Left_Drive_DC_Motor_Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Left_Drive_DC_Motor_Direction__PS EQU CYREG_PRT1_PS
Left_Drive_DC_Motor_Direction__SHIFT EQU 6
Left_Drive_DC_Motor_Direction__SLW EQU CYREG_PRT1_SLW

/* Right_Drive_DC_Motor_Direction */
Right_Drive_DC_Motor_Direction__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Right_Drive_DC_Motor_Direction__0__MASK EQU 0x10
Right_Drive_DC_Motor_Direction__0__PC EQU CYREG_PRT1_PC4
Right_Drive_DC_Motor_Direction__0__PORT EQU 1
Right_Drive_DC_Motor_Direction__0__SHIFT EQU 4
Right_Drive_DC_Motor_Direction__AG EQU CYREG_PRT1_AG
Right_Drive_DC_Motor_Direction__AMUX EQU CYREG_PRT1_AMUX
Right_Drive_DC_Motor_Direction__BIE EQU CYREG_PRT1_BIE
Right_Drive_DC_Motor_Direction__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Right_Drive_DC_Motor_Direction__BYP EQU CYREG_PRT1_BYP
Right_Drive_DC_Motor_Direction__CTL EQU CYREG_PRT1_CTL
Right_Drive_DC_Motor_Direction__DM0 EQU CYREG_PRT1_DM0
Right_Drive_DC_Motor_Direction__DM1 EQU CYREG_PRT1_DM1
Right_Drive_DC_Motor_Direction__DM2 EQU CYREG_PRT1_DM2
Right_Drive_DC_Motor_Direction__DR EQU CYREG_PRT1_DR
Right_Drive_DC_Motor_Direction__INP_DIS EQU CYREG_PRT1_INP_DIS
Right_Drive_DC_Motor_Direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Right_Drive_DC_Motor_Direction__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Right_Drive_DC_Motor_Direction__LCD_EN EQU CYREG_PRT1_LCD_EN
Right_Drive_DC_Motor_Direction__MASK EQU 0x10
Right_Drive_DC_Motor_Direction__PORT EQU 1
Right_Drive_DC_Motor_Direction__PRT EQU CYREG_PRT1_PRT
Right_Drive_DC_Motor_Direction__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Right_Drive_DC_Motor_Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Right_Drive_DC_Motor_Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Right_Drive_DC_Motor_Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Right_Drive_DC_Motor_Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Right_Drive_DC_Motor_Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Right_Drive_DC_Motor_Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Right_Drive_DC_Motor_Direction__PS EQU CYREG_PRT1_PS
Right_Drive_DC_Motor_Direction__SHIFT EQU 4
Right_Drive_DC_Motor_Direction__SLW EQU CYREG_PRT1_SLW

/* Center_Lift_DC_Motor_Direction_1 */
Center_Lift_DC_Motor_Direction_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Center_Lift_DC_Motor_Direction_1__0__MASK EQU 0x01
Center_Lift_DC_Motor_Direction_1__0__PC EQU CYREG_PRT3_PC0
Center_Lift_DC_Motor_Direction_1__0__PORT EQU 3
Center_Lift_DC_Motor_Direction_1__0__SHIFT EQU 0
Center_Lift_DC_Motor_Direction_1__AG EQU CYREG_PRT3_AG
Center_Lift_DC_Motor_Direction_1__AMUX EQU CYREG_PRT3_AMUX
Center_Lift_DC_Motor_Direction_1__BIE EQU CYREG_PRT3_BIE
Center_Lift_DC_Motor_Direction_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Center_Lift_DC_Motor_Direction_1__BYP EQU CYREG_PRT3_BYP
Center_Lift_DC_Motor_Direction_1__CTL EQU CYREG_PRT3_CTL
Center_Lift_DC_Motor_Direction_1__DM0 EQU CYREG_PRT3_DM0
Center_Lift_DC_Motor_Direction_1__DM1 EQU CYREG_PRT3_DM1
Center_Lift_DC_Motor_Direction_1__DM2 EQU CYREG_PRT3_DM2
Center_Lift_DC_Motor_Direction_1__DR EQU CYREG_PRT3_DR
Center_Lift_DC_Motor_Direction_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Center_Lift_DC_Motor_Direction_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Center_Lift_DC_Motor_Direction_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Center_Lift_DC_Motor_Direction_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Center_Lift_DC_Motor_Direction_1__MASK EQU 0x01
Center_Lift_DC_Motor_Direction_1__PORT EQU 3
Center_Lift_DC_Motor_Direction_1__PRT EQU CYREG_PRT3_PRT
Center_Lift_DC_Motor_Direction_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Center_Lift_DC_Motor_Direction_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Center_Lift_DC_Motor_Direction_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Center_Lift_DC_Motor_Direction_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Center_Lift_DC_Motor_Direction_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Center_Lift_DC_Motor_Direction_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Center_Lift_DC_Motor_Direction_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Center_Lift_DC_Motor_Direction_1__PS EQU CYREG_PRT3_PS
Center_Lift_DC_Motor_Direction_1__SHIFT EQU 0
Center_Lift_DC_Motor_Direction_1__SLW EQU CYREG_PRT3_SLW

/* Center_Lift_DC_Motor_Direction_2 */
Center_Lift_DC_Motor_Direction_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
Center_Lift_DC_Motor_Direction_2__0__MASK EQU 0x02
Center_Lift_DC_Motor_Direction_2__0__PC EQU CYREG_PRT3_PC1
Center_Lift_DC_Motor_Direction_2__0__PORT EQU 3
Center_Lift_DC_Motor_Direction_2__0__SHIFT EQU 1
Center_Lift_DC_Motor_Direction_2__AG EQU CYREG_PRT3_AG
Center_Lift_DC_Motor_Direction_2__AMUX EQU CYREG_PRT3_AMUX
Center_Lift_DC_Motor_Direction_2__BIE EQU CYREG_PRT3_BIE
Center_Lift_DC_Motor_Direction_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Center_Lift_DC_Motor_Direction_2__BYP EQU CYREG_PRT3_BYP
Center_Lift_DC_Motor_Direction_2__CTL EQU CYREG_PRT3_CTL
Center_Lift_DC_Motor_Direction_2__DM0 EQU CYREG_PRT3_DM0
Center_Lift_DC_Motor_Direction_2__DM1 EQU CYREG_PRT3_DM1
Center_Lift_DC_Motor_Direction_2__DM2 EQU CYREG_PRT3_DM2
Center_Lift_DC_Motor_Direction_2__DR EQU CYREG_PRT3_DR
Center_Lift_DC_Motor_Direction_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Center_Lift_DC_Motor_Direction_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Center_Lift_DC_Motor_Direction_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Center_Lift_DC_Motor_Direction_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Center_Lift_DC_Motor_Direction_2__MASK EQU 0x02
Center_Lift_DC_Motor_Direction_2__PORT EQU 3
Center_Lift_DC_Motor_Direction_2__PRT EQU CYREG_PRT3_PRT
Center_Lift_DC_Motor_Direction_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Center_Lift_DC_Motor_Direction_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Center_Lift_DC_Motor_Direction_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Center_Lift_DC_Motor_Direction_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Center_Lift_DC_Motor_Direction_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Center_Lift_DC_Motor_Direction_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Center_Lift_DC_Motor_Direction_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Center_Lift_DC_Motor_Direction_2__PS EQU CYREG_PRT3_PS
Center_Lift_DC_Motor_Direction_2__SHIFT EQU 1
Center_Lift_DC_Motor_Direction_2__SLW EQU CYREG_PRT3_SLW

/* Shoulder_Cam_DC_Motor_Direction_1 */
Shoulder_Cam_DC_Motor_Direction_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Shoulder_Cam_DC_Motor_Direction_1__0__MASK EQU 0x04
Shoulder_Cam_DC_Motor_Direction_1__0__PC EQU CYREG_PRT3_PC2
Shoulder_Cam_DC_Motor_Direction_1__0__PORT EQU 3
Shoulder_Cam_DC_Motor_Direction_1__0__SHIFT EQU 2
Shoulder_Cam_DC_Motor_Direction_1__AG EQU CYREG_PRT3_AG
Shoulder_Cam_DC_Motor_Direction_1__AMUX EQU CYREG_PRT3_AMUX
Shoulder_Cam_DC_Motor_Direction_1__BIE EQU CYREG_PRT3_BIE
Shoulder_Cam_DC_Motor_Direction_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Shoulder_Cam_DC_Motor_Direction_1__BYP EQU CYREG_PRT3_BYP
Shoulder_Cam_DC_Motor_Direction_1__CTL EQU CYREG_PRT3_CTL
Shoulder_Cam_DC_Motor_Direction_1__DM0 EQU CYREG_PRT3_DM0
Shoulder_Cam_DC_Motor_Direction_1__DM1 EQU CYREG_PRT3_DM1
Shoulder_Cam_DC_Motor_Direction_1__DM2 EQU CYREG_PRT3_DM2
Shoulder_Cam_DC_Motor_Direction_1__DR EQU CYREG_PRT3_DR
Shoulder_Cam_DC_Motor_Direction_1__INP_DIS EQU CYREG_PRT3_INP_DIS
Shoulder_Cam_DC_Motor_Direction_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Shoulder_Cam_DC_Motor_Direction_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Shoulder_Cam_DC_Motor_Direction_1__LCD_EN EQU CYREG_PRT3_LCD_EN
Shoulder_Cam_DC_Motor_Direction_1__MASK EQU 0x04
Shoulder_Cam_DC_Motor_Direction_1__PORT EQU 3
Shoulder_Cam_DC_Motor_Direction_1__PRT EQU CYREG_PRT3_PRT
Shoulder_Cam_DC_Motor_Direction_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Shoulder_Cam_DC_Motor_Direction_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Shoulder_Cam_DC_Motor_Direction_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Shoulder_Cam_DC_Motor_Direction_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Shoulder_Cam_DC_Motor_Direction_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Shoulder_Cam_DC_Motor_Direction_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Shoulder_Cam_DC_Motor_Direction_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Shoulder_Cam_DC_Motor_Direction_1__PS EQU CYREG_PRT3_PS
Shoulder_Cam_DC_Motor_Direction_1__SHIFT EQU 2
Shoulder_Cam_DC_Motor_Direction_1__SLW EQU CYREG_PRT3_SLW

/* Shoulder_Cam_DC_Motor_Direction_2 */
Shoulder_Cam_DC_Motor_Direction_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
Shoulder_Cam_DC_Motor_Direction_2__0__MASK EQU 0x08
Shoulder_Cam_DC_Motor_Direction_2__0__PC EQU CYREG_PRT3_PC3
Shoulder_Cam_DC_Motor_Direction_2__0__PORT EQU 3
Shoulder_Cam_DC_Motor_Direction_2__0__SHIFT EQU 3
Shoulder_Cam_DC_Motor_Direction_2__AG EQU CYREG_PRT3_AG
Shoulder_Cam_DC_Motor_Direction_2__AMUX EQU CYREG_PRT3_AMUX
Shoulder_Cam_DC_Motor_Direction_2__BIE EQU CYREG_PRT3_BIE
Shoulder_Cam_DC_Motor_Direction_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Shoulder_Cam_DC_Motor_Direction_2__BYP EQU CYREG_PRT3_BYP
Shoulder_Cam_DC_Motor_Direction_2__CTL EQU CYREG_PRT3_CTL
Shoulder_Cam_DC_Motor_Direction_2__DM0 EQU CYREG_PRT3_DM0
Shoulder_Cam_DC_Motor_Direction_2__DM1 EQU CYREG_PRT3_DM1
Shoulder_Cam_DC_Motor_Direction_2__DM2 EQU CYREG_PRT3_DM2
Shoulder_Cam_DC_Motor_Direction_2__DR EQU CYREG_PRT3_DR
Shoulder_Cam_DC_Motor_Direction_2__INP_DIS EQU CYREG_PRT3_INP_DIS
Shoulder_Cam_DC_Motor_Direction_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Shoulder_Cam_DC_Motor_Direction_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Shoulder_Cam_DC_Motor_Direction_2__LCD_EN EQU CYREG_PRT3_LCD_EN
Shoulder_Cam_DC_Motor_Direction_2__MASK EQU 0x08
Shoulder_Cam_DC_Motor_Direction_2__PORT EQU 3
Shoulder_Cam_DC_Motor_Direction_2__PRT EQU CYREG_PRT3_PRT
Shoulder_Cam_DC_Motor_Direction_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Shoulder_Cam_DC_Motor_Direction_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Shoulder_Cam_DC_Motor_Direction_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Shoulder_Cam_DC_Motor_Direction_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Shoulder_Cam_DC_Motor_Direction_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Shoulder_Cam_DC_Motor_Direction_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Shoulder_Cam_DC_Motor_Direction_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Shoulder_Cam_DC_Motor_Direction_2__PS EQU CYREG_PRT3_PS
Shoulder_Cam_DC_Motor_Direction_2__SHIFT EQU 3
Shoulder_Cam_DC_Motor_Direction_2__SLW EQU CYREG_PRT3_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 19
CYDEV_CHIP_DIE_PSOC4A EQU 11
CYDEV_CHIP_DIE_PSOC5LP EQU 18
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 11
CYDEV_CHIP_MEMBER_4C EQU 16
CYDEV_CHIP_MEMBER_4D EQU 7
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 12
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 10
CYDEV_CHIP_MEMBER_4I EQU 15
CYDEV_CHIP_MEMBER_4J EQU 8
CYDEV_CHIP_MEMBER_4K EQU 9
CYDEV_CHIP_MEMBER_4L EQU 14
CYDEV_CHIP_MEMBER_4M EQU 13
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 18
CYDEV_CHIP_MEMBER_5B EQU 17
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000003F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
