
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'vivado' on host 'lesc-server' (Linux_x86_64 version 4.15.0-88-generic) on Mon Apr 06 17:24:32 UTC 2020
INFO: [HLS 200-10] On os Ubuntu 18.04.2 LTS
INFO: [HLS 200-10] In directory '/home/vivado/HLStools/teste_3_plataformas/mandelbrot'
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd .[16C[2Kvivado_hls> cd ..[17C
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project m[26C[2Kvivado_hls> open_project ma[27C[2Kvivado_hls> open_project mandelbrot/[36C
ERROR: [HLS 200-70] The name 'mandelbrot/' contains illegal character '/' 
[2Kvivado_hls> [12C[2Kvivado_hls> open_project mandelbrot/[36C[2Kvivado_hls> open_project mandelbrot[35C
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/teste_3_plataformas/mandelbrot'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> opens[17C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/teste_3_plataformas/mandelbrot/sol'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
/home/vivado/HLStools/teste_3_plataformas/mandelbrot/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd m[16C[2Kvivado_hls> cd ma[17C[2Kvivado_hls> cd man[18C[2Kvivado_hls> cd mandelbrot/[26C
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'mandelbrot.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13294 ; free virtual = 43713
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13294 ; free virtual = 43713
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13293 ; free virtual = 43713
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13293 ; free virtual = 43713
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13277 ; free virtual = 43696
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:33 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13277 ; free virtual = 43696
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'mandelbrot' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mandelbrot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.88 seconds; current allocated memory: 97.344 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 3 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 97.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mandelbrot' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/color' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/xmax' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/xmin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/ymax' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/ymin' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/maxiter' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/xres' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/yres' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/dx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mandelbrot/dy' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mandelbrot' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'mandelbrot/xmax' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'mandelbrot/ymin' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mandelbrot_dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mandelbrot_dadddsub_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mandelbrot_dcmp_64ns_64ns_1_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mandelbrot_dmul_64ns_64ns_64_5_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mandelbrot_sitodp_32ns_64_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mandelbrot'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 98.757 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 899.422 ; gain = 199.102 ; free physical = 13267 ; free virtual = 43689
INFO: [VHDL 208-304] Generating VHDL RTL for mandelbrot.
INFO: [VLOG 209-307] Generating Verilog RTL for mandelbrot.
[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 37.58 seconds; peak allocated memory: 98.757 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr  6 17:25:09 2020...
