# Memory

What happens...wait...what?

----

<details><summary><b>Materials</b></summary><p>

Contents|Description| # |Data|Link|
:-------|:----------|:-:|:--:|:--:|
Gate (NAND)|10|4xNAND gate|[-D-](2)|[-L-](_data/datasheets/NAND_gates.pdf)|https://uk.farnell.com/texas-instruments/cd4011be/ic-4000-cmos-4011-dip14-18v/dp/3120113|Active|10|20|8

</p></details>

----

## Topics

- State, stable bits
- (Explain NOR latch first, 0 - 0 input is bistable... 1 - 1 is bistable for NAND latch...more confusing to consider from power up state)
- Latch (bi-stable via feedback)
- Flip-Flop
- Shift register
- SRAM
- DRAM
- Flash

----

## Goals

### Grey

1. Build a NAND SR latch. 

### White

1. Build a D-Flip-Flop.
2. Build a shift register.

----

## NB3

This box will contribute the following (red) components to your NB3

<p align="center">
<img src="_data/images/NB3_memory.png" alt="NB3 stage" width="400" height="400">
<p>

----
