
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/vedant/Practicals/AdvanceCA/Assignments/Assignment2/traces/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000002 cycles: 3203688 heartbeat IPC: 3.1214 cumulative IPC: 3.1214 (Simulation time: 0 hr 0 min 56 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 5712532 heartbeat IPC: 3.9859 cumulative IPC: 3.50107 (Simulation time: 0 hr 1 min 35 sec) 

Warmup complete CPU 0 instructions: 25000003 cycles: 6963964 (Simulation time: 0 hr 1 min 53 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 45755027 heartbeat IPC: 0.249735 cumulative IPC: 0.128896 (Simulation time: 0 hr 3 min 14 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 125132542 heartbeat IPC: 0.12598 cumulative IPC: 0.126937 (Simulation time: 0 hr 5 min 21 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 204260511 heartbeat IPC: 0.126378 cumulative IPC: 0.126713 (Simulation time: 0 hr 7 min 6 sec) 
Finished CPU 0 instructions: 25000004 cycles: 197296548 cumulative IPC: 0.126713 (Simulation time: 0 hr 7 min 6 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.126713 instructions: 25000004 cycles: 197296548
cpu0_DTLB TOTAL     ACCESS:    5783251  HIT:    5049469  MISS:     733782
cpu0_DTLB LOAD      ACCESS:    4555701  HIT:    4077718  MISS:     477983
cpu0_DTLB RFO       ACCESS:    1227550  HIT:     971751  MISS:     255799
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8875 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733782  HIT:     397124  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477983  HIT:     310194  MISS:     167789
cpu0_STLB RFO       ACCESS:     255799  HIT:      86930  MISS:     168869
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4677 cycles
cpu0_L1D TOTAL     ACCESS:    6852699  HIT:    4766002  MISS:    2086697
cpu0_L1D LOAD      ACCESS:    5226146  HIT:    3151875  MISS:    2074271
cpu0_L1D RFO       ACCESS:    1299467  HIT:    1288435  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327086  HIT:     325692  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 182.478 cycles
cpu0_L2C TOTAL     ACCESS:    7210419  HIT:    4038335  MISS:    3172084
cpu0_L2C LOAD      ACCESS:    2074271  HIT:      93466  MISS:    1980805
cpu0_L2C RFO       ACCESS:      11032  HIT:        100  MISS:      10932
cpu0_L2C PREFETCH  ACCESS:    4474900  HIT:    3295019  MISS:    1179881
cpu0_L2C WRITEBACK ACCESS:     648822  HIT:     648442  MISS:        380
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1308  MISS:         86
cpu0_L2C PREFETCH  REQUESTED:    5146299  ISSUED:    4492725  USEFUL:     819800  USELESS:     359255
cpu0_L2C AVERAGE MISS LATENCY: 126.528 cycles
LLC TOTAL     ACCESS:    3817510  HIT:    2409480  MISS:    1408030
LLC LOAD      ACCESS:    1980805  HIT:     645224  MISS:    1335581
LLC RFO       ACCESS:      10932  HIT:        451  MISS:      10481
LLC PREFETCH  ACCESS:    1181168  HIT:    1119268  MISS:      61900
LLC WRITEBACK ACCESS:     644519  HIT:     644507  MISS:         12
LLC TRANSLATION ACCESS:         86  HIT:         30  MISS:         56
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 237.832 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      64565  ROW_BUFFER_MISS:    1342737
 DBUS AVG_CONGESTED_CYCLE:    3.95741
 WQ ROW_BUFFER_HIT:       1056  ROW_BUFFER_MISS:     561341  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 21.3656
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

