================================================================================ 
Commit: c2a5a7eb639b6be3b15b68240e6e6ab8314733e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:12:26 2022 +0530 
-------------------------------------------------------------------------------- 
 modified:   ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
        modified:   ClientOneSiliconPkg/SiPkg.dec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 8f97d974b8a4112a94d87bdb6f407976dca1034b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS ID and FSP Version for 3385_00 Label.

[Issue Description] or [Feature Description]
Update BIOS ID and FSP Version

[Resolution]
Update BIOS ID and FSP Version

Package/Module:

[Impacted Platform]
ADL

Hsd-es-id: N/A
Original commit date: Fri Sep 16 11:38:33 2022 +0530
Change-Id: Idd43b6e8d3a27dfe5f5911cf18139f5d0ad83da1
Original commit hash: ac46dc43003f6c9fe8bc08183e3a0449c3028a05

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 1393b9880573ca96d3abdbf0f0c9d7b3804528ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:45 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.79"

This reverts commit c72cd2fbe7de92af07fc7f23f30b1b98a88e2ce4.

Fri Sep 16 11:33:43 2022 +0530
Original commit date: Fri Sep 16 11:33:43 2022 +0530
Original commit hash: 5abc59cae058e6623b52bf0df277142c6af92a55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e22a3bbee2d6b58845d3908904cafc0ce0a8f337 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:43 2022 +0530 
-------------------------------------------------------------------------------- 
VCCIN_AUX daq measured v/s pcode reported delta analysis

Hsd-es-id: 16017108181
Original commit date: Mon Jun 27 12:01:07 2022 +0530
Change-Id: Ib0e373615b1465663af33fd5d0775ce3337b260e
Original commit hash: 758e96039c4304558c3578600e2f61b78e31fc68

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 36bc4b9e88e432e0d0ef59b5cd6ad7811cb8686f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:40 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x10e

[Feature Description]
Add the Ucode 0x0000010e for B0

[Resolution]
Add the Ucode 0x0000010e for B0
Package/Module:

[Impacted Platform]
S

Hsd-es-id: 15011923020
Original commit date: Fri Sep 9 11:47:26 2022 +0800
Change-Id: Iea8c4ea1363ee4d11872131737f5380942798c2e
Original commit hash: ace72642d21f91df95e9c87ab4803863553ef76a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: cef9e2372ac8c20e83f7f2f6d102efd4b2ce826f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:36 2022 +0530 
-------------------------------------------------------------------------------- 
Integrate GOP V1079

[Feature Description]
Integrate GOP V1078

[Resolution]
If this commit is an issue/bug resolution, this field is required and
should describe generally how was this fixed
If this commit is a feature, this section should be removed

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16017678976
Original commit date: Tue Aug 16 20:47:09 2022 +0530
Change-Id: I12b4d6c03a582596a1404900a7c20f6965d3046b
Original commit hash: 760f6d0992f32201dc1348f79a68f073951411a1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/Vbt.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: afaddbe479ba601f5e6bf9e73ec09ecef5471a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:33 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH][ADL] Correcting AUX P/N BIAS pin settings for some boards

[Issue Description]
Monitor cannot display via some Type-C dongle or dock due to incorrect
AUX P/N BIAS pin settings on some boards.

[Resolution]
Corrected AUX P/N BIAS pin settings for the boards below.
BoardIdAdlPLp5Rvp
BoardIdAdlPLp4HsioRvp
BoardIdAdlPDdr4Rvp
BoardIdRplPLp5Rvp
BoardIdAdlMLp4Rvp
BoardIdAdlMLp5Rvp
BoardIdAdlMLp5Rvp2a
BoardIdRplPLp4HsioRvp

Package/Module:
AlderLakeBoardPkg

[Impacted Platform]
ADL-P/M and RPL-P

Hsd-es-id: 15011811245
Original commit date: Wed Aug 24 18:08:15 2022 +0800
Change-Id: Ic9f96d6a0fda074b4252c41675353483997aa852
Original commit hash: 149a1101cea80d0346a8f959fd62793d617535fb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiSaPolicyBoardConfig.c
AlderLakeOpenBoardPkg/FspWrapper/Library/PeiSiliconPolicyUpdateLibFsp/PeiPchPolicyUpdatePostMem.c

================================================================================ 
Commit: 429de8fe0078280e615c625cb0b9986a51667696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:30 2022 +0530 
-------------------------------------------------------------------------------- 
[PCH] BIOS setup menu I2C# does not meet the 1MHz requirement.

[Issue Description]
SerialIoI2cSetFrequency function does not have flows to
program all registers unlike FrequencySet.

[Resolution]
Adding SerialIoI2cStartOperation

Package/Module: ClientOneSiliconPkg/IpBlock/SerialIo

[Impacted Platform]
S, P, M and N

Hsd-es-id: 16017814318
Original commit date: Mon Sep 5 15:26:53 2022 +0530
Change-Id: I072d7e7904e7ddbe00a5da4fedef594b69806557
Original commit hash: de45be48bcc6094df086095928588c7747e2db2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/I2cDriver/SerialIoI2cDriver.c

================================================================================ 
Commit: 03a25e2d9fcd2d5f3ff95a61bd6d4bc34779fe22 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:26 2022 +0530 
-------------------------------------------------------------------------------- 
External build update

[Issue Description]
External build update

[Resolution]
External build update

Hsd-es-id: 16018112002
Original commit date: Wed Sep 7 11:33:37 2022 +0530
Change-Id: I3af74fe2113e6830ea2de19a0d676d2c61e430f4
Original commit hash: c2a36870a84f7ed61eaed505239de7a867a0d9c0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 08bf02ade2892f4e3675b9410b934839e63e1291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Sep 21 18:10:23 2022 +0530 
-------------------------------------------------------------------------------- 
Disable Dynamic Pi gating and change clock WRDS

[Issue/Feature Description]
Vendor specific p/n dimm were failing on ADL-P customer systems for frequency above 4800 MT/S.
These modules were observed to be sensitive to CLK jitter.

[Resolution]
Disable Dynamic Pi gating and change clock WRDS when using this particular dimm p/n for 4800 MT/S frequency and above.

[Impacted Platform]
ADL-S, ADL-P DDR5

Hsd-es-id: 16018038885
Original commit date: Mon Sep 5 11:08:00 2022 +0530
Change-Id: Ibb7244a997927170371eb4dd47a1fe09e450eae1
Original commit hash: c7164a00c4e5100da7551a458980368273dc11d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
