

================================================================
== Vitis HLS Report for 'loop_imperfect'
================================================================
* Date:           Fri Aug 13 20:02:55 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        loop_imperfect_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.200 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      541|      601|  5.410 us|  6.010 us|  542|  602|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I   |      540|      600|   27 ~ 30|          -|          -|    20|        no|
        | + LOOP_J  |       23|       23|         5|          1|          1|    20|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    106|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    139|    -|
|Register         |        -|    -|     129|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     129|    277|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_5s_12s_12_4_1_U1  |mac_muladd_5ns_5s_12s_12_4_1  |  i0 * i1 + i2|
    |mul_mul_12s_14ns_26_4_1_U2       |mul_mul_12s_14ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_133_p2         |         +|   0|  0|  13|           5|           1|
    |add_ln26_fu_149_p2         |         +|   0|  0|  13|           5|           1|
    |sub_ln1364_1_fu_229_p2     |         -|   0|  0|  14|           1|           6|
    |sub_ln1364_fu_197_p2       |         -|   0|  0|  32|           1|          25|
    |icmp_ln24_fu_139_p2        |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln26_fu_155_p2        |      icmp|   0|  0|   9|           5|           5|
    |select_ln1364_1_fu_235_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1364_fu_222_p3    |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 106|          27|          58|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |B_address0                      |  14|          3|    5|         15|
    |B_d0                            |  14|          3|    8|         24|
    |acc_V_reg_121                   |   9|          2|   12|         24|
    |ap_NS_fsm                       |  48|          9|    1|          9|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4         |   9|          2|    1|          2|
    |ap_phi_mux_acc_V_phi_fu_125_p4  |   9|          2|   12|         24|
    |ap_phi_mux_j_phi_fu_113_p4      |   9|          2|    5|         10|
    |i_reg_97                        |   9|          2|    5|         10|
    |j_reg_109                       |   9|          2|    5|         10|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 139|         29|   55|        130|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |acc_V_reg_121            |  12|   0|   12|          0|
    |add_ln24_reg_261         |   5|   0|    5|          0|
    |add_ln26_reg_276         |   5|   0|    5|          0|
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4  |   1|   0|    1|          0|
    |empty_11_reg_305         |   1|   0|    1|          0|
    |i_reg_97                 |   5|   0|    5|          0|
    |icmp_ln26_reg_281        |   1|   0|    1|          0|
    |j_reg_109                |   5|   0|    5|          0|
    |sub_ln1364_1_reg_325     |   6|   0|    6|          0|
    |tmp_2_reg_320            |   6|   0|    6|          0|
    |tmp_reg_314              |   1|   0|    1|          0|
    |zext_ln24_reg_270        |   5|   0|   64|         59|
    |icmp_ln26_reg_281        |  64|  32|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 129|  32|  125|         59|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  loop_imperfect|  return value|
|A_address0  |  out|    5|   ap_memory|               A|         array|
|A_ce0       |  out|    1|   ap_memory|               A|         array|
|A_q0        |   in|    8|   ap_memory|               A|         array|
|B_address0  |  out|    5|   ap_memory|               B|         array|
|B_ce0       |  out|    1|   ap_memory|               B|         array|
|B_we0       |  out|    1|   ap_memory|               B|         array|
|B_d0        |  out|    8|   ap_memory|               B|         array|
+------------+-----+-----+------------+----------------+--------------+

