

================================================================
== Vitis HLS Report for 'streamingDataCommutor_complex_ap_fixed_22_7_5_3_0_1'
================================================================
* Date:           Mon Nov 28 17:11:04 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  2.063 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       37|       38|  0.740 us|  0.760 us|   36|   36|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_231_1  |       37|       37|         3|          1|          1|    36|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp1, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %temp, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.42ns)   --->   "%br_ln231 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 7 'br' 'br_ln231' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.93>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void %codeRepl, i1 0, void %.critedge255._crit_edge, i1 1, void"   --->   Operation 8 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%t17 = phi i6 0, void %codeRepl, i6 %t, void %.critedge255._crit_edge, i6 0, void"   --->   Operation 9 'phi' 't17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp1, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %temp, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln231 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 13 'br' 'br_ln231' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 16 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%fifo_has_next_sample = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %temp, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 17 'nbreadreq' 'fifo_has_next_sample' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 18 [1/1] (0.78ns)   --->   "%t = add i6 %t17, i6 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 18 'add' 't' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %fifo_has_next_sample, void %.critedge255, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:237]   --->   Operation 19 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%delay_line_stall_6_load = load i1 %delay_line_stall_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 20 'load' 'delay_line_stall_6_load' <Predicate = (!fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.42ns)   --->   "%br_ln281 = br i1 %delay_line_stall_6_load, void %.critedge255._crit_edge5, void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 21 'br' 'br_ln281' <Predicate = (!fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 22 [1/1] (1.93ns)   --->   "%temp_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %temp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'temp_read' <Predicate = (fifo_has_next_sample)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i128 %temp_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'trunc' 'trunc_ln145' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 32, i32 53" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_s' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln145_8 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 64, i32 85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 25 'partselect' 'trunc_ln145_8' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln145_9 = partselect i22 @_ssdm_op_PartSelect.i22.i128.i32.i32, i128 %temp_read, i32 96, i32 117" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'partselect' 'trunc_ln145_9' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%control_count_V_6_load = load i1 %control_count_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 27 'load' 'control_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln241 = store i1 %control_count_V_6_load, i1 %control_bits_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:241]   --->   Operation 28 'store' 'store_ln241' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pf_count_V_4_load = load i1 %pf_count_V_4"   --->   Operation 29 'load' 'pf_count_V_4_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %pf_count_V_4_load, void, void %.critedge254" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:243]   --->   Operation 30 'br' 'br_ln243' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln870 = store i1 1, i1 %pf_count_V_4"   --->   Operation 31 'store' 'store_ln870' <Predicate = (fifo_has_next_sample & !pf_count_V_4_load)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln250 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:250]   --->   Operation 32 'br' 'br_ln250' <Predicate = (fifo_has_next_sample & !pf_count_V_4_load)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln244 = store i1 0, i1 %pf_count_V_4" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:244]   --->   Operation 33 'store' 'store_ln244' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.28ns)   --->   "%xor_ln251 = xor i1 %control_count_V_6_load, i1 1" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:251]   --->   Operation 34 'xor' 'xor_ln251' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln252 = store i1 %xor_ln251, i1 %control_count_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:252]   --->   Operation 35 'store' 'store_ln252' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln255 = br void %.critedge255.thread" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:255]   --->   Operation 36 'br' 'br_ln255' <Predicate = (fifo_has_next_sample & pf_count_V_4_load)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sample_in_read_count_V_6_load = load i5 %sample_in_read_count_V_6"   --->   Operation 37 'load' 'sample_in_read_count_V_6_load' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.78ns)   --->   "%add_ln870 = add i5 %sample_in_read_count_V_6_load, i5 1"   --->   Operation 38 'add' 'add_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "%icmp_ln256 = icmp_ne  i5 %sample_in_read_count_V_6_load, i5 31" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:256]   --->   Operation 39 'icmp' 'icmp_ln256' <Predicate = (fifo_has_next_sample)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln870 = store i5 %add_ln870, i5 %sample_in_read_count_V_6"   --->   Operation 40 'store' 'store_ln870' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln258 = store i1 %icmp_ln256, i1 %delay_line_stall_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:258]   --->   Operation 41 'store' 'store_ln258' <Predicate = (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%br_ln281 = br void %.critedge255._crit_edge5" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:281]   --->   Operation 42 'br' 'br_ln281' <Predicate = (fifo_has_next_sample)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln310 = br void %.critedge255._crit_edge" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:310]   --->   Operation 43 'br' 'br_ln310' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.78ns)   --->   "%icmp_ln231 = icmp_eq  i6 %t17, i6 35" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 44 'icmp' 'icmp_ln231' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %icmp_ln231, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:231]   --->   Operation 45 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln316 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 46 'br' 'br_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%arrayidx_0_01_load_0_i365 = phi i22 %trunc_ln145_8, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'phi' 'arrayidx_0_01_load_0_i365' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%arrayidx_0_11_load_0_i364 = phi i22 %trunc_ln145_9, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'phi' 'arrayidx_0_11_load_0_i364' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_0 = phi i1 1, void %.critedge255.thread, i1 0, void %.critedge255"   --->   Operation 49 'phi' 'temp_tagged_mux_chain_input_valid_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_0 = phi i22 %trunc_ln145, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'phi' 'temp_tagged_mux_chain_input_sample_M_real_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_0 = phi i22 %trunc_ln145_s, void %.critedge255.thread, i22 0, void %.critedge255" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'phi' 'temp_tagged_mux_chain_input_sample_M_imag_V_0' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %temp_tagged_mux_chain_input_valid_0, i22 %arrayidx_0_11_load_0_i364, i22 %arrayidx_0_01_load_0_i365"   --->   Operation 52 'bitconcatenate' 'p_s' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.71ns)   --->   "%p_1 = memshiftread i45 @_ssdm_op_MemShiftRead.[2 x i45]P0A, i45 1, i45 %p_s, i1 1"   --->   Operation 53 'memshiftread' 'p_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 45> <Depth = 2> <ShiftMem>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_real_V_1 = trunc i45 %p_1"   --->   Operation 54 'trunc' 'temp_tagged_mux_chain_input_sample_M_real_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_sample_M_imag_V_1 = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_1, i32 22, i32 43"   --->   Operation 55 'partselect' 'temp_tagged_mux_chain_input_sample_M_imag_V_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%temp_tagged_mux_chain_input_valid_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_1, i32 44"   --->   Operation 56 'bitselect' 'temp_tagged_mux_chain_input_valid_1' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%control_bits_V_6_load = load i1 %control_bits_V_6" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:285]   --->   Operation 57 'load' 'control_bits_V_6_load' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i1 %control_bits_V_6_load" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:66]   --->   Operation 58 'zext' 'zext_ln66' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.71ns)   --->   "%DataOut = memshiftread i32 @_ssdm_op_MemShiftRead.[2 x i32]P0A, i32 1, i32 %zext_ln66, i1 1"   --->   Operation 59 'memshiftread' 'DataOut' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 32> <Depth = 2> <ShiftMem>
ST_3 : Operation 60 [1/1] (0.34ns)   --->   "%select_ln68 = select i1 %control_bits_V_6_load, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 60 'select' 'select_ln68' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.34ns)   --->   "%select_ln68_7 = select i1 %control_bits_V_6_load, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 61 'select' 'select_ln68_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.17ns)   --->   "%select_ln68_8 = select i1 %control_bits_V_6_load, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68]   --->   Operation 62 'select' 'select_ln68_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %DataOut" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 63 'trunc' 'trunc_ln79' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.34ns)   --->   "%select_ln79 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_real_V_1, i22 %temp_tagged_mux_chain_input_sample_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 64 'select' 'select_ln79' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.34ns)   --->   "%select_ln79_7 = select i1 %trunc_ln79, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_1, i22 %temp_tagged_mux_chain_input_sample_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 65 'select' 'select_ln79_7' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%select_ln79_8 = select i1 %trunc_ln79, i1 %temp_tagged_mux_chain_input_valid_1, i1 %temp_tagged_mux_chain_input_valid_0" [../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:79]   --->   Operation 66 'select' 'select_ln79_8' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_2 = bitconcatenate i45 @_ssdm_op_BitConcatenate.i45.i1.i22.i22, i1 %select_ln68_8, i22 %select_ln68_7, i22 %select_ln68"   --->   Operation 67 'bitconcatenate' 'p_2' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.71ns)   --->   "%p_3 = memshiftread i45 @_ssdm_op_MemShiftRead.[2 x i45]P0A, i45 1, i45 %p_2, i1 1"   --->   Operation 68 'memshiftread' 'p_3' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.71> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 45> <Depth = 2> <ShiftMem>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i45 %p_3"   --->   Operation 69 'trunc' 'trunc_ln130' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln130_s = partselect i22 @_ssdm_op_PartSelect.i22.i45.i32.i32, i45 %p_3, i32 22, i32 43"   --->   Operation 70 'partselect' 'lshr_ln130_s' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln297)   --->   "%valid_flag = bitselect i1 @_ssdm_op_BitSelect.i1.i45.i32, i45 %p_3, i32 44"   --->   Operation 71 'bitselect' 'valid_flag' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln297 = and i1 %select_ln79_8, i1 %valid_flag" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 72 'and' 'and_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %and_ln297, void %.critedge257, void" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297]   --->   Operation 73 'br' 'br_ln297' <Predicate = (!delay_line_stall_6_load) | (fifo_has_next_sample)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.93>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i22 %lshr_ln130_s" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'zext' 'zext_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i118 @_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22, i22 %select_ln79_7, i10 0, i22 %select_ln79, i32 %zext_ln174, i10 0, i22 %trunc_ln130" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'bitconcatenate' 'tmp' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln174_9 = zext i118 %tmp" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 76 'zext' 'zext_ln174_9' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %temp1, i128 %zext_ln174_9" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'write' 'write_ln174' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln309 = br void %.critedge257" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:309]   --->   Operation 78 'br' 'br_ln309' <Predicate = (!delay_line_stall_6_load & and_ln297) | (fifo_has_next_sample & and_ln297)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%return_ln316 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:316]   --->   Operation 79 'return' 'return_ln316' <Predicate = (icmp_ln231)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [12]  (0.427 ns)

 <State 2>: 1.93ns
The critical path consists of the following:
	fifo read operation ('temp_read', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'temp' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [30]  (1.93 ns)

 <State 3>: 2.06ns
The critical path consists of the following:
	'phi' operation ('arrayidx_0_01_load_0_i365', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) with incoming values : ('trunc_ln145_8', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [55]  (0 ns)
	'memshiftread' operation ('p_1') [61]  (0.717 ns)
	'select' operation ('select_ln68_7', ../fixed/vitis_fft/hls_ssr_fft_mux_chain.hpp:68) [69]  (0.342 ns)
	'memshiftread' operation ('p_3') [76]  (0.717 ns)
	'and' operation ('and_ln297', ../fixed/vitis_fft/hls_ssr_fft_streaming_data_commutor.hpp:297) [80]  (0.287 ns)

 <State 4>: 1.93ns
The critical path consists of the following:
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'temp1' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [86]  (1.93 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
