ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB336:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** #include "Functions.h"
  25:Core/Src/main.c **** #include <stdio.h>
  26:Core/Src/main.c **** #include <string.h>
  27:Core/Src/main.c **** #include <ctype.h>
  28:Core/Src/main.c **** #include "Parser.h"
  29:Core/Src/main.c **** #include "GCodes.h"
  30:Core/Src/main.c **** /* USER CODE END Includes */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 2


  32:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* USER CODE END PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PD */
  39:Core/Src/main.c **** /* USER CODE END PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* USER CODE END PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  47:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  48:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** UART_HandleTypeDef huart4;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_lpuart1_rx;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** TIM_HandleTypeDef htim3;
  54:Core/Src/main.c **** TIM_HandleTypeDef htim4;
  55:Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_OTG_FS;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* USER CODE BEGIN PV */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END PV */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  64:Core/Src/main.c **** void SystemClock_Config(void);
  65:Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:Core/Src/main.c **** static void MX_DMA_Init(void);
  67:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  68:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void);
  69:Core/Src/main.c **** static void MX_TIM4_Init(void);
  70:Core/Src/main.c **** static void MX_UART4_Init(void);
  71:Core/Src/main.c **** static void MX_TIM3_Init(void);
  72:Core/Src/main.c **** static void MX_ADC1_Init(void);
  73:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  74:Core/Src/main.c **** /* USER CODE END PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  77:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
  80:Core/Src/main.c **** {
  81:Core/Src/main.c ****   if (huart->Instance == LPUART1)
  82:Core/Src/main.c **** 	{
  83:Core/Src/main.c **** 		HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, (uint8_t *) RxBuf, RxBuf_SIZE);
  84:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
  85:Core/Src/main.c **** 
  86:Core/Src/main.c **** 	}
  87:Core/Src/main.c **** }
  88:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 3


  89:Core/Src/main.c **** void print()
  90:Core/Src/main.c **** {
  91:Core/Src/main.c ****       sprintf(msg_buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]
  92:Core/Src/main.c ****       HAL_UART_Transmit(&hlpuart1, (uint16_t*)msg_buffer, strlen(msg_buffer), HAL_MAX_DELAY);
  93:Core/Src/main.c **** }
  94:Core/Src/main.c **** /* USER CODE END 0 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /**
  97:Core/Src/main.c ****   * @brief  The application entry point.
  98:Core/Src/main.c ****   * @retval int
  99:Core/Src/main.c ****   */
 100:Core/Src/main.c **** int main(void)
 101:Core/Src/main.c **** {
 102:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* USER CODE END 1 */
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 109:Core/Src/main.c ****   HAL_Init();
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* USER CODE END Init */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* Configure the system clock */
 116:Core/Src/main.c ****   SystemClock_Config();
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* USER CODE END SysInit */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /* Initialize all configured peripherals */
 123:Core/Src/main.c ****   MX_GPIO_Init();
 124:Core/Src/main.c ****   MX_DMA_Init();
 125:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 126:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 127:Core/Src/main.c ****   MX_TIM4_Init();
 128:Core/Src/main.c ****   MX_UART4_Init();
 129:Core/Src/main.c ****   MX_TIM3_Init();
 130:Core/Src/main.c ****   MX_ADC1_Init();
 131:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 132:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 133:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 134:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 135:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 136:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 137:Core/Src/main.c ****   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, RxBuf, RxBuf_SIZE);
 138:Core/Src/main.c ****   __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 139:Core/Src/main.c ****   memset(&RxBuf[0], 0, sizeof(RxBuf));
 140:Core/Src/main.c ****   /* USER CODE END 2 */
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   /* Infinite loop */
 143:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 144:Core/Src/main.c ****   while (1)
 145:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 4


 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****     // HAL_Delay(200);
 148:Core/Src/main.c ****     // uint16_t speed = 300;
 149:Core/Src/main.c ****     // TIM3->CCR3 = 100;
 150:Core/Src/main.c ****     //  sprintf(msg_buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_EN
 151:Core/Src/main.c ****     //  HAL_UART_Transmit(&hlpuart1, (uint16_t*)msg_buffer, strlen(msg_buffer), HAL_MAX_DELAY);
 152:Core/Src/main.c ****     //  HAL_Delay(100);
 153:Core/Src/main.c ****     if(RxBuf[0] != 0)
 154:Core/Src/main.c ****     {
 155:Core/Src/main.c ****         //sprintf(msg_buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_
 156:Core/Src/main.c ****         //HAL_UART_Transmit(&hlpuart1, (uint16_t*)msg_buffer, strlen(msg_buffer), HAL_MAX_DELAY);
 157:Core/Src/main.c ****         get_command((char*)RxBuf);
 158:Core/Src/main.c ****         memset(&RxBuf[0], 0, sizeof(RxBuf));
 159:Core/Src/main.c ****     }
 160:Core/Src/main.c ****     SetFanSpeed(HOT_END_FAN, 100);
 161:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 162:Core/Src/main.c **** 	  {
 163:Core/Src/main.c ****       CHANGE_MOTOR_DIR(E_AXIS_DIR, COUNTERCLOCKWISE);
 164:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 165:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 166:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 167:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 168:Core/Src/main.c **** 	  }
 169:Core/Src/main.c ****     /* USER CODE END WHILE */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 172:Core/Src/main.c ****   }
 173:Core/Src/main.c ****   /* USER CODE END 3 */
 174:Core/Src/main.c **** }
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /**
 177:Core/Src/main.c ****   * @brief System Clock Configuration
 178:Core/Src/main.c ****   * @retval None
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c **** void SystemClock_Config(void)
 181:Core/Src/main.c **** {
 182:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 183:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 186:Core/Src/main.c ****   */
 187:Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 188:Core/Src/main.c ****   {
 189:Core/Src/main.c ****     Error_Handler();
 190:Core/Src/main.c ****   }
 191:Core/Src/main.c **** 
 192:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 193:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
 196:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 199:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 5


 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 206:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 207:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 208:Core/Src/main.c ****   {
 209:Core/Src/main.c ****     Error_Handler();
 210:Core/Src/main.c ****   }
 211:Core/Src/main.c **** 
 212:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 213:Core/Src/main.c ****   */
 214:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 215:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 216:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 217:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 219:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 222:Core/Src/main.c ****   {
 223:Core/Src/main.c ****     Error_Handler();
 224:Core/Src/main.c ****   }
 225:Core/Src/main.c **** }
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 229:Core/Src/main.c ****   * @param None
 230:Core/Src/main.c ****   * @retval None
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c **** static void MX_ADC1_Init(void)
 233:Core/Src/main.c **** {
 234:Core/Src/main.c **** 
 235:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 236:Core/Src/main.c **** 
 237:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 240:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   /** Common config
 247:Core/Src/main.c ****   */
 248:Core/Src/main.c ****   hadc1.Instance = ADC1;
 249:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 250:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 251:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 252:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 253:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 254:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 255:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 256:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 257:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 259:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 6


 260:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 261:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 262:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 265:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 266:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 267:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 268:Core/Src/main.c ****   {
 269:Core/Src/main.c ****     Error_Handler();
 270:Core/Src/main.c ****   }
 271:Core/Src/main.c **** 
 272:Core/Src/main.c ****   /** Configure the ADC multi-mode
 273:Core/Src/main.c ****   */
 274:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 275:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 276:Core/Src/main.c ****   {
 277:Core/Src/main.c ****     Error_Handler();
 278:Core/Src/main.c ****   }
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /** Configure Regular Channel
 281:Core/Src/main.c ****   */
 282:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_1;
 283:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 284:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 285:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 286:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 287:Core/Src/main.c ****   sConfig.Offset = 0;
 288:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 289:Core/Src/main.c ****   {
 290:Core/Src/main.c ****     Error_Handler();
 291:Core/Src/main.c ****   }
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /** Configure Regular Channel
 294:Core/Src/main.c ****   */
 295:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 296:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 297:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 298:Core/Src/main.c ****   {
 299:Core/Src/main.c ****     Error_Handler();
 300:Core/Src/main.c ****   }
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /** Configure Regular Channel
 303:Core/Src/main.c ****   */
 304:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 305:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 306:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 311:Core/Src/main.c **** 
 312:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 313:Core/Src/main.c **** 
 314:Core/Src/main.c **** }
 315:Core/Src/main.c **** 
 316:Core/Src/main.c **** /**
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 7


 317:Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 318:Core/Src/main.c ****   * @param None
 319:Core/Src/main.c ****   * @retval None
 320:Core/Src/main.c ****   */
 321:Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 322:Core/Src/main.c **** {
 323:Core/Src/main.c **** 
 324:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 329:Core/Src/main.c **** 
 330:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 331:Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 332:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 333:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 334:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 335:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 336:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 337:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 338:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 339:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 340:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 341:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 342:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 343:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 344:Core/Src/main.c ****   {
 345:Core/Src/main.c ****     Error_Handler();
 346:Core/Src/main.c ****   }
 347:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 348:Core/Src/main.c ****   {
 349:Core/Src/main.c ****     Error_Handler();
 350:Core/Src/main.c ****   }
 351:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 356:Core/Src/main.c ****   {
 357:Core/Src/main.c ****     Error_Handler();
 358:Core/Src/main.c ****   }
 359:Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 360:Core/Src/main.c **** 
 361:Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 362:Core/Src/main.c **** 
 363:Core/Src/main.c **** }
 364:Core/Src/main.c **** 
 365:Core/Src/main.c **** /**
 366:Core/Src/main.c ****   * @brief UART4 Initialization Function
 367:Core/Src/main.c ****   * @param None
 368:Core/Src/main.c ****   * @retval None
 369:Core/Src/main.c ****   */
 370:Core/Src/main.c **** static void MX_UART4_Init(void)
 371:Core/Src/main.c **** {
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 8


 374:Core/Src/main.c **** 
 375:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 376:Core/Src/main.c **** 
 377:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 380:Core/Src/main.c ****   huart4.Instance = UART4;
 381:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 382:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 383:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 384:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 385:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 386:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 387:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 388:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 389:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 390:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 391:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 392:Core/Src/main.c ****   {
 393:Core/Src/main.c ****     Error_Handler();
 394:Core/Src/main.c ****   }
 395:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 396:Core/Src/main.c ****   {
 397:Core/Src/main.c ****     Error_Handler();
 398:Core/Src/main.c ****   }
 399:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 400:Core/Src/main.c ****   {
 401:Core/Src/main.c ****     Error_Handler();
 402:Core/Src/main.c ****   }
 403:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 404:Core/Src/main.c ****   {
 405:Core/Src/main.c ****     Error_Handler();
 406:Core/Src/main.c ****   }
 407:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 408:Core/Src/main.c **** 
 409:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 410:Core/Src/main.c **** 
 411:Core/Src/main.c **** }
 412:Core/Src/main.c **** 
 413:Core/Src/main.c **** /**
 414:Core/Src/main.c ****   * @brief TIM3 Initialization Function
 415:Core/Src/main.c ****   * @param None
 416:Core/Src/main.c ****   * @retval None
 417:Core/Src/main.c ****   */
 418:Core/Src/main.c **** static void MX_TIM3_Init(void)
 419:Core/Src/main.c **** {
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* USER CODE END TIM3_Init 0 */
 424:Core/Src/main.c **** 
 425:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 426:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 427:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 428:Core/Src/main.c **** 
 429:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 430:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 9


 431:Core/Src/main.c ****   /* USER CODE END TIM3_Init 1 */
 432:Core/Src/main.c ****   htim3.Instance = TIM3;
 433:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 434:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 435:Core/Src/main.c ****   htim3.Init.Period = 99;
 436:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 437:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 438:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 439:Core/Src/main.c ****   {
 440:Core/Src/main.c ****     Error_Handler();
 441:Core/Src/main.c ****   }
 442:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 443:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 444:Core/Src/main.c ****   {
 445:Core/Src/main.c ****     Error_Handler();
 446:Core/Src/main.c ****   }
 447:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 448:Core/Src/main.c ****   {
 449:Core/Src/main.c ****     Error_Handler();
 450:Core/Src/main.c ****   }
 451:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 452:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 453:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 454:Core/Src/main.c ****   {
 455:Core/Src/main.c ****     Error_Handler();
 456:Core/Src/main.c ****   }
 457:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 458:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 459:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 460:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 461:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 462:Core/Src/main.c ****   {
 463:Core/Src/main.c ****     Error_Handler();
 464:Core/Src/main.c ****   }
 465:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 466:Core/Src/main.c ****   {
 467:Core/Src/main.c ****     Error_Handler();
 468:Core/Src/main.c ****   }
 469:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 470:Core/Src/main.c ****   {
 471:Core/Src/main.c ****     Error_Handler();
 472:Core/Src/main.c ****   }
 473:Core/Src/main.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****   /* USER CODE END TIM3_Init 2 */
 476:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim3);
 477:Core/Src/main.c **** 
 478:Core/Src/main.c **** }
 479:Core/Src/main.c **** 
 480:Core/Src/main.c **** /**
 481:Core/Src/main.c ****   * @brief TIM4 Initialization Function
 482:Core/Src/main.c ****   * @param None
 483:Core/Src/main.c ****   * @retval None
 484:Core/Src/main.c ****   */
 485:Core/Src/main.c **** static void MX_TIM4_Init(void)
 486:Core/Src/main.c **** {
 487:Core/Src/main.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 10


 488:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 489:Core/Src/main.c **** 
 490:Core/Src/main.c ****   /* USER CODE END TIM4_Init 0 */
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 493:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 494:Core/Src/main.c **** 
 495:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 496:Core/Src/main.c **** 
 497:Core/Src/main.c ****   /* USER CODE END TIM4_Init 1 */
 498:Core/Src/main.c ****   htim4.Instance = TIM4;
 499:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 500:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 501:Core/Src/main.c ****   htim4.Init.Period = 65535;
 502:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 503:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 504:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 505:Core/Src/main.c ****   {
 506:Core/Src/main.c ****     Error_Handler();
 507:Core/Src/main.c ****   }
 508:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 509:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 510:Core/Src/main.c ****   {
 511:Core/Src/main.c ****     Error_Handler();
 512:Core/Src/main.c ****   }
 513:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 514:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 515:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 516:Core/Src/main.c ****   {
 517:Core/Src/main.c ****     Error_Handler();
 518:Core/Src/main.c ****   }
 519:Core/Src/main.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 520:Core/Src/main.c **** 
 521:Core/Src/main.c ****   /* USER CODE END TIM4_Init 2 */
 522:Core/Src/main.c **** 
 523:Core/Src/main.c **** }
 524:Core/Src/main.c **** 
 525:Core/Src/main.c **** /**
 526:Core/Src/main.c ****   * @brief USB_OTG_FS Initialization Function
 527:Core/Src/main.c ****   * @param None
 528:Core/Src/main.c ****   * @retval None
 529:Core/Src/main.c ****   */
 530:Core/Src/main.c **** static void MX_USB_OTG_FS_PCD_Init(void)
 531:Core/Src/main.c **** {
 532:Core/Src/main.c **** 
 533:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 0 */
 534:Core/Src/main.c **** 
 535:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 0 */
 536:Core/Src/main.c **** 
 537:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 1 */
 538:Core/Src/main.c **** 
 539:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 1 */
 540:Core/Src/main.c ****   hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 541:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 542:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 543:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 544:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 11


 545:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 546:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 547:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 548:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 549:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 550:Core/Src/main.c ****   {
 551:Core/Src/main.c ****     Error_Handler();
 552:Core/Src/main.c ****   }
 553:Core/Src/main.c ****   /* USER CODE BEGIN USB_OTG_FS_Init 2 */
 554:Core/Src/main.c **** 
 555:Core/Src/main.c ****   /* USER CODE END USB_OTG_FS_Init 2 */
 556:Core/Src/main.c **** 
 557:Core/Src/main.c **** }
 558:Core/Src/main.c **** 
 559:Core/Src/main.c **** /**
 560:Core/Src/main.c ****   * Enable DMA controller clock
 561:Core/Src/main.c ****   */
 562:Core/Src/main.c **** static void MX_DMA_Init(void)
 563:Core/Src/main.c **** {
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****   /* DMA controller clock enable */
 566:Core/Src/main.c ****   __HAL_RCC_DMAMUX1_CLK_ENABLE();
 567:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 568:Core/Src/main.c **** 
 569:Core/Src/main.c ****   /* DMA interrupt init */
 570:Core/Src/main.c ****   /* DMA1_Channel1_IRQn interrupt configuration */
 571:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 572:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 573:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 574:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 575:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 576:Core/Src/main.c **** 
 577:Core/Src/main.c **** }
 578:Core/Src/main.c **** 
 579:Core/Src/main.c **** /**
 580:Core/Src/main.c ****   * @brief GPIO Initialization Function
 581:Core/Src/main.c ****   * @param None
 582:Core/Src/main.c ****   * @retval None
 583:Core/Src/main.c ****   */
 584:Core/Src/main.c **** static void MX_GPIO_Init(void)
 585:Core/Src/main.c **** {
  28              		.loc 1 585 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 48
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
  33              		.cfi_def_cfa_offset 28
  34              		.cfi_offset 4, -28
  35              		.cfi_offset 5, -24
  36              		.cfi_offset 6, -20
  37              		.cfi_offset 7, -16
  38              		.cfi_offset 8, -12
  39              		.cfi_offset 9, -8
  40              		.cfi_offset 14, -4
  41 0004 8DB0     		sub	sp, sp, #52
  42              		.cfi_def_cfa_offset 80
 586:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 12


  43              		.loc 1 586 3 view .LVU1
  44              		.loc 1 586 20 is_stmt 0 view .LVU2
  45 0006 0024     		movs	r4, #0
  46 0008 0794     		str	r4, [sp, #28]
  47 000a 0894     		str	r4, [sp, #32]
  48 000c 0994     		str	r4, [sp, #36]
  49 000e 0A94     		str	r4, [sp, #40]
  50 0010 0B94     		str	r4, [sp, #44]
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 589:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  51              		.loc 1 589 3 is_stmt 1 view .LVU3
  52              	.LBB4:
  53              		.loc 1 589 3 view .LVU4
  54              		.loc 1 589 3 view .LVU5
  55 0012 594B     		ldr	r3, .L3
  56 0014 DA6C     		ldr	r2, [r3, #76]
  57 0016 42F01002 		orr	r2, r2, #16
  58 001a DA64     		str	r2, [r3, #76]
  59              		.loc 1 589 3 view .LVU6
  60 001c DA6C     		ldr	r2, [r3, #76]
  61 001e 02F01002 		and	r2, r2, #16
  62 0022 0092     		str	r2, [sp]
  63              		.loc 1 589 3 view .LVU7
  64 0024 009A     		ldr	r2, [sp]
  65              	.LBE4:
  66              		.loc 1 589 3 view .LVU8
 590:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  67              		.loc 1 590 3 view .LVU9
  68              	.LBB5:
  69              		.loc 1 590 3 view .LVU10
  70              		.loc 1 590 3 view .LVU11
  71 0026 DA6C     		ldr	r2, [r3, #76]
  72 0028 42F00402 		orr	r2, r2, #4
  73 002c DA64     		str	r2, [r3, #76]
  74              		.loc 1 590 3 view .LVU12
  75 002e DA6C     		ldr	r2, [r3, #76]
  76 0030 02F00402 		and	r2, r2, #4
  77 0034 0192     		str	r2, [sp, #4]
  78              		.loc 1 590 3 view .LVU13
  79 0036 019A     		ldr	r2, [sp, #4]
  80              	.LBE5:
  81              		.loc 1 590 3 view .LVU14
 591:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  82              		.loc 1 591 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 591 3 view .LVU16
  85              		.loc 1 591 3 view .LVU17
  86 0038 DA6C     		ldr	r2, [r3, #76]
  87 003a 42F02002 		orr	r2, r2, #32
  88 003e DA64     		str	r2, [r3, #76]
  89              		.loc 1 591 3 view .LVU18
  90 0040 DA6C     		ldr	r2, [r3, #76]
  91 0042 02F02002 		and	r2, r2, #32
  92 0046 0292     		str	r2, [sp, #8]
  93              		.loc 1 591 3 view .LVU19
  94 0048 029A     		ldr	r2, [sp, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 13


  95              	.LBE6:
  96              		.loc 1 591 3 view .LVU20
 592:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  97              		.loc 1 592 3 view .LVU21
  98              	.LBB7:
  99              		.loc 1 592 3 view .LVU22
 100              		.loc 1 592 3 view .LVU23
 101 004a DA6C     		ldr	r2, [r3, #76]
 102 004c 42F08002 		orr	r2, r2, #128
 103 0050 DA64     		str	r2, [r3, #76]
 104              		.loc 1 592 3 view .LVU24
 105 0052 DA6C     		ldr	r2, [r3, #76]
 106 0054 02F08002 		and	r2, r2, #128
 107 0058 0392     		str	r2, [sp, #12]
 108              		.loc 1 592 3 view .LVU25
 109 005a 039A     		ldr	r2, [sp, #12]
 110              	.LBE7:
 111              		.loc 1 592 3 view .LVU26
 593:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 112              		.loc 1 593 3 view .LVU27
 113              	.LBB8:
 114              		.loc 1 593 3 view .LVU28
 115              		.loc 1 593 3 view .LVU29
 116 005c DA6C     		ldr	r2, [r3, #76]
 117 005e 42F00102 		orr	r2, r2, #1
 118 0062 DA64     		str	r2, [r3, #76]
 119              		.loc 1 593 3 view .LVU30
 120 0064 DA6C     		ldr	r2, [r3, #76]
 121 0066 02F00102 		and	r2, r2, #1
 122 006a 0492     		str	r2, [sp, #16]
 123              		.loc 1 593 3 view .LVU31
 124 006c 049A     		ldr	r2, [sp, #16]
 125              	.LBE8:
 126              		.loc 1 593 3 view .LVU32
 594:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 127              		.loc 1 594 3 view .LVU33
 128              	.LBB9:
 129              		.loc 1 594 3 view .LVU34
 130              		.loc 1 594 3 view .LVU35
 131 006e DA6C     		ldr	r2, [r3, #76]
 132 0070 42F00202 		orr	r2, r2, #2
 133 0074 DA64     		str	r2, [r3, #76]
 134              		.loc 1 594 3 view .LVU36
 135 0076 DA6C     		ldr	r2, [r3, #76]
 136 0078 02F00202 		and	r2, r2, #2
 137 007c 0592     		str	r2, [sp, #20]
 138              		.loc 1 594 3 view .LVU37
 139 007e 059A     		ldr	r2, [sp, #20]
 140              	.LBE9:
 141              		.loc 1 594 3 view .LVU38
 595:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 142              		.loc 1 595 3 view .LVU39
 143              	.LBB10:
 144              		.loc 1 595 3 view .LVU40
 145              		.loc 1 595 3 view .LVU41
 146 0080 DA6C     		ldr	r2, [r3, #76]
 147 0082 42F04002 		orr	r2, r2, #64
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 14


 148 0086 DA64     		str	r2, [r3, #76]
 149              		.loc 1 595 3 view .LVU42
 150 0088 DB6C     		ldr	r3, [r3, #76]
 151 008a 03F04003 		and	r3, r3, #64
 152 008e 0693     		str	r3, [sp, #24]
 153              		.loc 1 595 3 view .LVU43
 154 0090 069B     		ldr	r3, [sp, #24]
 155              	.LBE10:
 156              		.loc 1 595 3 view .LVU44
 596:Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 157              		.loc 1 596 3 view .LVU45
 158 0092 FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 159              	.LVL0:
 597:Core/Src/main.c **** 
 598:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 599:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOF, GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 160              		.loc 1 599 3 view .LVU46
 161 0096 DFF8EC80 		ldr	r8, .L3+12
 162 009a 2246     		mov	r2, r4
 163 009c C821     		movs	r1, #200
 164 009e 4046     		mov	r0, r8
 165 00a0 FFF7FEFF 		bl	HAL_GPIO_WritePin
 166              	.LVL1:
 600:Core/Src/main.c **** 
 601:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 602:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 167              		.loc 1 602 3 view .LVU47
 168 00a4 2246     		mov	r2, r4
 169 00a6 8021     		movs	r1, #128
 170 00a8 4FF09040 		mov	r0, #1207959552
 171 00ac FFF7FEFF 		bl	HAL_GPIO_WritePin
 172              	.LVL2:
 603:Core/Src/main.c **** 
 604:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 605:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 173              		.loc 1 605 3 view .LVU48
 174 00b0 DFF8D490 		ldr	r9, .L3+16
 175 00b4 2246     		mov	r2, r4
 176 00b6 44F28301 		movw	r1, #16515
 177 00ba 4846     		mov	r0, r9
 178 00bc FFF7FEFF 		bl	HAL_GPIO_WritePin
 179              	.LVL3:
 606:Core/Src/main.c **** 
 607:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 608:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 180              		.loc 1 608 3 view .LVU49
 181 00c0 2E4F     		ldr	r7, .L3+4
 182 00c2 2246     		mov	r2, r4
 183 00c4 4021     		movs	r1, #64
 184 00c6 3846     		mov	r0, r7
 185 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 186              	.LVL4:
 609:Core/Src/main.c **** 
 610:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 611:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 187              		.loc 1 611 3 view .LVU50
 188 00cc 2C4E     		ldr	r6, .L3+8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 15


 189 00ce 2246     		mov	r2, r4
 190 00d0 4021     		movs	r1, #64
 191 00d2 3046     		mov	r0, r6
 192 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL5:
 612:Core/Src/main.c **** 
 613:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 614:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 194              		.loc 1 614 3 view .LVU51
 195              		.loc 1 614 23 is_stmt 0 view .LVU52
 196 00d8 4FF40053 		mov	r3, #8192
 197 00dc 0793     		str	r3, [sp, #28]
 615:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 198              		.loc 1 615 3 is_stmt 1 view .LVU53
 199              		.loc 1 615 24 is_stmt 0 view .LVU54
 200 00de 4FF48813 		mov	r3, #1114112
 201 00e2 0893     		str	r3, [sp, #32]
 616:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 202              		.loc 1 616 3 is_stmt 1 view .LVU55
 203              		.loc 1 616 24 is_stmt 0 view .LVU56
 204 00e4 0994     		str	r4, [sp, #36]
 617:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 205              		.loc 1 617 3 is_stmt 1 view .LVU57
 206 00e6 07A9     		add	r1, sp, #28
 207 00e8 3046     		mov	r0, r6
 208 00ea FFF7FEFF 		bl	HAL_GPIO_Init
 209              	.LVL6:
 618:Core/Src/main.c **** 
 619:Core/Src/main.c ****   /*Configure GPIO pin : PF0 */
 620:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0;
 210              		.loc 1 620 3 view .LVU58
 211              		.loc 1 620 23 is_stmt 0 view .LVU59
 212 00ee 0125     		movs	r5, #1
 213 00f0 0795     		str	r5, [sp, #28]
 621:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 214              		.loc 1 621 3 is_stmt 1 view .LVU60
 215              		.loc 1 621 24 is_stmt 0 view .LVU61
 216 00f2 0894     		str	r4, [sp, #32]
 622:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 217              		.loc 1 622 3 is_stmt 1 view .LVU62
 218              		.loc 1 622 24 is_stmt 0 view .LVU63
 219 00f4 0994     		str	r4, [sp, #36]
 623:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 220              		.loc 1 623 3 is_stmt 1 view .LVU64
 221 00f6 07A9     		add	r1, sp, #28
 222 00f8 4046     		mov	r0, r8
 223 00fa FFF7FEFF 		bl	HAL_GPIO_Init
 224              	.LVL7:
 624:Core/Src/main.c **** 
 625:Core/Src/main.c ****   /*Configure GPIO pins : PF3 PF6 PF7 */
 626:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6|GPIO_PIN_7;
 225              		.loc 1 626 3 view .LVU65
 226              		.loc 1 626 23 is_stmt 0 view .LVU66
 227 00fe C823     		movs	r3, #200
 228 0100 0793     		str	r3, [sp, #28]
 627:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 229              		.loc 1 627 3 is_stmt 1 view .LVU67
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 16


 230              		.loc 1 627 24 is_stmt 0 view .LVU68
 231 0102 0895     		str	r5, [sp, #32]
 628:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 232              		.loc 1 628 3 is_stmt 1 view .LVU69
 233              		.loc 1 628 24 is_stmt 0 view .LVU70
 234 0104 0994     		str	r4, [sp, #36]
 629:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 235              		.loc 1 629 3 is_stmt 1 view .LVU71
 236              		.loc 1 629 25 is_stmt 0 view .LVU72
 237 0106 0A94     		str	r4, [sp, #40]
 630:Core/Src/main.c ****   HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 238              		.loc 1 630 3 is_stmt 1 view .LVU73
 239 0108 07A9     		add	r1, sp, #28
 240 010a 4046     		mov	r0, r8
 241 010c FFF7FEFF 		bl	HAL_GPIO_Init
 242              	.LVL8:
 631:Core/Src/main.c **** 
 632:Core/Src/main.c ****   /*Configure GPIO pin : PA7 */
 633:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_7;
 243              		.loc 1 633 3 view .LVU74
 244              		.loc 1 633 23 is_stmt 0 view .LVU75
 245 0110 8023     		movs	r3, #128
 246 0112 0793     		str	r3, [sp, #28]
 634:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 247              		.loc 1 634 3 is_stmt 1 view .LVU76
 248              		.loc 1 634 24 is_stmt 0 view .LVU77
 249 0114 0895     		str	r5, [sp, #32]
 635:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 250              		.loc 1 635 3 is_stmt 1 view .LVU78
 251              		.loc 1 635 24 is_stmt 0 view .LVU79
 252 0116 0994     		str	r4, [sp, #36]
 636:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 253              		.loc 1 636 3 is_stmt 1 view .LVU80
 254              		.loc 1 636 25 is_stmt 0 view .LVU81
 255 0118 0A94     		str	r4, [sp, #40]
 637:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 256              		.loc 1 637 3 is_stmt 1 view .LVU82
 257 011a 07A9     		add	r1, sp, #28
 258 011c 4FF09040 		mov	r0, #1207959552
 259 0120 FFF7FEFF 		bl	HAL_GPIO_Init
 260              	.LVL9:
 638:Core/Src/main.c **** 
 639:Core/Src/main.c ****   /*Configure GPIO pins : PB0 PB1 LD3_Pin LD2_Pin */
 640:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|LD3_Pin|LD2_Pin;
 261              		.loc 1 640 3 view .LVU83
 262              		.loc 1 640 23 is_stmt 0 view .LVU84
 263 0124 44F28303 		movw	r3, #16515
 264 0128 0793     		str	r3, [sp, #28]
 641:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 265              		.loc 1 641 3 is_stmt 1 view .LVU85
 266              		.loc 1 641 24 is_stmt 0 view .LVU86
 267 012a 0895     		str	r5, [sp, #32]
 642:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 268              		.loc 1 642 3 is_stmt 1 view .LVU87
 269              		.loc 1 642 24 is_stmt 0 view .LVU88
 270 012c 0994     		str	r4, [sp, #36]
 643:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 17


 271              		.loc 1 643 3 is_stmt 1 view .LVU89
 272              		.loc 1 643 25 is_stmt 0 view .LVU90
 273 012e 0A94     		str	r4, [sp, #40]
 644:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 274              		.loc 1 644 3 is_stmt 1 view .LVU91
 275 0130 07A9     		add	r1, sp, #28
 276 0132 4846     		mov	r0, r9
 277 0134 FFF7FEFF 		bl	HAL_GPIO_Init
 278              	.LVL10:
 645:Core/Src/main.c **** 
 646:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 647:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 279              		.loc 1 647 3 view .LVU92
 280              		.loc 1 647 23 is_stmt 0 view .LVU93
 281 0138 2023     		movs	r3, #32
 282 013a 0793     		str	r3, [sp, #28]
 648:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 283              		.loc 1 648 3 is_stmt 1 view .LVU94
 284              		.loc 1 648 24 is_stmt 0 view .LVU95
 285 013c 0894     		str	r4, [sp, #32]
 649:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 286              		.loc 1 649 3 is_stmt 1 view .LVU96
 287              		.loc 1 649 24 is_stmt 0 view .LVU97
 288 013e 0994     		str	r4, [sp, #36]
 650:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 289              		.loc 1 650 3 is_stmt 1 view .LVU98
 290 0140 07A9     		add	r1, sp, #28
 291 0142 3846     		mov	r0, r7
 292 0144 FFF7FEFF 		bl	HAL_GPIO_Init
 293              	.LVL11:
 651:Core/Src/main.c **** 
 652:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 653:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 294              		.loc 1 653 3 view .LVU99
 295              		.loc 1 653 23 is_stmt 0 view .LVU100
 296 0148 4FF04008 		mov	r8, #64
 297 014c CDF81C80 		str	r8, [sp, #28]
 654:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 298              		.loc 1 654 3 is_stmt 1 view .LVU101
 299              		.loc 1 654 24 is_stmt 0 view .LVU102
 300 0150 0895     		str	r5, [sp, #32]
 655:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 655 3 is_stmt 1 view .LVU103
 302              		.loc 1 655 24 is_stmt 0 view .LVU104
 303 0152 0994     		str	r4, [sp, #36]
 656:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 304              		.loc 1 656 3 is_stmt 1 view .LVU105
 305              		.loc 1 656 25 is_stmt 0 view .LVU106
 306 0154 0A94     		str	r4, [sp, #40]
 657:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 307              		.loc 1 657 3 is_stmt 1 view .LVU107
 308 0156 07A9     		add	r1, sp, #28
 309 0158 3846     		mov	r0, r7
 310 015a FFF7FEFF 		bl	HAL_GPIO_Init
 311              	.LVL12:
 658:Core/Src/main.c **** 
 659:Core/Src/main.c ****   /*Configure GPIO pin : PC6 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 18


 660:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_6;
 312              		.loc 1 660 3 view .LVU108
 313              		.loc 1 660 23 is_stmt 0 view .LVU109
 314 015e CDF81C80 		str	r8, [sp, #28]
 661:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 315              		.loc 1 661 3 is_stmt 1 view .LVU110
 316              		.loc 1 661 24 is_stmt 0 view .LVU111
 317 0162 0895     		str	r5, [sp, #32]
 662:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 318              		.loc 1 662 3 is_stmt 1 view .LVU112
 319              		.loc 1 662 24 is_stmt 0 view .LVU113
 320 0164 0994     		str	r4, [sp, #36]
 663:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 321              		.loc 1 663 3 is_stmt 1 view .LVU114
 322              		.loc 1 663 25 is_stmt 0 view .LVU115
 323 0166 0A94     		str	r4, [sp, #40]
 664:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 324              		.loc 1 664 3 is_stmt 1 view .LVU116
 325 0168 07A9     		add	r1, sp, #28
 326 016a 3046     		mov	r0, r6
 327 016c FFF7FEFF 		bl	HAL_GPIO_Init
 328              	.LVL13:
 665:Core/Src/main.c **** 
 666:Core/Src/main.c **** }
 329              		.loc 1 666 1 is_stmt 0 view .LVU117
 330 0170 0DB0     		add	sp, sp, #52
 331              		.cfi_def_cfa_offset 28
 332              		@ sp needed
 333 0172 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 334              	.L4:
 335 0176 00BF     		.align	2
 336              	.L3:
 337 0178 00100240 		.word	1073876992
 338 017c 00180048 		.word	1207965696
 339 0180 00080048 		.word	1207961600
 340 0184 00140048 		.word	1207964672
 341 0188 00040048 		.word	1207960576
 342              		.cfi_endproc
 343              	.LFE336:
 345              		.section	.text.MX_DMA_Init,"ax",%progbits
 346              		.align	1
 347              		.syntax unified
 348              		.thumb
 349              		.thumb_func
 351              	MX_DMA_Init:
 352              	.LFB335:
 563:Core/Src/main.c **** 
 353              		.loc 1 563 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 8
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 357 0000 00B5     		push	{lr}
 358              		.cfi_def_cfa_offset 4
 359              		.cfi_offset 14, -4
 360 0002 83B0     		sub	sp, sp, #12
 361              		.cfi_def_cfa_offset 16
 566:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 19


 362              		.loc 1 566 3 view .LVU119
 363              	.LBB11:
 566:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 364              		.loc 1 566 3 view .LVU120
 566:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 365              		.loc 1 566 3 view .LVU121
 366 0004 124B     		ldr	r3, .L7
 367 0006 9A6C     		ldr	r2, [r3, #72]
 368 0008 42F00402 		orr	r2, r2, #4
 369 000c 9A64     		str	r2, [r3, #72]
 566:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 370              		.loc 1 566 3 view .LVU122
 371 000e 9A6C     		ldr	r2, [r3, #72]
 372 0010 02F00402 		and	r2, r2, #4
 373 0014 0092     		str	r2, [sp]
 566:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 374              		.loc 1 566 3 view .LVU123
 375 0016 009A     		ldr	r2, [sp]
 376              	.LBE11:
 566:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 377              		.loc 1 566 3 view .LVU124
 567:Core/Src/main.c **** 
 378              		.loc 1 567 3 view .LVU125
 379              	.LBB12:
 567:Core/Src/main.c **** 
 380              		.loc 1 567 3 view .LVU126
 567:Core/Src/main.c **** 
 381              		.loc 1 567 3 view .LVU127
 382 0018 9A6C     		ldr	r2, [r3, #72]
 383 001a 42F00102 		orr	r2, r2, #1
 384 001e 9A64     		str	r2, [r3, #72]
 567:Core/Src/main.c **** 
 385              		.loc 1 567 3 view .LVU128
 386 0020 9B6C     		ldr	r3, [r3, #72]
 387 0022 03F00103 		and	r3, r3, #1
 388 0026 0193     		str	r3, [sp, #4]
 567:Core/Src/main.c **** 
 389              		.loc 1 567 3 view .LVU129
 390 0028 019B     		ldr	r3, [sp, #4]
 391              	.LBE12:
 567:Core/Src/main.c **** 
 392              		.loc 1 567 3 view .LVU130
 571:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 393              		.loc 1 571 3 view .LVU131
 394 002a 0022     		movs	r2, #0
 395 002c 1146     		mov	r1, r2
 396 002e 0B20     		movs	r0, #11
 397 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 398              	.LVL14:
 572:Core/Src/main.c ****   /* DMA1_Channel2_IRQn interrupt configuration */
 399              		.loc 1 572 3 view .LVU132
 400 0034 0B20     		movs	r0, #11
 401 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 402              	.LVL15:
 574:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 403              		.loc 1 574 3 view .LVU133
 404 003a 0022     		movs	r2, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 20


 405 003c 1146     		mov	r1, r2
 406 003e 0C20     		movs	r0, #12
 407 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 408              	.LVL16:
 575:Core/Src/main.c **** 
 409              		.loc 1 575 3 view .LVU134
 410 0044 0C20     		movs	r0, #12
 411 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 412              	.LVL17:
 577:Core/Src/main.c **** 
 413              		.loc 1 577 1 is_stmt 0 view .LVU135
 414 004a 03B0     		add	sp, sp, #12
 415              		.cfi_def_cfa_offset 4
 416              		@ sp needed
 417 004c 5DF804FB 		ldr	pc, [sp], #4
 418              	.L8:
 419              		.align	2
 420              	.L7:
 421 0050 00100240 		.word	1073876992
 422              		.cfi_endproc
 423              	.LFE335:
 425              		.section	.text.HAL_UARTEx_RxEventCallback,"ax",%progbits
 426              		.align	1
 427              		.global	HAL_UARTEx_RxEventCallback
 428              		.syntax unified
 429              		.thumb
 430              		.thumb_func
 432              	HAL_UARTEx_RxEventCallback:
 433              	.LVL18:
 434              	.LFB325:
  80:Core/Src/main.c ****   if (huart->Instance == LPUART1)
 435              		.loc 1 80 1 is_stmt 1 view -0
 436              		.cfi_startproc
 437              		@ args = 0, pretend = 0, frame = 0
 438              		@ frame_needed = 0, uses_anonymous_args = 0
  80:Core/Src/main.c ****   if (huart->Instance == LPUART1)
 439              		.loc 1 80 1 is_stmt 0 view .LVU137
 440 0000 08B5     		push	{r3, lr}
 441              		.cfi_def_cfa_offset 8
 442              		.cfi_offset 3, -8
 443              		.cfi_offset 14, -4
  81:Core/Src/main.c **** 	{
 444              		.loc 1 81 3 is_stmt 1 view .LVU138
  81:Core/Src/main.c **** 	{
 445              		.loc 1 81 12 is_stmt 0 view .LVU139
 446 0002 0268     		ldr	r2, [r0]
  81:Core/Src/main.c **** 	{
 447              		.loc 1 81 6 view .LVU140
 448 0004 074B     		ldr	r3, .L13
 449 0006 9A42     		cmp	r2, r3
 450 0008 00D0     		beq	.L12
 451              	.LVL19:
 452              	.L9:
  87:Core/Src/main.c **** 
 453              		.loc 1 87 1 view .LVU141
 454 000a 08BD     		pop	{r3, pc}
 455              	.LVL20:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 21


 456              	.L12:
  83:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 457              		.loc 1 83 3 is_stmt 1 view .LVU142
 458 000c 1422     		movs	r2, #20
 459 000e 0649     		ldr	r1, .L13+4
 460              	.LVL21:
  83:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 461              		.loc 1 83 3 is_stmt 0 view .LVU143
 462 0010 0648     		ldr	r0, .L13+8
 463              	.LVL22:
  83:Core/Src/main.c **** 		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 464              		.loc 1 83 3 view .LVU144
 465 0012 FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
 466              	.LVL23:
  84:Core/Src/main.c **** 
 467              		.loc 1 84 3 is_stmt 1 view .LVU145
 468 0016 064B     		ldr	r3, .L13+12
 469 0018 1A68     		ldr	r2, [r3]
 470 001a 1368     		ldr	r3, [r2]
 471 001c 23F00403 		bic	r3, r3, #4
 472 0020 1360     		str	r3, [r2]
  87:Core/Src/main.c **** 
 473              		.loc 1 87 1 is_stmt 0 view .LVU146
 474 0022 F2E7     		b	.L9
 475              	.L14:
 476              		.align	2
 477              	.L13:
 478 0024 00800040 		.word	1073774592
 479 0028 00000000 		.word	.LANCHOR0
 480 002c 00000000 		.word	.LANCHOR1
 481 0030 00000000 		.word	.LANCHOR2
 482              		.cfi_endproc
 483              	.LFE325:
 485              		.section	.rodata.print.str1.4,"aMS",%progbits,1
 486              		.align	2
 487              	.LC0:
 488 0000 74656D70 		.ascii	"temp: %f, value: %d\015\012\000"
 488      3A202566 
 488      2C207661 
 488      6C75653A 
 488      2025640D 
 489              		.section	.text.print,"ax",%progbits
 490              		.align	1
 491              		.global	print
 492              		.syntax unified
 493              		.thumb
 494              		.thumb_func
 496              	print:
 497              	.LFB326:
  90:Core/Src/main.c ****       sprintf(msg_buffer, "temp: %f, value: %d\r\n", GetTemperature(ADC_HOT_END, value[ADC_HOT_END]
 498              		.loc 1 90 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502 0000 30B5     		push	{r4, r5, lr}
 503              		.cfi_def_cfa_offset 12
 504              		.cfi_offset 4, -12
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 22


 505              		.cfi_offset 5, -8
 506              		.cfi_offset 14, -4
 507 0002 83B0     		sub	sp, sp, #12
 508              		.cfi_def_cfa_offset 24
  91:Core/Src/main.c ****       HAL_UART_Transmit(&hlpuart1, (uint16_t*)msg_buffer, strlen(msg_buffer), HAL_MAX_DELAY);
 509              		.loc 1 91 7 view .LVU148
  91:Core/Src/main.c ****       HAL_UART_Transmit(&hlpuart1, (uint16_t*)msg_buffer, strlen(msg_buffer), HAL_MAX_DELAY);
 510              		.loc 1 91 87 is_stmt 0 view .LVU149
 511 0004 0C4D     		ldr	r5, .L17
  91:Core/Src/main.c ****       HAL_UART_Transmit(&hlpuart1, (uint16_t*)msg_buffer, strlen(msg_buffer), HAL_MAX_DELAY);
 512              		.loc 1 91 7 view .LVU150
 513 0006 A988     		ldrh	r1, [r5, #4]
 514 0008 0120     		movs	r0, #1
 515 000a FFF7FEFF 		bl	GetTemperature
 516              	.LVL24:
 517 000e 53EC102B 		vmov	r2, r3, d0
 518 0012 0A4C     		ldr	r4, .L17+4
 519 0014 6968     		ldr	r1, [r5, #4]
 520 0016 0091     		str	r1, [sp]
 521 0018 0949     		ldr	r1, .L17+8
 522 001a 2046     		mov	r0, r4
 523 001c FFF7FEFF 		bl	sprintf
 524              	.LVL25:
  92:Core/Src/main.c **** }
 525              		.loc 1 92 7 is_stmt 1 view .LVU151
  92:Core/Src/main.c **** }
 526              		.loc 1 92 59 is_stmt 0 view .LVU152
 527 0020 2046     		mov	r0, r4
 528 0022 FFF7FEFF 		bl	strlen
 529              	.LVL26:
  92:Core/Src/main.c **** }
 530              		.loc 1 92 7 view .LVU153
 531 0026 4FF0FF33 		mov	r3, #-1
 532 002a 82B2     		uxth	r2, r0
 533 002c 2146     		mov	r1, r4
 534 002e 0548     		ldr	r0, .L17+12
 535 0030 FFF7FEFF 		bl	HAL_UART_Transmit
 536              	.LVL27:
  93:Core/Src/main.c **** /* USER CODE END 0 */
 537              		.loc 1 93 1 view .LVU154
 538 0034 03B0     		add	sp, sp, #12
 539              		.cfi_def_cfa_offset 12
 540              		@ sp needed
 541 0036 30BD     		pop	{r4, r5, pc}
 542              	.L18:
 543              		.align	2
 544              	.L17:
 545 0038 00000000 		.word	.LANCHOR3
 546 003c 00000000 		.word	.LANCHOR4
 547 0040 00000000 		.word	.LC0
 548 0044 00000000 		.word	.LANCHOR1
 549              		.cfi_endproc
 550              	.LFE326:
 552              		.section	.text.Error_Handler,"ax",%progbits
 553              		.align	1
 554              		.global	Error_Handler
 555              		.syntax unified
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 23


 556              		.thumb
 557              		.thumb_func
 559              	Error_Handler:
 560              	.LFB337:
 667:Core/Src/main.c **** 
 668:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 669:Core/Src/main.c **** 
 670:Core/Src/main.c **** /* USER CODE END 4 */
 671:Core/Src/main.c **** 
 672:Core/Src/main.c **** /**
 673:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 674:Core/Src/main.c ****   * @retval None
 675:Core/Src/main.c ****   */
 676:Core/Src/main.c **** void Error_Handler(void)
 677:Core/Src/main.c **** {
 561              		.loc 1 677 1 is_stmt 1 view -0
 562              		.cfi_startproc
 563              		@ Volatile: function does not return.
 564              		@ args = 0, pretend = 0, frame = 0
 565              		@ frame_needed = 0, uses_anonymous_args = 0
 566              		@ link register save eliminated.
 678:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 679:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 680:Core/Src/main.c ****   __disable_irq();
 567              		.loc 1 680 3 view .LVU156
 568              	.LBB13:
 569              	.LBI13:
 570              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 24


  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 25


  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 26


 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 27


 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 571              		.loc 2 207 27 view .LVU157
 572              	.LBB14:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 573              		.loc 2 209 3 view .LVU158
 574              		.syntax unified
 575              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 576 0000 72B6     		cpsid i
 577              	@ 0 "" 2
 578              		.thumb
 579              		.syntax unified
 580              	.L20:
 581              	.LBE14:
 582              	.LBE13:
 681:Core/Src/main.c ****   while (1)
 583              		.loc 1 681 3 discriminator 1 view .LVU159
 682:Core/Src/main.c ****   {
 683:Core/Src/main.c ****   }
 584              		.loc 1 683 3 discriminator 1 view .LVU160
 681:Core/Src/main.c ****   while (1)
 585              		.loc 1 681 9 discriminator 1 view .LVU161
 586 0002 FEE7     		b	.L20
 587              		.cfi_endproc
 588              	.LFE337:
 590              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 591              		.align	1
 592              		.syntax unified
 593              		.thumb
 594              		.thumb_func
 596              	MX_LPUART1_UART_Init:
 597              	.LFB330:
 322:Core/Src/main.c **** 
 598              		.loc 1 322 1 view -0
 599              		.cfi_startproc
 600              		@ args = 0, pretend = 0, frame = 0
 601              		@ frame_needed = 0, uses_anonymous_args = 0
 602 0000 08B5     		push	{r3, lr}
 603              		.cfi_def_cfa_offset 8
 604              		.cfi_offset 3, -8
 605              		.cfi_offset 14, -4
 331:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 606              		.loc 1 331 3 view .LVU163
 331:Core/Src/main.c ****   hlpuart1.Init.BaudRate = 115200;
 607              		.loc 1 331 21 is_stmt 0 view .LVU164
 608 0002 1748     		ldr	r0, .L31
 609 0004 174B     		ldr	r3, .L31+4
 610 0006 0360     		str	r3, [r0]
 332:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 611              		.loc 1 332 3 is_stmt 1 view .LVU165
 332:Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 28


 612              		.loc 1 332 26 is_stmt 0 view .LVU166
 613 0008 4FF4E133 		mov	r3, #115200
 614 000c 4360     		str	r3, [r0, #4]
 333:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 615              		.loc 1 333 3 is_stmt 1 view .LVU167
 333:Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 616              		.loc 1 333 28 is_stmt 0 view .LVU168
 617 000e 0023     		movs	r3, #0
 618 0010 8360     		str	r3, [r0, #8]
 334:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 619              		.loc 1 334 3 is_stmt 1 view .LVU169
 334:Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 620              		.loc 1 334 26 is_stmt 0 view .LVU170
 621 0012 C360     		str	r3, [r0, #12]
 335:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 622              		.loc 1 335 3 is_stmt 1 view .LVU171
 335:Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 623              		.loc 1 335 24 is_stmt 0 view .LVU172
 624 0014 0361     		str	r3, [r0, #16]
 336:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 625              		.loc 1 336 3 is_stmt 1 view .LVU173
 336:Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 626              		.loc 1 336 22 is_stmt 0 view .LVU174
 627 0016 0C22     		movs	r2, #12
 628 0018 4261     		str	r2, [r0, #20]
 337:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 629              		.loc 1 337 3 is_stmt 1 view .LVU175
 337:Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 630              		.loc 1 337 27 is_stmt 0 view .LVU176
 631 001a 8361     		str	r3, [r0, #24]
 338:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 632              		.loc 1 338 3 is_stmt 1 view .LVU177
 338:Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 633              		.loc 1 338 32 is_stmt 0 view .LVU178
 634 001c 0362     		str	r3, [r0, #32]
 339:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 635              		.loc 1 339 3 is_stmt 1 view .LVU179
 339:Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 636              		.loc 1 339 32 is_stmt 0 view .LVU180
 637 001e 4362     		str	r3, [r0, #36]
 340:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 638              		.loc 1 340 3 is_stmt 1 view .LVU181
 340:Core/Src/main.c ****   hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 639              		.loc 1 340 40 is_stmt 0 view .LVU182
 640 0020 1022     		movs	r2, #16
 641 0022 8262     		str	r2, [r0, #40]
 341:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 642              		.loc 1 341 3 is_stmt 1 view .LVU183
 341:Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 643              		.loc 1 341 40 is_stmt 0 view .LVU184
 644 0024 4FF48052 		mov	r2, #4096
 645 0028 C263     		str	r2, [r0, #60]
 342:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 646              		.loc 1 342 3 is_stmt 1 view .LVU185
 342:Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 647              		.loc 1 342 21 is_stmt 0 view .LVU186
 648 002a 4366     		str	r3, [r0, #100]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 29


 343:Core/Src/main.c ****   {
 649              		.loc 1 343 3 is_stmt 1 view .LVU187
 343:Core/Src/main.c ****   {
 650              		.loc 1 343 7 is_stmt 0 view .LVU188
 651 002c FFF7FEFF 		bl	HAL_UART_Init
 652              	.LVL28:
 343:Core/Src/main.c ****   {
 653              		.loc 1 343 6 view .LVU189
 654 0030 70B9     		cbnz	r0, .L27
 347:Core/Src/main.c ****   {
 655              		.loc 1 347 3 is_stmt 1 view .LVU190
 347:Core/Src/main.c ****   {
 656              		.loc 1 347 7 is_stmt 0 view .LVU191
 657 0032 0021     		movs	r1, #0
 658 0034 0A48     		ldr	r0, .L31
 659 0036 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 660              	.LVL29:
 347:Core/Src/main.c ****   {
 661              		.loc 1 347 6 view .LVU192
 662 003a 58B9     		cbnz	r0, .L28
 351:Core/Src/main.c ****   {
 663              		.loc 1 351 3 is_stmt 1 view .LVU193
 351:Core/Src/main.c ****   {
 664              		.loc 1 351 7 is_stmt 0 view .LVU194
 665 003c 0021     		movs	r1, #0
 666 003e 0848     		ldr	r0, .L31
 667 0040 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 668              	.LVL30:
 351:Core/Src/main.c ****   {
 669              		.loc 1 351 6 view .LVU195
 670 0044 40B9     		cbnz	r0, .L29
 355:Core/Src/main.c ****   {
 671              		.loc 1 355 3 is_stmt 1 view .LVU196
 355:Core/Src/main.c ****   {
 672              		.loc 1 355 7 is_stmt 0 view .LVU197
 673 0046 0648     		ldr	r0, .L31
 674 0048 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 675              	.LVL31:
 355:Core/Src/main.c ****   {
 676              		.loc 1 355 6 view .LVU198
 677 004c 30B9     		cbnz	r0, .L30
 363:Core/Src/main.c **** 
 678              		.loc 1 363 1 view .LVU199
 679 004e 08BD     		pop	{r3, pc}
 680              	.L27:
 345:Core/Src/main.c ****   }
 681              		.loc 1 345 5 is_stmt 1 view .LVU200
 682 0050 FFF7FEFF 		bl	Error_Handler
 683              	.LVL32:
 684              	.L28:
 349:Core/Src/main.c ****   }
 685              		.loc 1 349 5 view .LVU201
 686 0054 FFF7FEFF 		bl	Error_Handler
 687              	.LVL33:
 688              	.L29:
 353:Core/Src/main.c ****   }
 689              		.loc 1 353 5 view .LVU202
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 30


 690 0058 FFF7FEFF 		bl	Error_Handler
 691              	.LVL34:
 692              	.L30:
 357:Core/Src/main.c ****   }
 693              		.loc 1 357 5 view .LVU203
 694 005c FFF7FEFF 		bl	Error_Handler
 695              	.LVL35:
 696              	.L32:
 697              		.align	2
 698              	.L31:
 699 0060 00000000 		.word	.LANCHOR1
 700 0064 00800040 		.word	1073774592
 701              		.cfi_endproc
 702              	.LFE330:
 704              		.section	.text.MX_USB_OTG_FS_PCD_Init,"ax",%progbits
 705              		.align	1
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 710              	MX_USB_OTG_FS_PCD_Init:
 711              	.LFB334:
 531:Core/Src/main.c **** 
 712              		.loc 1 531 1 view -0
 713              		.cfi_startproc
 714              		@ args = 0, pretend = 0, frame = 0
 715              		@ frame_needed = 0, uses_anonymous_args = 0
 716 0000 08B5     		push	{r3, lr}
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 3, -8
 719              		.cfi_offset 14, -4
 540:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 720              		.loc 1 540 3 view .LVU205
 540:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 721              		.loc 1 540 28 is_stmt 0 view .LVU206
 722 0002 0B48     		ldr	r0, .L37
 723 0004 4FF0A043 		mov	r3, #1342177280
 724 0008 0360     		str	r3, [r0]
 541:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 725              		.loc 1 541 3 is_stmt 1 view .LVU207
 541:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 726              		.loc 1 541 38 is_stmt 0 view .LVU208
 727 000a 0623     		movs	r3, #6
 728 000c 4360     		str	r3, [r0, #4]
 542:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 729              		.loc 1 542 3 is_stmt 1 view .LVU209
 542:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 730              		.loc 1 542 35 is_stmt 0 view .LVU210
 731 000e 0223     		movs	r3, #2
 732 0010 8361     		str	r3, [r0, #24]
 543:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 733              		.loc 1 543 3 is_stmt 1 view .LVU211
 543:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 734              		.loc 1 543 35 is_stmt 0 view .LVU212
 735 0012 0123     		movs	r3, #1
 736 0014 C361     		str	r3, [r0, #28]
 544:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 737              		.loc 1 544 3 is_stmt 1 view .LVU213
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 31


 544:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 738              		.loc 1 544 41 is_stmt 0 view .LVU214
 739 0016 0022     		movs	r2, #0
 740 0018 0262     		str	r2, [r0, #32]
 545:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 741              		.loc 1 545 3 is_stmt 1 view .LVU215
 545:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 742              		.loc 1 545 35 is_stmt 0 view .LVU216
 743 001a 4262     		str	r2, [r0, #36]
 546:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 744              		.loc 1 546 3 is_stmt 1 view .LVU217
 546:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 745              		.loc 1 546 48 is_stmt 0 view .LVU218
 746 001c 8362     		str	r3, [r0, #40]
 547:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 747              		.loc 1 547 3 is_stmt 1 view .LVU219
 547:Core/Src/main.c ****   hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 748              		.loc 1 547 42 is_stmt 0 view .LVU220
 749 001e 0263     		str	r2, [r0, #48]
 548:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 750              		.loc 1 548 3 is_stmt 1 view .LVU221
 548:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 751              		.loc 1 548 44 is_stmt 0 view .LVU222
 752 0020 C362     		str	r3, [r0, #44]
 549:Core/Src/main.c ****   {
 753              		.loc 1 549 3 is_stmt 1 view .LVU223
 549:Core/Src/main.c ****   {
 754              		.loc 1 549 7 is_stmt 0 view .LVU224
 755 0022 FFF7FEFF 		bl	HAL_PCD_Init
 756              	.LVL36:
 549:Core/Src/main.c ****   {
 757              		.loc 1 549 6 view .LVU225
 758 0026 00B9     		cbnz	r0, .L36
 557:Core/Src/main.c **** 
 759              		.loc 1 557 1 view .LVU226
 760 0028 08BD     		pop	{r3, pc}
 761              	.L36:
 551:Core/Src/main.c ****   }
 762              		.loc 1 551 5 is_stmt 1 view .LVU227
 763 002a FFF7FEFF 		bl	Error_Handler
 764              	.LVL37:
 765              	.L38:
 766 002e 00BF     		.align	2
 767              	.L37:
 768 0030 00000000 		.word	.LANCHOR5
 769              		.cfi_endproc
 770              	.LFE334:
 772              		.section	.text.MX_TIM4_Init,"ax",%progbits
 773              		.align	1
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 778              	MX_TIM4_Init:
 779              	.LFB333:
 486:Core/Src/main.c **** 
 780              		.loc 1 486 1 view -0
 781              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 32


 782              		@ args = 0, pretend = 0, frame = 32
 783              		@ frame_needed = 0, uses_anonymous_args = 0
 784 0000 00B5     		push	{lr}
 785              		.cfi_def_cfa_offset 4
 786              		.cfi_offset 14, -4
 787 0002 89B0     		sub	sp, sp, #36
 788              		.cfi_def_cfa_offset 40
 492:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 789              		.loc 1 492 3 view .LVU229
 492:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 790              		.loc 1 492 26 is_stmt 0 view .LVU230
 791 0004 0023     		movs	r3, #0
 792 0006 0493     		str	r3, [sp, #16]
 793 0008 0593     		str	r3, [sp, #20]
 794 000a 0693     		str	r3, [sp, #24]
 795 000c 0793     		str	r3, [sp, #28]
 493:Core/Src/main.c **** 
 796              		.loc 1 493 3 is_stmt 1 view .LVU231
 493:Core/Src/main.c **** 
 797              		.loc 1 493 27 is_stmt 0 view .LVU232
 798 000e 0193     		str	r3, [sp, #4]
 799 0010 0293     		str	r3, [sp, #8]
 800 0012 0393     		str	r3, [sp, #12]
 498:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 801              		.loc 1 498 3 is_stmt 1 view .LVU233
 498:Core/Src/main.c ****   htim4.Init.Prescaler = 119;
 802              		.loc 1 498 18 is_stmt 0 view .LVU234
 803 0014 1348     		ldr	r0, .L47
 804 0016 144A     		ldr	r2, .L47+4
 805 0018 0260     		str	r2, [r0]
 499:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 806              		.loc 1 499 3 is_stmt 1 view .LVU235
 499:Core/Src/main.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 807              		.loc 1 499 24 is_stmt 0 view .LVU236
 808 001a 7722     		movs	r2, #119
 809 001c 4260     		str	r2, [r0, #4]
 500:Core/Src/main.c ****   htim4.Init.Period = 65535;
 810              		.loc 1 500 3 is_stmt 1 view .LVU237
 500:Core/Src/main.c ****   htim4.Init.Period = 65535;
 811              		.loc 1 500 26 is_stmt 0 view .LVU238
 812 001e 8360     		str	r3, [r0, #8]
 501:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 813              		.loc 1 501 3 is_stmt 1 view .LVU239
 501:Core/Src/main.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 814              		.loc 1 501 21 is_stmt 0 view .LVU240
 815 0020 4FF6FF72 		movw	r2, #65535
 816 0024 C260     		str	r2, [r0, #12]
 502:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 817              		.loc 1 502 3 is_stmt 1 view .LVU241
 502:Core/Src/main.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 818              		.loc 1 502 28 is_stmt 0 view .LVU242
 819 0026 0361     		str	r3, [r0, #16]
 503:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 820              		.loc 1 503 3 is_stmt 1 view .LVU243
 503:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 821              		.loc 1 503 32 is_stmt 0 view .LVU244
 822 0028 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 33


 504:Core/Src/main.c ****   {
 823              		.loc 1 504 3 is_stmt 1 view .LVU245
 504:Core/Src/main.c ****   {
 824              		.loc 1 504 7 is_stmt 0 view .LVU246
 825 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 826              	.LVL38:
 504:Core/Src/main.c ****   {
 827              		.loc 1 504 6 view .LVU247
 828 002e 90B9     		cbnz	r0, .L44
 508:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 829              		.loc 1 508 3 is_stmt 1 view .LVU248
 508:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 830              		.loc 1 508 34 is_stmt 0 view .LVU249
 831 0030 4FF48053 		mov	r3, #4096
 832 0034 0493     		str	r3, [sp, #16]
 509:Core/Src/main.c ****   {
 833              		.loc 1 509 3 is_stmt 1 view .LVU250
 509:Core/Src/main.c ****   {
 834              		.loc 1 509 7 is_stmt 0 view .LVU251
 835 0036 04A9     		add	r1, sp, #16
 836 0038 0A48     		ldr	r0, .L47
 837 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 838              	.LVL39:
 509:Core/Src/main.c ****   {
 839              		.loc 1 509 6 view .LVU252
 840 003e 60B9     		cbnz	r0, .L45
 513:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 841              		.loc 1 513 3 is_stmt 1 view .LVU253
 513:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 842              		.loc 1 513 37 is_stmt 0 view .LVU254
 843 0040 0023     		movs	r3, #0
 844 0042 0193     		str	r3, [sp, #4]
 514:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 845              		.loc 1 514 3 is_stmt 1 view .LVU255
 514:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 846              		.loc 1 514 33 is_stmt 0 view .LVU256
 847 0044 0393     		str	r3, [sp, #12]
 515:Core/Src/main.c ****   {
 848              		.loc 1 515 3 is_stmt 1 view .LVU257
 515:Core/Src/main.c ****   {
 849              		.loc 1 515 7 is_stmt 0 view .LVU258
 850 0046 01A9     		add	r1, sp, #4
 851 0048 0648     		ldr	r0, .L47
 852 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 853              	.LVL40:
 515:Core/Src/main.c ****   {
 854              		.loc 1 515 6 view .LVU259
 855 004e 30B9     		cbnz	r0, .L46
 523:Core/Src/main.c **** 
 856              		.loc 1 523 1 view .LVU260
 857 0050 09B0     		add	sp, sp, #36
 858              		.cfi_remember_state
 859              		.cfi_def_cfa_offset 4
 860              		@ sp needed
 861 0052 5DF804FB 		ldr	pc, [sp], #4
 862              	.L44:
 863              		.cfi_restore_state
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 34


 506:Core/Src/main.c ****   }
 864              		.loc 1 506 5 is_stmt 1 view .LVU261
 865 0056 FFF7FEFF 		bl	Error_Handler
 866              	.LVL41:
 867              	.L45:
 511:Core/Src/main.c ****   }
 868              		.loc 1 511 5 view .LVU262
 869 005a FFF7FEFF 		bl	Error_Handler
 870              	.LVL42:
 871              	.L46:
 517:Core/Src/main.c ****   }
 872              		.loc 1 517 5 view .LVU263
 873 005e FFF7FEFF 		bl	Error_Handler
 874              	.LVL43:
 875              	.L48:
 876 0062 00BF     		.align	2
 877              	.L47:
 878 0064 00000000 		.word	.LANCHOR6
 879 0068 00080040 		.word	1073743872
 880              		.cfi_endproc
 881              	.LFE333:
 883              		.section	.text.MX_UART4_Init,"ax",%progbits
 884              		.align	1
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	MX_UART4_Init:
 890              	.LFB331:
 371:Core/Src/main.c **** 
 891              		.loc 1 371 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895 0000 08B5     		push	{r3, lr}
 896              		.cfi_def_cfa_offset 8
 897              		.cfi_offset 3, -8
 898              		.cfi_offset 14, -4
 380:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 899              		.loc 1 380 3 view .LVU265
 380:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 900              		.loc 1 380 19 is_stmt 0 view .LVU266
 901 0002 1548     		ldr	r0, .L59
 902 0004 154B     		ldr	r3, .L59+4
 903 0006 0360     		str	r3, [r0]
 381:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 904              		.loc 1 381 3 is_stmt 1 view .LVU267
 381:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 905              		.loc 1 381 24 is_stmt 0 view .LVU268
 906 0008 4FF4E133 		mov	r3, #115200
 907 000c 4360     		str	r3, [r0, #4]
 382:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 908              		.loc 1 382 3 is_stmt 1 view .LVU269
 382:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 909              		.loc 1 382 26 is_stmt 0 view .LVU270
 910 000e 0023     		movs	r3, #0
 911 0010 8360     		str	r3, [r0, #8]
 383:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 35


 912              		.loc 1 383 3 is_stmt 1 view .LVU271
 383:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 913              		.loc 1 383 24 is_stmt 0 view .LVU272
 914 0012 C360     		str	r3, [r0, #12]
 384:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 915              		.loc 1 384 3 is_stmt 1 view .LVU273
 384:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 916              		.loc 1 384 22 is_stmt 0 view .LVU274
 917 0014 0361     		str	r3, [r0, #16]
 385:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 918              		.loc 1 385 3 is_stmt 1 view .LVU275
 385:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 919              		.loc 1 385 20 is_stmt 0 view .LVU276
 920 0016 0C22     		movs	r2, #12
 921 0018 4261     		str	r2, [r0, #20]
 386:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 922              		.loc 1 386 3 is_stmt 1 view .LVU277
 386:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 923              		.loc 1 386 25 is_stmt 0 view .LVU278
 924 001a 8361     		str	r3, [r0, #24]
 387:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 925              		.loc 1 387 3 is_stmt 1 view .LVU279
 387:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 926              		.loc 1 387 28 is_stmt 0 view .LVU280
 927 001c C361     		str	r3, [r0, #28]
 388:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 928              		.loc 1 388 3 is_stmt 1 view .LVU281
 388:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 929              		.loc 1 388 30 is_stmt 0 view .LVU282
 930 001e 0362     		str	r3, [r0, #32]
 389:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 931              		.loc 1 389 3 is_stmt 1 view .LVU283
 389:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 932              		.loc 1 389 30 is_stmt 0 view .LVU284
 933 0020 4362     		str	r3, [r0, #36]
 390:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 934              		.loc 1 390 3 is_stmt 1 view .LVU285
 390:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 935              		.loc 1 390 38 is_stmt 0 view .LVU286
 936 0022 8362     		str	r3, [r0, #40]
 391:Core/Src/main.c ****   {
 937              		.loc 1 391 3 is_stmt 1 view .LVU287
 391:Core/Src/main.c ****   {
 938              		.loc 1 391 7 is_stmt 0 view .LVU288
 939 0024 FFF7FEFF 		bl	HAL_UART_Init
 940              	.LVL44:
 391:Core/Src/main.c ****   {
 941              		.loc 1 391 6 view .LVU289
 942 0028 70B9     		cbnz	r0, .L55
 395:Core/Src/main.c ****   {
 943              		.loc 1 395 3 is_stmt 1 view .LVU290
 395:Core/Src/main.c ****   {
 944              		.loc 1 395 7 is_stmt 0 view .LVU291
 945 002a 0021     		movs	r1, #0
 946 002c 0A48     		ldr	r0, .L59
 947 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 948              	.LVL45:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 36


 395:Core/Src/main.c ****   {
 949              		.loc 1 395 6 view .LVU292
 950 0032 58B9     		cbnz	r0, .L56
 399:Core/Src/main.c ****   {
 951              		.loc 1 399 3 is_stmt 1 view .LVU293
 399:Core/Src/main.c ****   {
 952              		.loc 1 399 7 is_stmt 0 view .LVU294
 953 0034 0021     		movs	r1, #0
 954 0036 0848     		ldr	r0, .L59
 955 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 956              	.LVL46:
 399:Core/Src/main.c ****   {
 957              		.loc 1 399 6 view .LVU295
 958 003c 40B9     		cbnz	r0, .L57
 403:Core/Src/main.c ****   {
 959              		.loc 1 403 3 is_stmt 1 view .LVU296
 403:Core/Src/main.c ****   {
 960              		.loc 1 403 7 is_stmt 0 view .LVU297
 961 003e 0648     		ldr	r0, .L59
 962 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 963              	.LVL47:
 403:Core/Src/main.c ****   {
 964              		.loc 1 403 6 view .LVU298
 965 0044 30B9     		cbnz	r0, .L58
 411:Core/Src/main.c **** 
 966              		.loc 1 411 1 view .LVU299
 967 0046 08BD     		pop	{r3, pc}
 968              	.L55:
 393:Core/Src/main.c ****   }
 969              		.loc 1 393 5 is_stmt 1 view .LVU300
 970 0048 FFF7FEFF 		bl	Error_Handler
 971              	.LVL48:
 972              	.L56:
 397:Core/Src/main.c ****   }
 973              		.loc 1 397 5 view .LVU301
 974 004c FFF7FEFF 		bl	Error_Handler
 975              	.LVL49:
 976              	.L57:
 401:Core/Src/main.c ****   }
 977              		.loc 1 401 5 view .LVU302
 978 0050 FFF7FEFF 		bl	Error_Handler
 979              	.LVL50:
 980              	.L58:
 405:Core/Src/main.c ****   }
 981              		.loc 1 405 5 view .LVU303
 982 0054 FFF7FEFF 		bl	Error_Handler
 983              	.LVL51:
 984              	.L60:
 985              		.align	2
 986              	.L59:
 987 0058 00000000 		.word	.LANCHOR7
 988 005c 004C0040 		.word	1073761280
 989              		.cfi_endproc
 990              	.LFE331:
 992              		.section	.text.MX_TIM3_Init,"ax",%progbits
 993              		.align	1
 994              		.syntax unified
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 37


 995              		.thumb
 996              		.thumb_func
 998              	MX_TIM3_Init:
 999              	.LFB332:
 419:Core/Src/main.c **** 
 1000              		.loc 1 419 1 view -0
 1001              		.cfi_startproc
 1002              		@ args = 0, pretend = 0, frame = 56
 1003              		@ frame_needed = 0, uses_anonymous_args = 0
 1004 0000 00B5     		push	{lr}
 1005              		.cfi_def_cfa_offset 4
 1006              		.cfi_offset 14, -4
 1007 0002 8FB0     		sub	sp, sp, #60
 1008              		.cfi_def_cfa_offset 64
 425:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1009              		.loc 1 425 3 view .LVU305
 425:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1010              		.loc 1 425 26 is_stmt 0 view .LVU306
 1011 0004 0023     		movs	r3, #0
 1012 0006 0A93     		str	r3, [sp, #40]
 1013 0008 0B93     		str	r3, [sp, #44]
 1014 000a 0C93     		str	r3, [sp, #48]
 1015 000c 0D93     		str	r3, [sp, #52]
 426:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1016              		.loc 1 426 3 is_stmt 1 view .LVU307
 426:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1017              		.loc 1 426 27 is_stmt 0 view .LVU308
 1018 000e 0793     		str	r3, [sp, #28]
 1019 0010 0893     		str	r3, [sp, #32]
 1020 0012 0993     		str	r3, [sp, #36]
 427:Core/Src/main.c **** 
 1021              		.loc 1 427 3 is_stmt 1 view .LVU309
 427:Core/Src/main.c **** 
 1022              		.loc 1 427 22 is_stmt 0 view .LVU310
 1023 0014 0093     		str	r3, [sp]
 1024 0016 0193     		str	r3, [sp, #4]
 1025 0018 0293     		str	r3, [sp, #8]
 1026 001a 0393     		str	r3, [sp, #12]
 1027 001c 0493     		str	r3, [sp, #16]
 1028 001e 0593     		str	r3, [sp, #20]
 1029 0020 0693     		str	r3, [sp, #24]
 432:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 1030              		.loc 1 432 3 is_stmt 1 view .LVU311
 432:Core/Src/main.c ****   htim3.Init.Prescaler = 119;
 1031              		.loc 1 432 18 is_stmt 0 view .LVU312
 1032 0022 2748     		ldr	r0, .L77
 1033 0024 274A     		ldr	r2, .L77+4
 1034 0026 0260     		str	r2, [r0]
 433:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1035              		.loc 1 433 3 is_stmt 1 view .LVU313
 433:Core/Src/main.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1036              		.loc 1 433 24 is_stmt 0 view .LVU314
 1037 0028 7722     		movs	r2, #119
 1038 002a 4260     		str	r2, [r0, #4]
 434:Core/Src/main.c ****   htim3.Init.Period = 99;
 1039              		.loc 1 434 3 is_stmt 1 view .LVU315
 434:Core/Src/main.c ****   htim3.Init.Period = 99;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 38


 1040              		.loc 1 434 26 is_stmt 0 view .LVU316
 1041 002c 8360     		str	r3, [r0, #8]
 435:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1042              		.loc 1 435 3 is_stmt 1 view .LVU317
 435:Core/Src/main.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1043              		.loc 1 435 21 is_stmt 0 view .LVU318
 1044 002e 6322     		movs	r2, #99
 1045 0030 C260     		str	r2, [r0, #12]
 436:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1046              		.loc 1 436 3 is_stmt 1 view .LVU319
 436:Core/Src/main.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1047              		.loc 1 436 28 is_stmt 0 view .LVU320
 1048 0032 0361     		str	r3, [r0, #16]
 437:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1049              		.loc 1 437 3 is_stmt 1 view .LVU321
 437:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 1050              		.loc 1 437 32 is_stmt 0 view .LVU322
 1051 0034 8023     		movs	r3, #128
 1052 0036 8361     		str	r3, [r0, #24]
 438:Core/Src/main.c ****   {
 1053              		.loc 1 438 3 is_stmt 1 view .LVU323
 438:Core/Src/main.c ****   {
 1054              		.loc 1 438 7 is_stmt 0 view .LVU324
 1055 0038 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1056              	.LVL52:
 438:Core/Src/main.c ****   {
 1057              		.loc 1 438 6 view .LVU325
 1058 003c 0028     		cmp	r0, #0
 1059 003e 30D1     		bne	.L70
 442:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1060              		.loc 1 442 3 is_stmt 1 view .LVU326
 442:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 1061              		.loc 1 442 34 is_stmt 0 view .LVU327
 1062 0040 4FF48053 		mov	r3, #4096
 1063 0044 0A93     		str	r3, [sp, #40]
 443:Core/Src/main.c ****   {
 1064              		.loc 1 443 3 is_stmt 1 view .LVU328
 443:Core/Src/main.c ****   {
 1065              		.loc 1 443 7 is_stmt 0 view .LVU329
 1066 0046 0AA9     		add	r1, sp, #40
 1067 0048 1D48     		ldr	r0, .L77
 1068 004a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1069              	.LVL53:
 443:Core/Src/main.c ****   {
 1070              		.loc 1 443 6 view .LVU330
 1071 004e 50BB     		cbnz	r0, .L71
 447:Core/Src/main.c ****   {
 1072              		.loc 1 447 3 is_stmt 1 view .LVU331
 447:Core/Src/main.c ****   {
 1073              		.loc 1 447 7 is_stmt 0 view .LVU332
 1074 0050 1B48     		ldr	r0, .L77
 1075 0052 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1076              	.LVL54:
 447:Core/Src/main.c ****   {
 1077              		.loc 1 447 6 view .LVU333
 1078 0056 40BB     		cbnz	r0, .L72
 451:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 39


 1079              		.loc 1 451 3 is_stmt 1 view .LVU334
 451:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1080              		.loc 1 451 37 is_stmt 0 view .LVU335
 1081 0058 0023     		movs	r3, #0
 1082 005a 0793     		str	r3, [sp, #28]
 452:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1083              		.loc 1 452 3 is_stmt 1 view .LVU336
 452:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1084              		.loc 1 452 33 is_stmt 0 view .LVU337
 1085 005c 0993     		str	r3, [sp, #36]
 453:Core/Src/main.c ****   {
 1086              		.loc 1 453 3 is_stmt 1 view .LVU338
 453:Core/Src/main.c ****   {
 1087              		.loc 1 453 7 is_stmt 0 view .LVU339
 1088 005e 07A9     		add	r1, sp, #28
 1089 0060 1748     		ldr	r0, .L77
 1090 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1091              	.LVL55:
 453:Core/Src/main.c ****   {
 1092              		.loc 1 453 6 view .LVU340
 1093 0066 10BB     		cbnz	r0, .L73
 457:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1094              		.loc 1 457 3 is_stmt 1 view .LVU341
 457:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1095              		.loc 1 457 20 is_stmt 0 view .LVU342
 1096 0068 6023     		movs	r3, #96
 1097 006a 0093     		str	r3, [sp]
 458:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1098              		.loc 1 458 3 is_stmt 1 view .LVU343
 458:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1099              		.loc 1 458 19 is_stmt 0 view .LVU344
 1100 006c 0022     		movs	r2, #0
 1101 006e 0192     		str	r2, [sp, #4]
 459:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1102              		.loc 1 459 3 is_stmt 1 view .LVU345
 459:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1103              		.loc 1 459 24 is_stmt 0 view .LVU346
 1104 0070 0292     		str	r2, [sp, #8]
 460:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1105              		.loc 1 460 3 is_stmt 1 view .LVU347
 460:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1106              		.loc 1 460 24 is_stmt 0 view .LVU348
 1107 0072 0492     		str	r2, [sp, #16]
 461:Core/Src/main.c ****   {
 1108              		.loc 1 461 3 is_stmt 1 view .LVU349
 461:Core/Src/main.c ****   {
 1109              		.loc 1 461 7 is_stmt 0 view .LVU350
 1110 0074 6946     		mov	r1, sp
 1111 0076 1248     		ldr	r0, .L77
 1112 0078 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1113              	.LVL56:
 461:Core/Src/main.c ****   {
 1114              		.loc 1 461 6 view .LVU351
 1115 007c C8B9     		cbnz	r0, .L74
 465:Core/Src/main.c ****   {
 1116              		.loc 1 465 3 is_stmt 1 view .LVU352
 465:Core/Src/main.c ****   {
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 40


 1117              		.loc 1 465 7 is_stmt 0 view .LVU353
 1118 007e 0422     		movs	r2, #4
 1119 0080 6946     		mov	r1, sp
 1120 0082 0F48     		ldr	r0, .L77
 1121 0084 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1122              	.LVL57:
 465:Core/Src/main.c ****   {
 1123              		.loc 1 465 6 view .LVU354
 1124 0088 A8B9     		cbnz	r0, .L75
 469:Core/Src/main.c ****   {
 1125              		.loc 1 469 3 is_stmt 1 view .LVU355
 469:Core/Src/main.c ****   {
 1126              		.loc 1 469 7 is_stmt 0 view .LVU356
 1127 008a 0822     		movs	r2, #8
 1128 008c 6946     		mov	r1, sp
 1129 008e 0C48     		ldr	r0, .L77
 1130 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1131              	.LVL58:
 469:Core/Src/main.c ****   {
 1132              		.loc 1 469 6 view .LVU357
 1133 0094 88B9     		cbnz	r0, .L76
 476:Core/Src/main.c **** 
 1134              		.loc 1 476 3 is_stmt 1 view .LVU358
 1135 0096 0A48     		ldr	r0, .L77
 1136 0098 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1137              	.LVL59:
 478:Core/Src/main.c **** 
 1138              		.loc 1 478 1 is_stmt 0 view .LVU359
 1139 009c 0FB0     		add	sp, sp, #60
 1140              		.cfi_remember_state
 1141              		.cfi_def_cfa_offset 4
 1142              		@ sp needed
 1143 009e 5DF804FB 		ldr	pc, [sp], #4
 1144              	.L70:
 1145              		.cfi_restore_state
 440:Core/Src/main.c ****   }
 1146              		.loc 1 440 5 is_stmt 1 view .LVU360
 1147 00a2 FFF7FEFF 		bl	Error_Handler
 1148              	.LVL60:
 1149              	.L71:
 445:Core/Src/main.c ****   }
 1150              		.loc 1 445 5 view .LVU361
 1151 00a6 FFF7FEFF 		bl	Error_Handler
 1152              	.LVL61:
 1153              	.L72:
 449:Core/Src/main.c ****   }
 1154              		.loc 1 449 5 view .LVU362
 1155 00aa FFF7FEFF 		bl	Error_Handler
 1156              	.LVL62:
 1157              	.L73:
 455:Core/Src/main.c ****   }
 1158              		.loc 1 455 5 view .LVU363
 1159 00ae FFF7FEFF 		bl	Error_Handler
 1160              	.LVL63:
 1161              	.L74:
 463:Core/Src/main.c ****   }
 1162              		.loc 1 463 5 view .LVU364
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 41


 1163 00b2 FFF7FEFF 		bl	Error_Handler
 1164              	.LVL64:
 1165              	.L75:
 467:Core/Src/main.c ****   }
 1166              		.loc 1 467 5 view .LVU365
 1167 00b6 FFF7FEFF 		bl	Error_Handler
 1168              	.LVL65:
 1169              	.L76:
 471:Core/Src/main.c ****   }
 1170              		.loc 1 471 5 view .LVU366
 1171 00ba FFF7FEFF 		bl	Error_Handler
 1172              	.LVL66:
 1173              	.L78:
 1174 00be 00BF     		.align	2
 1175              	.L77:
 1176 00c0 00000000 		.word	.LANCHOR8
 1177 00c4 00040040 		.word	1073742848
 1178              		.cfi_endproc
 1179              	.LFE332:
 1181              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1182              		.align	1
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1187              	MX_ADC1_Init:
 1188              	.LFB329:
 233:Core/Src/main.c **** 
 1189              		.loc 1 233 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 40
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193 0000 00B5     		push	{lr}
 1194              		.cfi_def_cfa_offset 4
 1195              		.cfi_offset 14, -4
 1196 0002 8BB0     		sub	sp, sp, #44
 1197              		.cfi_def_cfa_offset 48
 239:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1198              		.loc 1 239 3 view .LVU368
 239:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1199              		.loc 1 239 24 is_stmt 0 view .LVU369
 1200 0004 0023     		movs	r3, #0
 1201 0006 0793     		str	r3, [sp, #28]
 1202 0008 0893     		str	r3, [sp, #32]
 1203 000a 0993     		str	r3, [sp, #36]
 240:Core/Src/main.c **** 
 1204              		.loc 1 240 3 is_stmt 1 view .LVU370
 240:Core/Src/main.c **** 
 1205              		.loc 1 240 26 is_stmt 0 view .LVU371
 1206 000c 0193     		str	r3, [sp, #4]
 1207 000e 0293     		str	r3, [sp, #8]
 1208 0010 0393     		str	r3, [sp, #12]
 1209 0012 0493     		str	r3, [sp, #16]
 1210 0014 0593     		str	r3, [sp, #20]
 1211 0016 0693     		str	r3, [sp, #24]
 248:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1212              		.loc 1 248 3 is_stmt 1 view .LVU372
 248:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 42


 1213              		.loc 1 248 18 is_stmt 0 view .LVU373
 1214 0018 2A48     		ldr	r0, .L91
 1215 001a 2B4A     		ldr	r2, .L91+4
 1216 001c 0260     		str	r2, [r0]
 249:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1217              		.loc 1 249 3 is_stmt 1 view .LVU374
 249:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1218              		.loc 1 249 29 is_stmt 0 view .LVU375
 1219 001e 4360     		str	r3, [r0, #4]
 250:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1220              		.loc 1 250 3 is_stmt 1 view .LVU376
 250:Core/Src/main.c ****   hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 1221              		.loc 1 250 25 is_stmt 0 view .LVU377
 1222 0020 8360     		str	r3, [r0, #8]
 251:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1223              		.loc 1 251 3 is_stmt 1 view .LVU378
 251:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 1224              		.loc 1 251 24 is_stmt 0 view .LVU379
 1225 0022 C360     		str	r3, [r0, #12]
 252:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1226              		.loc 1 252 3 is_stmt 1 view .LVU380
 252:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1227              		.loc 1 252 27 is_stmt 0 view .LVU381
 1228 0024 0122     		movs	r2, #1
 1229 0026 0261     		str	r2, [r0, #16]
 253:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1230              		.loc 1 253 3 is_stmt 1 view .LVU382
 253:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1231              		.loc 1 253 27 is_stmt 0 view .LVU383
 1232 0028 0421     		movs	r1, #4
 1233 002a 4161     		str	r1, [r0, #20]
 254:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1234              		.loc 1 254 3 is_stmt 1 view .LVU384
 254:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1235              		.loc 1 254 31 is_stmt 0 view .LVU385
 1236 002c 0376     		strb	r3, [r0, #24]
 255:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1237              		.loc 1 255 3 is_stmt 1 view .LVU386
 255:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 3;
 1238              		.loc 1 255 33 is_stmt 0 view .LVU387
 1239 002e 4276     		strb	r2, [r0, #25]
 256:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1240              		.loc 1 256 3 is_stmt 1 view .LVU388
 256:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1241              		.loc 1 256 30 is_stmt 0 view .LVU389
 1242 0030 0321     		movs	r1, #3
 1243 0032 C161     		str	r1, [r0, #28]
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1244              		.loc 1 257 3 is_stmt 1 view .LVU390
 257:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1245              		.loc 1 257 36 is_stmt 0 view .LVU391
 1246 0034 80F82030 		strb	r3, [r0, #32]
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1247              		.loc 1 258 3 is_stmt 1 view .LVU392
 258:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1248              		.loc 1 258 31 is_stmt 0 view .LVU393
 1249 0038 8362     		str	r3, [r0, #40]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 43


 259:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1250              		.loc 1 259 3 is_stmt 1 view .LVU394
 259:Core/Src/main.c ****   hadc1.Init.DMAContinuousRequests = ENABLE;
 1251              		.loc 1 259 35 is_stmt 0 view .LVU395
 1252 003a C362     		str	r3, [r0, #44]
 260:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1253              		.loc 1 260 3 is_stmt 1 view .LVU396
 260:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1254              		.loc 1 260 36 is_stmt 0 view .LVU397
 1255 003c 80F83020 		strb	r2, [r0, #48]
 261:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1256              		.loc 1 261 3 is_stmt 1 view .LVU398
 261:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1257              		.loc 1 261 22 is_stmt 0 view .LVU399
 1258 0040 4363     		str	r3, [r0, #52]
 262:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1259              		.loc 1 262 3 is_stmt 1 view .LVU400
 262:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_16;
 1260              		.loc 1 262 31 is_stmt 0 view .LVU401
 1261 0042 80F83820 		strb	r2, [r0, #56]
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1262              		.loc 1 263 3 is_stmt 1 view .LVU402
 263:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 1263              		.loc 1 263 33 is_stmt 0 view .LVU403
 1264 0046 0C21     		movs	r1, #12
 1265 0048 C163     		str	r1, [r0, #60]
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1266              		.loc 1 264 3 is_stmt 1 view .LVU404
 264:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1267              		.loc 1 264 41 is_stmt 0 view .LVU405
 1268 004a 0364     		str	r3, [r0, #64]
 265:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1269              		.loc 1 265 3 is_stmt 1 view .LVU406
 265:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1270              		.loc 1 265 41 is_stmt 0 view .LVU407
 1271 004c 4364     		str	r3, [r0, #68]
 266:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1272              		.loc 1 266 3 is_stmt 1 view .LVU408
 266:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1273              		.loc 1 266 49 is_stmt 0 view .LVU409
 1274 004e 8264     		str	r2, [r0, #72]
 267:Core/Src/main.c ****   {
 1275              		.loc 1 267 3 is_stmt 1 view .LVU410
 267:Core/Src/main.c ****   {
 1276              		.loc 1 267 7 is_stmt 0 view .LVU411
 1277 0050 FFF7FEFF 		bl	HAL_ADC_Init
 1278              	.LVL67:
 267:Core/Src/main.c ****   {
 1279              		.loc 1 267 6 view .LVU412
 1280 0054 0028     		cmp	r0, #0
 1281 0056 2BD1     		bne	.L86
 274:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1282              		.loc 1 274 3 is_stmt 1 view .LVU413
 274:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1283              		.loc 1 274 18 is_stmt 0 view .LVU414
 1284 0058 0023     		movs	r3, #0
 1285 005a 0793     		str	r3, [sp, #28]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 44


 275:Core/Src/main.c ****   {
 1286              		.loc 1 275 3 is_stmt 1 view .LVU415
 275:Core/Src/main.c ****   {
 1287              		.loc 1 275 7 is_stmt 0 view .LVU416
 1288 005c 07A9     		add	r1, sp, #28
 1289 005e 1948     		ldr	r0, .L91
 1290 0060 FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1291              	.LVL68:
 275:Core/Src/main.c ****   {
 1292              		.loc 1 275 6 view .LVU417
 1293 0064 30BB     		cbnz	r0, .L87
 282:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1294              		.loc 1 282 3 is_stmt 1 view .LVU418
 282:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1295              		.loc 1 282 19 is_stmt 0 view .LVU419
 1296 0066 194B     		ldr	r3, .L91+8
 1297 0068 0193     		str	r3, [sp, #4]
 283:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1298              		.loc 1 283 3 is_stmt 1 view .LVU420
 283:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 1299              		.loc 1 283 16 is_stmt 0 view .LVU421
 1300 006a 0623     		movs	r3, #6
 1301 006c 0293     		str	r3, [sp, #8]
 284:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1302              		.loc 1 284 3 is_stmt 1 view .LVU422
 284:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1303              		.loc 1 284 24 is_stmt 0 view .LVU423
 1304 006e 0393     		str	r3, [sp, #12]
 285:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1305              		.loc 1 285 3 is_stmt 1 view .LVU424
 285:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1306              		.loc 1 285 22 is_stmt 0 view .LVU425
 1307 0070 7F23     		movs	r3, #127
 1308 0072 0493     		str	r3, [sp, #16]
 286:Core/Src/main.c ****   sConfig.Offset = 0;
 1309              		.loc 1 286 3 is_stmt 1 view .LVU426
 286:Core/Src/main.c ****   sConfig.Offset = 0;
 1310              		.loc 1 286 24 is_stmt 0 view .LVU427
 1311 0074 0423     		movs	r3, #4
 1312 0076 0593     		str	r3, [sp, #20]
 287:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1313              		.loc 1 287 3 is_stmt 1 view .LVU428
 287:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1314              		.loc 1 287 18 is_stmt 0 view .LVU429
 1315 0078 0023     		movs	r3, #0
 1316 007a 0693     		str	r3, [sp, #24]
 288:Core/Src/main.c ****   {
 1317              		.loc 1 288 3 is_stmt 1 view .LVU430
 288:Core/Src/main.c ****   {
 1318              		.loc 1 288 7 is_stmt 0 view .LVU431
 1319 007c 01A9     		add	r1, sp, #4
 1320 007e 1148     		ldr	r0, .L91
 1321 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1322              	.LVL69:
 288:Core/Src/main.c ****   {
 1323              		.loc 1 288 6 view .LVU432
 1324 0084 C0B9     		cbnz	r0, .L88
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 45


 295:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1325              		.loc 1 295 3 is_stmt 1 view .LVU433
 295:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_2;
 1326              		.loc 1 295 19 is_stmt 0 view .LVU434
 1327 0086 124B     		ldr	r3, .L91+12
 1328 0088 0193     		str	r3, [sp, #4]
 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1329              		.loc 1 296 3 is_stmt 1 view .LVU435
 296:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1330              		.loc 1 296 16 is_stmt 0 view .LVU436
 1331 008a 0C23     		movs	r3, #12
 1332 008c 0293     		str	r3, [sp, #8]
 297:Core/Src/main.c ****   {
 1333              		.loc 1 297 3 is_stmt 1 view .LVU437
 297:Core/Src/main.c ****   {
 1334              		.loc 1 297 7 is_stmt 0 view .LVU438
 1335 008e 01A9     		add	r1, sp, #4
 1336 0090 0C48     		ldr	r0, .L91
 1337 0092 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1338              	.LVL70:
 297:Core/Src/main.c ****   {
 1339              		.loc 1 297 6 view .LVU439
 1340 0096 88B9     		cbnz	r0, .L89
 304:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1341              		.loc 1 304 3 is_stmt 1 view .LVU440
 304:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_3;
 1342              		.loc 1 304 19 is_stmt 0 view .LVU441
 1343 0098 0E4B     		ldr	r3, .L91+16
 1344 009a 0193     		str	r3, [sp, #4]
 305:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1345              		.loc 1 305 3 is_stmt 1 view .LVU442
 305:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1346              		.loc 1 305 16 is_stmt 0 view .LVU443
 1347 009c 1223     		movs	r3, #18
 1348 009e 0293     		str	r3, [sp, #8]
 306:Core/Src/main.c ****   {
 1349              		.loc 1 306 3 is_stmt 1 view .LVU444
 306:Core/Src/main.c ****   {
 1350              		.loc 1 306 7 is_stmt 0 view .LVU445
 1351 00a0 01A9     		add	r1, sp, #4
 1352 00a2 0848     		ldr	r0, .L91
 1353 00a4 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1354              	.LVL71:
 306:Core/Src/main.c ****   {
 1355              		.loc 1 306 6 view .LVU446
 1356 00a8 50B9     		cbnz	r0, .L90
 314:Core/Src/main.c **** 
 1357              		.loc 1 314 1 view .LVU447
 1358 00aa 0BB0     		add	sp, sp, #44
 1359              		.cfi_remember_state
 1360              		.cfi_def_cfa_offset 4
 1361              		@ sp needed
 1362 00ac 5DF804FB 		ldr	pc, [sp], #4
 1363              	.L86:
 1364              		.cfi_restore_state
 269:Core/Src/main.c ****   }
 1365              		.loc 1 269 5 is_stmt 1 view .LVU448
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 46


 1366 00b0 FFF7FEFF 		bl	Error_Handler
 1367              	.LVL72:
 1368              	.L87:
 277:Core/Src/main.c ****   }
 1369              		.loc 1 277 5 view .LVU449
 1370 00b4 FFF7FEFF 		bl	Error_Handler
 1371              	.LVL73:
 1372              	.L88:
 290:Core/Src/main.c ****   }
 1373              		.loc 1 290 5 view .LVU450
 1374 00b8 FFF7FEFF 		bl	Error_Handler
 1375              	.LVL74:
 1376              	.L89:
 299:Core/Src/main.c ****   }
 1377              		.loc 1 299 5 view .LVU451
 1378 00bc FFF7FEFF 		bl	Error_Handler
 1379              	.LVL75:
 1380              	.L90:
 308:Core/Src/main.c ****   }
 1381              		.loc 1 308 5 view .LVU452
 1382 00c0 FFF7FEFF 		bl	Error_Handler
 1383              	.LVL76:
 1384              	.L92:
 1385              		.align	2
 1386              	.L91:
 1387 00c4 00000000 		.word	.LANCHOR9
 1388 00c8 00000450 		.word	1342439424
 1389 00cc 02003004 		.word	70254594
 1390 00d0 04006008 		.word	140509188
 1391 00d4 000052C7 		.word	-950927360
 1392              		.cfi_endproc
 1393              	.LFE329:
 1395              		.section	.text.SystemClock_Config,"ax",%progbits
 1396              		.align	1
 1397              		.global	SystemClock_Config
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
 1402              	SystemClock_Config:
 1403              	.LFB328:
 181:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1404              		.loc 1 181 1 view -0
 1405              		.cfi_startproc
 1406              		@ args = 0, pretend = 0, frame = 96
 1407              		@ frame_needed = 0, uses_anonymous_args = 0
 1408 0000 00B5     		push	{lr}
 1409              		.cfi_def_cfa_offset 4
 1410              		.cfi_offset 14, -4
 1411 0002 99B0     		sub	sp, sp, #100
 1412              		.cfi_def_cfa_offset 104
 182:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1413              		.loc 1 182 3 view .LVU454
 182:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1414              		.loc 1 182 22 is_stmt 0 view .LVU455
 1415 0004 4822     		movs	r2, #72
 1416 0006 0021     		movs	r1, #0
 1417 0008 06A8     		add	r0, sp, #24
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 47


 1418 000a FFF7FEFF 		bl	memset
 1419              	.LVL77:
 183:Core/Src/main.c **** 
 1420              		.loc 1 183 3 is_stmt 1 view .LVU456
 183:Core/Src/main.c **** 
 1421              		.loc 1 183 22 is_stmt 0 view .LVU457
 1422 000e 0020     		movs	r0, #0
 1423 0010 0190     		str	r0, [sp, #4]
 1424 0012 0290     		str	r0, [sp, #8]
 1425 0014 0390     		str	r0, [sp, #12]
 1426 0016 0490     		str	r0, [sp, #16]
 1427 0018 0590     		str	r0, [sp, #20]
 187:Core/Src/main.c ****   {
 1428              		.loc 1 187 3 is_stmt 1 view .LVU458
 187:Core/Src/main.c ****   {
 1429              		.loc 1 187 7 is_stmt 0 view .LVU459
 1430 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1431              	.LVL78:
 187:Core/Src/main.c ****   {
 1432              		.loc 1 187 6 view .LVU460
 1433 001e 28BB     		cbnz	r0, .L98
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1434              		.loc 1 195 3 is_stmt 1 view .LVU461
 195:Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1435              		.loc 1 195 36 is_stmt 0 view .LVU462
 1436 0020 3023     		movs	r3, #48
 1437 0022 0693     		str	r3, [sp, #24]
 196:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1438              		.loc 1 196 3 is_stmt 1 view .LVU463
 196:Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1439              		.loc 1 196 32 is_stmt 0 view .LVU464
 1440 0024 0122     		movs	r2, #1
 1441 0026 1092     		str	r2, [sp, #64]
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1442              		.loc 1 197 3 is_stmt 1 view .LVU465
 197:Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = 0;
 1443              		.loc 1 197 30 is_stmt 0 view .LVU466
 1444 0028 0D92     		str	r2, [sp, #52]
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1445              		.loc 1 198 3 is_stmt 1 view .LVU467
 198:Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1446              		.loc 1 198 41 is_stmt 0 view .LVU468
 1447 002a 0023     		movs	r3, #0
 1448 002c 0E93     		str	r3, [sp, #56]
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1449              		.loc 1 199 3 is_stmt 1 view .LVU469
 199:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1450              		.loc 1 199 35 is_stmt 0 view .LVU470
 1451 002e 6023     		movs	r3, #96
 1452 0030 0F93     		str	r3, [sp, #60]
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1453              		.loc 1 200 3 is_stmt 1 view .LVU471
 200:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1454              		.loc 1 200 34 is_stmt 0 view .LVU472
 1455 0032 0223     		movs	r3, #2
 1456 0034 1193     		str	r3, [sp, #68]
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 48


 1457              		.loc 1 201 3 is_stmt 1 view .LVU473
 201:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1458              		.loc 1 201 35 is_stmt 0 view .LVU474
 1459 0036 1292     		str	r2, [sp, #72]
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1460              		.loc 1 202 3 is_stmt 1 view .LVU475
 202:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 60;
 1461              		.loc 1 202 30 is_stmt 0 view .LVU476
 1462 0038 1392     		str	r2, [sp, #76]
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1463              		.loc 1 203 3 is_stmt 1 view .LVU477
 203:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1464              		.loc 1 203 30 is_stmt 0 view .LVU478
 1465 003a 3C22     		movs	r2, #60
 1466 003c 1492     		str	r2, [sp, #80]
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1467              		.loc 1 204 3 is_stmt 1 view .LVU479
 204:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1468              		.loc 1 204 30 is_stmt 0 view .LVU480
 1469 003e 1593     		str	r3, [sp, #84]
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1470              		.loc 1 205 3 is_stmt 1 view .LVU481
 205:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1471              		.loc 1 205 30 is_stmt 0 view .LVU482
 1472 0040 1693     		str	r3, [sp, #88]
 206:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1473              		.loc 1 206 3 is_stmt 1 view .LVU483
 206:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1474              		.loc 1 206 30 is_stmt 0 view .LVU484
 1475 0042 1793     		str	r3, [sp, #92]
 207:Core/Src/main.c ****   {
 1476              		.loc 1 207 3 is_stmt 1 view .LVU485
 207:Core/Src/main.c ****   {
 1477              		.loc 1 207 7 is_stmt 0 view .LVU486
 1478 0044 06A8     		add	r0, sp, #24
 1479 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1480              	.LVL79:
 207:Core/Src/main.c ****   {
 1481              		.loc 1 207 6 view .LVU487
 1482 004a 88B9     		cbnz	r0, .L99
 214:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1483              		.loc 1 214 3 is_stmt 1 view .LVU488
 214:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1484              		.loc 1 214 31 is_stmt 0 view .LVU489
 1485 004c 0F23     		movs	r3, #15
 1486 004e 0193     		str	r3, [sp, #4]
 216:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1487              		.loc 1 216 3 is_stmt 1 view .LVU490
 216:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1488              		.loc 1 216 34 is_stmt 0 view .LVU491
 1489 0050 0323     		movs	r3, #3
 1490 0052 0293     		str	r3, [sp, #8]
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1491              		.loc 1 217 3 is_stmt 1 view .LVU492
 217:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1492              		.loc 1 217 35 is_stmt 0 view .LVU493
 1493 0054 0023     		movs	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 49


 1494 0056 0393     		str	r3, [sp, #12]
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1495              		.loc 1 218 3 is_stmt 1 view .LVU494
 218:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1496              		.loc 1 218 36 is_stmt 0 view .LVU495
 1497 0058 0493     		str	r3, [sp, #16]
 219:Core/Src/main.c **** 
 1498              		.loc 1 219 3 is_stmt 1 view .LVU496
 219:Core/Src/main.c **** 
 1499              		.loc 1 219 36 is_stmt 0 view .LVU497
 1500 005a 0593     		str	r3, [sp, #20]
 221:Core/Src/main.c ****   {
 1501              		.loc 1 221 3 is_stmt 1 view .LVU498
 221:Core/Src/main.c ****   {
 1502              		.loc 1 221 7 is_stmt 0 view .LVU499
 1503 005c 0521     		movs	r1, #5
 1504 005e 01A8     		add	r0, sp, #4
 1505 0060 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1506              	.LVL80:
 221:Core/Src/main.c ****   {
 1507              		.loc 1 221 6 view .LVU500
 1508 0064 30B9     		cbnz	r0, .L100
 225:Core/Src/main.c **** 
 1509              		.loc 1 225 1 view .LVU501
 1510 0066 19B0     		add	sp, sp, #100
 1511              		.cfi_remember_state
 1512              		.cfi_def_cfa_offset 4
 1513              		@ sp needed
 1514 0068 5DF804FB 		ldr	pc, [sp], #4
 1515              	.L98:
 1516              		.cfi_restore_state
 189:Core/Src/main.c ****   }
 1517              		.loc 1 189 5 is_stmt 1 view .LVU502
 1518 006c FFF7FEFF 		bl	Error_Handler
 1519              	.LVL81:
 1520              	.L99:
 209:Core/Src/main.c ****   }
 1521              		.loc 1 209 5 view .LVU503
 1522 0070 FFF7FEFF 		bl	Error_Handler
 1523              	.LVL82:
 1524              	.L100:
 223:Core/Src/main.c ****   }
 1525              		.loc 1 223 5 view .LVU504
 1526 0074 FFF7FEFF 		bl	Error_Handler
 1527              	.LVL83:
 1528              		.cfi_endproc
 1529              	.LFE328:
 1531              		.section	.text.main,"ax",%progbits
 1532              		.align	1
 1533              		.global	main
 1534              		.syntax unified
 1535              		.thumb
 1536              		.thumb_func
 1538              	main:
 1539              	.LFB327:
 101:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1540              		.loc 1 101 1 view -0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 50


 1541              		.cfi_startproc
 1542              		@ Volatile: function does not return.
 1543              		@ args = 0, pretend = 0, frame = 0
 1544              		@ frame_needed = 0, uses_anonymous_args = 0
 1545 0000 08B5     		push	{r3, lr}
 1546              		.cfi_def_cfa_offset 8
 1547              		.cfi_offset 3, -8
 1548              		.cfi_offset 14, -4
 109:Core/Src/main.c **** 
 1549              		.loc 1 109 3 view .LVU506
 1550 0002 FFF7FEFF 		bl	HAL_Init
 1551              	.LVL84:
 116:Core/Src/main.c **** 
 1552              		.loc 1 116 3 view .LVU507
 1553 0006 FFF7FEFF 		bl	SystemClock_Config
 1554              	.LVL85:
 123:Core/Src/main.c ****   MX_DMA_Init();
 1555              		.loc 1 123 3 view .LVU508
 1556 000a FFF7FEFF 		bl	MX_GPIO_Init
 1557              	.LVL86:
 124:Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1558              		.loc 1 124 3 view .LVU509
 1559 000e FFF7FEFF 		bl	MX_DMA_Init
 1560              	.LVL87:
 125:Core/Src/main.c ****   MX_USB_OTG_FS_PCD_Init();
 1561              		.loc 1 125 3 view .LVU510
 1562 0012 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1563              	.LVL88:
 126:Core/Src/main.c ****   MX_TIM4_Init();
 1564              		.loc 1 126 3 view .LVU511
 1565 0016 FFF7FEFF 		bl	MX_USB_OTG_FS_PCD_Init
 1566              	.LVL89:
 127:Core/Src/main.c ****   MX_UART4_Init();
 1567              		.loc 1 127 3 view .LVU512
 1568 001a FFF7FEFF 		bl	MX_TIM4_Init
 1569              	.LVL90:
 128:Core/Src/main.c ****   MX_TIM3_Init();
 1570              		.loc 1 128 3 view .LVU513
 1571 001e FFF7FEFF 		bl	MX_UART4_Init
 1572              	.LVL91:
 129:Core/Src/main.c ****   MX_ADC1_Init();
 1573              		.loc 1 129 3 view .LVU514
 1574 0022 FFF7FEFF 		bl	MX_TIM3_Init
 1575              	.LVL92:
 130:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1576              		.loc 1 130 3 view .LVU515
 1577 0026 FFF7FEFF 		bl	MX_ADC1_Init
 1578              	.LVL93:
 132:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 1579              		.loc 1 132 3 view .LVU516
 1580 002a 2C4C     		ldr	r4, .L107
 1581 002c 0021     		movs	r1, #0
 1582 002e 2046     		mov	r0, r4
 1583 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1584              	.LVL94:
 133:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 1585              		.loc 1 133 3 view .LVU517
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 51


 1586 0034 0421     		movs	r1, #4
 1587 0036 2046     		mov	r0, r4
 1588 0038 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1589              	.LVL95:
 134:Core/Src/main.c ****   HAL_ADC_Start_DMA(&hadc1, value, ADC_CHANNELS);
 1590              		.loc 1 134 3 view .LVU518
 1591 003c 0821     		movs	r1, #8
 1592 003e 2046     		mov	r0, r4
 1593 0040 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1594              	.LVL96:
 135:Core/Src/main.c ****   HAL_TIM_Base_Start(&htim4);
 1595              		.loc 1 135 3 view .LVU519
 1596 0044 0322     		movs	r2, #3
 1597 0046 2649     		ldr	r1, .L107+4
 1598 0048 2648     		ldr	r0, .L107+8
 1599 004a FFF7FEFF 		bl	HAL_ADC_Start_DMA
 1600              	.LVL97:
 136:Core/Src/main.c ****   HAL_UARTEx_ReceiveToIdle_DMA(&hlpuart1, RxBuf, RxBuf_SIZE);
 1601              		.loc 1 136 3 view .LVU520
 1602 004e 2648     		ldr	r0, .L107+12
 1603 0050 FFF7FEFF 		bl	HAL_TIM_Base_Start
 1604              	.LVL98:
 137:Core/Src/main.c ****   __HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 1605              		.loc 1 137 3 view .LVU521
 1606 0054 254C     		ldr	r4, .L107+16
 1607 0056 1422     		movs	r2, #20
 1608 0058 2146     		mov	r1, r4
 1609 005a 2548     		ldr	r0, .L107+20
 1610 005c FFF7FEFF 		bl	HAL_UARTEx_ReceiveToIdle_DMA
 1611              	.LVL99:
 138:Core/Src/main.c ****   memset(&RxBuf[0], 0, sizeof(RxBuf));
 1612              		.loc 1 138 3 view .LVU522
 1613 0060 244B     		ldr	r3, .L107+24
 1614 0062 1A68     		ldr	r2, [r3]
 1615 0064 1368     		ldr	r3, [r2]
 1616 0066 23F00403 		bic	r3, r3, #4
 1617 006a 1360     		str	r3, [r2]
 139:Core/Src/main.c ****   /* USER CODE END 2 */
 1618              		.loc 1 139 3 view .LVU523
 1619 006c 0023     		movs	r3, #0
 1620 006e 2360     		str	r3, [r4]
 1621 0070 6360     		str	r3, [r4, #4]
 1622 0072 A360     		str	r3, [r4, #8]
 1623 0074 E360     		str	r3, [r4, #12]
 1624 0076 2361     		str	r3, [r4, #16]
 1625 0078 0AE0     		b	.L103
 1626              	.L102:
 160:Core/Src/main.c ****     if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == 1)
 1627              		.loc 1 160 5 view .LVU524
 1628 007a 6421     		movs	r1, #100
 1629 007c 0020     		movs	r0, #0
 1630 007e FFF7FEFF 		bl	SetFanSpeed
 1631              	.LVL100:
 161:Core/Src/main.c **** 	  {
 1632              		.loc 1 161 5 view .LVU525
 161:Core/Src/main.c **** 	  {
 1633              		.loc 1 161 8 is_stmt 0 view .LVU526
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 52


 1634 0082 4FF40051 		mov	r1, #8192
 1635 0086 1C48     		ldr	r0, .L107+28
 1636 0088 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 1637              	.LVL101:
 161:Core/Src/main.c **** 	  {
 1638              		.loc 1 161 7 view .LVU527
 1639 008c 0128     		cmp	r0, #1
 1640 008e 0ED0     		beq	.L106
 1641              	.L103:
 144:Core/Src/main.c ****   {
 1642              		.loc 1 144 3 is_stmt 1 view .LVU528
 153:Core/Src/main.c ****     {
 1643              		.loc 1 153 5 view .LVU529
 153:Core/Src/main.c ****     {
 1644              		.loc 1 153 13 is_stmt 0 view .LVU530
 1645 0090 164B     		ldr	r3, .L107+16
 1646 0092 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 153:Core/Src/main.c ****     {
 1647              		.loc 1 153 7 view .LVU531
 1648 0094 002B     		cmp	r3, #0
 1649 0096 F0D0     		beq	.L102
 157:Core/Src/main.c ****         memset(&RxBuf[0], 0, sizeof(RxBuf));
 1650              		.loc 1 157 9 is_stmt 1 view .LVU532
 1651 0098 144C     		ldr	r4, .L107+16
 1652 009a 2046     		mov	r0, r4
 1653 009c FFF7FEFF 		bl	get_command
 1654              	.LVL102:
 158:Core/Src/main.c ****     }
 1655              		.loc 1 158 9 view .LVU533
 1656 00a0 0023     		movs	r3, #0
 1657 00a2 2360     		str	r3, [r4]
 1658 00a4 6360     		str	r3, [r4, #4]
 1659 00a6 A360     		str	r3, [r4, #8]
 1660 00a8 E360     		str	r3, [r4, #12]
 1661 00aa 2361     		str	r3, [r4, #16]
 1662 00ac E5E7     		b	.L102
 1663              	.L106:
 163:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1664              		.loc 1 163 7 view .LVU534
 1665 00ae 0122     		movs	r2, #1
 1666 00b0 0821     		movs	r1, #8
 1667 00b2 1248     		ldr	r0, .L107+32
 1668 00b4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 1669              	.LVL103:
 163:Core/Src/main.c ****       MAKE_MOTOR_STEP(E_AXIS_STEP);
 1670              		.loc 1 163 53 view .LVU535
 164:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1671              		.loc 1 164 7 view .LVU536
 1672 00b8 0121     		movs	r1, #1
 1673 00ba 1148     		ldr	r0, .L107+36
 1674 00bc FFF7FEFF 		bl	HAL_GPIO_TogglePin
 1675              	.LVL104:
 164:Core/Src/main.c ****       DelayMicrosecond(&htim4, 200);
 1676              		.loc 1 164 35 view .LVU537
 165:Core/Src/main.c ****       SetHeating(HOT_END, 30);
 1677              		.loc 1 165 7 view .LVU538
 1678 00c0 C821     		movs	r1, #200
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 53


 1679 00c2 0948     		ldr	r0, .L107+12
 1680 00c4 FFF7FEFF 		bl	DelayMicrosecond
 1681              	.LVL105:
 166:Core/Src/main.c ****       SetFanSpeed(HOT_END_FAN, 50);
 1682              		.loc 1 166 7 view .LVU539
 1683 00c8 1E21     		movs	r1, #30
 1684 00ca 0020     		movs	r0, #0
 1685 00cc FFF7FEFF 		bl	SetHeating
 1686              	.LVL106:
 167:Core/Src/main.c **** 	  }
 1687              		.loc 1 167 7 view .LVU540
 1688 00d0 3221     		movs	r1, #50
 1689 00d2 0020     		movs	r0, #0
 1690 00d4 FFF7FEFF 		bl	SetFanSpeed
 1691              	.LVL107:
 1692 00d8 DAE7     		b	.L103
 1693              	.L108:
 1694 00da 00BF     		.align	2
 1695              	.L107:
 1696 00dc 00000000 		.word	.LANCHOR8
 1697 00e0 00000000 		.word	.LANCHOR3
 1698 00e4 00000000 		.word	.LANCHOR9
 1699 00e8 00000000 		.word	.LANCHOR6
 1700 00ec 00000000 		.word	.LANCHOR0
 1701 00f0 00000000 		.word	.LANCHOR1
 1702 00f4 00000000 		.word	.LANCHOR2
 1703 00f8 00080048 		.word	1207961600
 1704 00fc 00140048 		.word	1207964672
 1705 0100 00040048 		.word	1207960576
 1706              		.cfi_endproc
 1707              	.LFE327:
 1709              		.global	hpcd_USB_OTG_FS
 1710              		.global	hlpuart1
 1711              		.global	htim4
 1712              		.global	htim3
 1713              		.global	hdma_lpuart1_rx
 1714              		.global	huart4
 1715              		.global	hdma_adc1
 1716              		.global	hadc1
 1717              		.section	.bss.RxBuf,"aw",%nobits
 1718              		.align	2
 1719              		.set	.LANCHOR0,. + 0
 1722              	RxBuf:
 1723 0000 00000000 		.space	20
 1723      00000000 
 1723      00000000 
 1723      00000000 
 1723      00000000 
 1724              		.section	.bss.hadc1,"aw",%nobits
 1725              		.align	2
 1726              		.set	.LANCHOR9,. + 0
 1729              	hadc1:
 1730 0000 00000000 		.space	104
 1730      00000000 
 1730      00000000 
 1730      00000000 
 1730      00000000 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 54


 1731              		.section	.bss.hdma_adc1,"aw",%nobits
 1732              		.align	2
 1735              	hdma_adc1:
 1736 0000 00000000 		.space	96
 1736      00000000 
 1736      00000000 
 1736      00000000 
 1736      00000000 
 1737              		.section	.bss.hdma_lpuart1_rx,"aw",%nobits
 1738              		.align	2
 1739              		.set	.LANCHOR2,. + 0
 1742              	hdma_lpuart1_rx:
 1743 0000 00000000 		.space	96
 1743      00000000 
 1743      00000000 
 1743      00000000 
 1743      00000000 
 1744              		.section	.bss.hlpuart1,"aw",%nobits
 1745              		.align	2
 1746              		.set	.LANCHOR1,. + 0
 1749              	hlpuart1:
 1750 0000 00000000 		.space	144
 1750      00000000 
 1750      00000000 
 1750      00000000 
 1750      00000000 
 1751              		.section	.bss.hpcd_USB_OTG_FS,"aw",%nobits
 1752              		.align	2
 1753              		.set	.LANCHOR5,. + 0
 1756              	hpcd_USB_OTG_FS:
 1757 0000 00000000 		.space	1292
 1757      00000000 
 1757      00000000 
 1757      00000000 
 1757      00000000 
 1758              		.section	.bss.htim3,"aw",%nobits
 1759              		.align	2
 1760              		.set	.LANCHOR8,. + 0
 1763              	htim3:
 1764 0000 00000000 		.space	76
 1764      00000000 
 1764      00000000 
 1764      00000000 
 1764      00000000 
 1765              		.section	.bss.htim4,"aw",%nobits
 1766              		.align	2
 1767              		.set	.LANCHOR6,. + 0
 1770              	htim4:
 1771 0000 00000000 		.space	76
 1771      00000000 
 1771      00000000 
 1771      00000000 
 1771      00000000 
 1772              		.section	.bss.huart4,"aw",%nobits
 1773              		.align	2
 1774              		.set	.LANCHOR7,. + 0
 1777              	huart4:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 55


 1778 0000 00000000 		.space	144
 1778      00000000 
 1778      00000000 
 1778      00000000 
 1778      00000000 
 1779              		.section	.bss.msg_buffer,"aw",%nobits
 1780              		.align	2
 1781              		.set	.LANCHOR4,. + 0
 1784              	msg_buffer:
 1785 0000 00000000 		.space	30
 1785      00000000 
 1785      00000000 
 1785      00000000 
 1785      00000000 
 1786              		.section	.bss.value,"aw",%nobits
 1787              		.align	2
 1788              		.set	.LANCHOR3,. + 0
 1791              	value:
 1792 0000 00000000 		.space	12
 1792      00000000 
 1792      00000000 
 1793              		.text
 1794              	.Letext0:
 1795              		.file 3 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
 1796              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1797              		.file 5 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1798              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1799              		.file 7 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1800              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1801              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
 1802              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1803              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1804              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1805              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc_ex.h"
 1806              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1807              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1808              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1809              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1810              		.file 18 "Core/Inc/main.h"
 1811              		.file 19 "Core/Inc/Parser.h"
 1812              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1813              		.file 21 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim_ex.h"
 1814              		.file 22 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart_ex.h"
 1815              		.file 23 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1816              		.file 24 "Core/Inc/Functions.h"
 1817              		.file 25 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1818              		.file 26 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\
 1819              		.file 27 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 1820              		.file 28 "<built-in>"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 56


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:20     .text.MX_GPIO_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:337    .text.MX_GPIO_Init:0000000000000178 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:346    .text.MX_DMA_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:351    .text.MX_DMA_Init:0000000000000000 MX_DMA_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:421    .text.MX_DMA_Init:0000000000000050 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:426    .text.HAL_UARTEx_RxEventCallback:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:432    .text.HAL_UARTEx_RxEventCallback:0000000000000000 HAL_UARTEx_RxEventCallback
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:478    .text.HAL_UARTEx_RxEventCallback:0000000000000024 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:486    .rodata.print.str1.4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:490    .text.print:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:496    .text.print:0000000000000000 print
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:545    .text.print:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:553    .text.Error_Handler:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:559    .text.Error_Handler:0000000000000000 Error_Handler
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:591    .text.MX_LPUART1_UART_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:596    .text.MX_LPUART1_UART_Init:0000000000000000 MX_LPUART1_UART_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:699    .text.MX_LPUART1_UART_Init:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:705    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:710    .text.MX_USB_OTG_FS_PCD_Init:0000000000000000 MX_USB_OTG_FS_PCD_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:768    .text.MX_USB_OTG_FS_PCD_Init:0000000000000030 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:773    .text.MX_TIM4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:778    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:878    .text.MX_TIM4_Init:0000000000000064 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:884    .text.MX_UART4_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:889    .text.MX_UART4_Init:0000000000000000 MX_UART4_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:987    .text.MX_UART4_Init:0000000000000058 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:993    .text.MX_TIM3_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:998    .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1176   .text.MX_TIM3_Init:00000000000000c0 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1182   .text.MX_ADC1_Init:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1187   .text.MX_ADC1_Init:0000000000000000 MX_ADC1_Init
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1387   .text.MX_ADC1_Init:00000000000000c4 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1396   .text.SystemClock_Config:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1402   .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1532   .text.main:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1538   .text.main:0000000000000000 main
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1696   .text.main:00000000000000dc $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1756   .bss.hpcd_USB_OTG_FS:0000000000000000 hpcd_USB_OTG_FS
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1749   .bss.hlpuart1:0000000000000000 hlpuart1
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1770   .bss.htim4:0000000000000000 htim4
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1763   .bss.htim3:0000000000000000 htim3
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1742   .bss.hdma_lpuart1_rx:0000000000000000 hdma_lpuart1_rx
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1777   .bss.huart4:0000000000000000 huart4
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1735   .bss.hdma_adc1:0000000000000000 hdma_adc1
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1729   .bss.hadc1:0000000000000000 hadc1
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1718   .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1722   .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1725   .bss.hadc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1732   .bss.hdma_adc1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1738   .bss.hdma_lpuart1_rx:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1745   .bss.hlpuart1:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1752   .bss.hpcd_USB_OTG_FS:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1759   .bss.htim3:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1766   .bss.htim4:0000000000000000 $d
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s 			page 57


C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1773   .bss.huart4:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1780   .bss.msg_buffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1784   .bss.msg_buffer:0000000000000000 msg_buffer
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1787   .bss.value:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccIpoLNe.s:1791   .bss.value:0000000000000000 value

UNDEFINED SYMBOLS
HAL_PWREx_EnableVddIO2
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_UARTEx_ReceiveToIdle_DMA
GetTemperature
sprintf
strlen
HAL_UART_Transmit
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_PCD_Init
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
memset
HAL_PWREx_ControlVoltageScaling
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_TIM_PWM_Start
HAL_ADC_Start_DMA
HAL_TIM_Base_Start
SetFanSpeed
HAL_GPIO_ReadPin
get_command
HAL_GPIO_TogglePin
DelayMicrosecond
SetHeating
