-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for struct of vgca_top
--
-- Generated
--  by:  wig
--  on:  Tue Aug 17 15:38:11 2004
--  cmd: H:/work/mix_new/MIX/mix_0.pl -strip -nodelta ../../bugver.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: vgca_top-struct-a.vhd,v 1.1 2004/08/18 08:56:38 wig Exp $
-- $Date: 2004/08/18 08:56:38 $
-- $Log: vgca_top-struct-a.vhd,v $
-- Revision 1.1  2004/08/18 08:56:38  wig
-- Added testcase
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.45 2004/08/09 15:48:14 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.32 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture struct of vgca_top
--
architecture struct of vgca_top is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
		--__I_COMPONENT_NOCOMPDEC__ i_adc

		--__I_COMPONENT_NOCOMPDEC__ i_cadc

		--__I_COMPONENT_NOCOMPDEC__ i_dac

	component padframe	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_dcs_shell	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_mcc_shell	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component vgca_tc	-- 
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
		--
		-- End of Generated Signal List
		--


begin

	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for i_adc
		i_adc: vgca_video_adcs

		;
		-- End of Generated Instance Port Map for i_adc

		-- Generated Instance Port Map for i_cadc
		i_cadc: vgca_cadc8_vin6

		;
		-- End of Generated Instance Port Map for i_cadc

		-- Generated Instance Port Map for i_dac
		i_dac: vgca_dac

		;
		-- End of Generated Instance Port Map for i_dac

		-- Generated Instance Port Map for i_padframe
		i_padframe: padframe

		;
		-- End of Generated Instance Port Map for i_padframe

		-- Generated Instance Port Map for i_vgca
		i_vgca: vgca

		;
		-- End of Generated Instance Port Map for i_vgca

		-- Generated Instance Port Map for i_vgca_dcs_shell
		i_vgca_dcs_shell: vgca_dcs_shell

		;
		-- End of Generated Instance Port Map for i_vgca_dcs_shell

		-- Generated Instance Port Map for i_vgca_mcc_shell
		i_vgca_mcc_shell: vgca_mcc_shell

		;
		-- End of Generated Instance Port Map for i_vgca_mcc_shell

		-- Generated Instance Port Map for i_vgca_tc
		i_vgca_tc: vgca_tc

		;
		-- End of Generated Instance Port Map for i_vgca_tc



end struct;

--
--!End of Architecture/s
-- --------------------------------------------------------------
