INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:15:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.600ns period=11.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.200ns  (clk rise@11.200ns - clk rise@0.000ns)
  Data Path Delay:        8.102ns  (logic 2.420ns (29.870%)  route 5.682ns (70.130%))
  Logic Levels:           22  (CARRY4=11 LUT2=2 LUT3=2 LUT4=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.683 - 11.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1533, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y133        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y133        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[0]/Q
                         net (fo=26, routed)          0.513     1.237    lsq1/handshake_lsq_lsq1_core/ldq_head_q[0]
    SLICE_X20Y133        LUT4 (Prop_lut4_I1_O)        0.043     1.280 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.280    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X20Y133        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     1.457 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.457    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X20Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.507 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.507    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X20Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.557 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.557    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X20Y136        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.147     1.704 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.526     2.230    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_4
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.127     2.357 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14/O
                         net (fo=34, routed)          0.705     3.062    lsq1/handshake_lsq_lsq1_core/ldq_head_q[2]_i_14_n_0
    SLICE_X5Y127         LUT6 (Prop_lut6_I0_O)        0.126     3.188 r  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2/O
                         net (fo=2, routed)           0.216     3.404    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_2_n_0
    SLICE_X5Y126         LUT5 (Prop_lut5_I3_O)        0.043     3.447 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_10/O
                         net (fo=9, routed)           0.916     4.363    lsq1/handshake_lsq_lsq1_core/dataReg_reg[23]
    SLICE_X21Y117        LUT4 (Prop_lut4_I0_O)        0.043     4.406 r  lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4/O
                         net (fo=7, routed)           0.377     4.783    lsq1/handshake_lsq_lsq1_core/level4_c1[1]_i_4_n_0
    SLICE_X21Y114        LUT6 (Prop_lut6_I0_O)        0.043     4.826 f  lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3/O
                         net (fo=46, routed)          0.434     5.260    lsq1/handshake_lsq_lsq1_core/level4_c1[21]_i_3_n_0
    SLICE_X20Y111        LUT2 (Prop_lut2_I1_O)        0.049     5.309 r  lsq1/handshake_lsq_lsq1_core/level4_c1[2]_i_3/O
                         net (fo=5, routed)           0.354     5.663    lsq1/handshake_lsq_lsq1_core/dataReg_reg[0]
    SLICE_X22Y112        LUT4 (Prop_lut4_I2_O)        0.126     5.789 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry_i_8/O
                         net (fo=1, routed)           0.000     5.789    addf0/operator/S[0]
    SLICE_X22Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     6.027 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.027    addf0/operator/ltOp_carry_n_0
    SLICE_X22Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.077 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.077    addf0/operator/ltOp_carry__0_n_0
    SLICE_X22Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.127 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.127    addf0/operator/ltOp_carry__1_n_0
    SLICE_X22Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     6.177 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.177    addf0/operator/ltOp_carry__2_n_0
    SLICE_X22Y116        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.299 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=84, routed)          0.430     6.728    addf0/operator/CO[0]
    SLICE_X21Y115        LUT2 (Prop_lut2_I0_O)        0.133     6.861 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.861    addf0/operator/p_1_in[0]
    SLICE_X21Y115        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     7.088 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.088    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X21Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     7.233 r  addf0/operator/_inferred__1/i__carry__0/O[3]
                         net (fo=5, routed)           0.473     7.707    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[3]
    SLICE_X20Y116        LUT5 (Prop_lut5_I2_O)        0.120     7.827 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.370     8.197    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X20Y109        LUT3 (Prop_lut3_I1_O)        0.045     8.242 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.368     8.610    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X21Y110        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       11.200    11.200 r  
                                                      0.000    11.200 r  clk (IN)
                         net (fo=1533, unset)         0.483    11.683    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y110        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[12]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -0.035    11.647    
    SLICE_X21Y110        FDRE (Setup_fdre_C_R)       -0.378    11.269    addf0/operator/RightShifterComponent/level4_c1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  2.659    




