// Seed: 2309760283
module module_0 (
    output uwire id_0,
    input tri id_1,
    input tri0 id_2,
    output supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    input tri id_8,
    output wire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input wire id_12
);
  assign id_0 = 1;
  assign id_6 = !1;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    input  uwire id_2,
    input  tri   id_3
);
  module_0(
      id_1, id_2, id_3, id_1, id_2, id_3, id_1, id_3, id_2, id_1, id_0, id_0, id_3
  );
  assign id_1 = id_3 == 1;
endmodule
