****************************************
Report : qor
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 18:46:59 2025
****************************************


Scenario           'func_fast_Cmax'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.68
Critical Path Slack:               1.07
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_fast_Cmin'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                      9
Critical Path Length:              2.67
Critical Path Slack:               1.08
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow_Cmax'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                     52
Critical Path Length:              1.74
Critical Path Slack:               0.26
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'func_slow_Cmin'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                     52
Critical Path Length:              1.68
Critical Path Slack:               0.32
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scan_fast_Cmax'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:             80.51
Critical Path Slack:              19.48
Critical Path Clk Period:        100.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scan_fast_Cmin'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:             80.49
Critical Path Slack:              19.50
Critical Path Clk Period:        100.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scan_slow_Cmax'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:             81.24
Critical Path Slack:              18.75
Critical Path Clk Period:        100.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------

Scenario           'scan_slow_Cmin'
Timing Path Group  'clk_i'
----------------------------------------
Levels of Logic:                     18
Critical Path Length:             81.17
Critical Path Slack:              18.83
Critical Path Clk Period:        100.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:              0.00
Total Hold Violation:              0.00
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             72
Hierarchical Port Count:          14220
Leaf Cell Count:                  24644
Buf/Inv Cell Count:                4424
Buf Cell Count:                     493
Inv Cell Count:                    3931
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         22385
Sequential Cell Count:             2259
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:            12869.87
Noncombinational Area:          3010.45
Buf/Inv Area:                   1096.68
Total Buffer Area:               212.90
Total Inverter Area:             883.78
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                          15880.33
Cell Area (netlist and physical only):        17155.85
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:             26980
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
