Analysis & Synthesis report for cross_bar
Wed Sep 09 01:39:44 2020
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_3_mux_inst|fsm_state
  9. State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_2_mux_inst|fsm_state
 10. State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_1_mux_inst|fsm_state
 11. State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_0_mux_inst|fsm_state
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[0].master_request_listener_inst
 15. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[1].master_request_listener_inst
 16. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[2].master_request_listener_inst
 17. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[3].master_request_listener_inst
 18. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst
 19. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_0_mux_inst
 20. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_1_mux_inst
 21. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_2_mux_inst
 22. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_3_mux_inst
 23. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_0_mux_inst
 24. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_1_mux_inst
 25. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_2_mux_inst
 26. Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_3_mux_inst
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Sep 09 01:39:44 2020           ;
; Quartus Prime Version           ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                   ; cross_bar                                       ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 840                                             ;
; Total pins                      ; 2                                               ;
; Total virtual pins              ; 800                                             ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA9F27C7        ;                    ;
; Top-level entity name                                                           ; top                ; cross_bar          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path         ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                           ; Library ;
+------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+
; ../../rtl/cross_bar_wrapper.sv           ; yes             ; User SystemVerilog HDL File        ; C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar_wrapper.sv           ;         ;
; ../src/top.sv                            ; yes             ; User SystemVerilog HDL File        ; C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv                     ;         ;
; ../../rtl/cross_bar.sv                   ; yes             ; User SystemVerilog HDL File        ; C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar.sv                   ;         ;
; ../../rtl/include/interface.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/interface.sv           ;         ;
; ../../rtl/include/request_listener.sv    ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/request_listener.sv    ;         ;
; ../../rtl/include/round_robin_arbiter.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/round_robin_arbiter.sv ;         ;
; ../../rtl/include/commutation_block.sv   ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv   ;         ;
+------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 1070      ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 512       ;
;     -- 7 input functions                    ; 0         ;
;     -- 6 input functions                    ; 428       ;
;     -- 5 input functions                    ; 12        ;
;     -- 4 input functions                    ; 12        ;
;     -- <=3 input functions                  ; 60        ;
;                                             ;           ;
; Dedicated logic registers                   ; 840       ;
;                                             ;           ;
; Virtual pins                                ; 800       ;
; I/O pins                                    ; 2         ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 840       ;
; Total fan-out                               ; 5374      ;
; Average fan-out                             ; 2.49      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                                                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                          ; Entity Name             ; Library Name ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |top                                                                      ; 512 (16)            ; 840 (800)                 ; 0                 ; 0          ; 2    ; 800          ; |top                                                                                                                                         ; top                     ; work         ;
;    |cross_bar_wrapper:cross_bar_wrapper_inst|                             ; 496 (0)             ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst                                                                                                ; cross_bar_wrapper       ; work         ;
;       |cross_bar:cross_bar_inst|                                          ; 496 (0)             ; 40 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst                                                                       ; cross_bar               ; work         ;
;          |commutation_block:commutation_block_inst|                       ; 448 (0)             ; 16 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst                              ; commutation_block       ; work         ;
;             |master_mux:master_0_mux_inst|                                ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_0_mux_inst ; master_mux              ; work         ;
;             |master_mux:master_1_mux_inst|                                ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_1_mux_inst ; master_mux              ; work         ;
;             |master_mux:master_2_mux_inst|                                ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_2_mux_inst ; master_mux              ; work         ;
;             |master_mux:master_3_mux_inst|                                ; 35 (35)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_3_mux_inst ; master_mux              ; work         ;
;             |slave_mux:slave_0_mux_inst|                                  ; 77 (77)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_0_mux_inst   ; slave_mux               ; work         ;
;             |slave_mux:slave_1_mux_inst|                                  ; 77 (77)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_1_mux_inst   ; slave_mux               ; work         ;
;             |slave_mux:slave_2_mux_inst|                                  ; 77 (77)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_2_mux_inst   ; slave_mux               ; work         ;
;             |slave_mux:slave_3_mux_inst|                                  ; 77 (77)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_3_mux_inst   ; slave_mux               ; work         ;
;          |master_request_listener:master[0].master_request_listener_inst| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[0].master_request_listener_inst        ; master_request_listener ; work         ;
;          |master_request_listener:master[1].master_request_listener_inst| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[1].master_request_listener_inst        ; master_request_listener ; work         ;
;          |master_request_listener:master[2].master_request_listener_inst| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[2].master_request_listener_inst        ; master_request_listener ; work         ;
;          |master_request_listener:master[3].master_request_listener_inst| ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[3].master_request_listener_inst        ; master_request_listener ; work         ;
;          |round_robin_arbiter:arbiter[0].round_robin_arbiter_inst|        ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[0].round_robin_arbiter_inst               ; round_robin_arbiter     ; work         ;
;          |round_robin_arbiter:arbiter[1].round_robin_arbiter_inst|        ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[1].round_robin_arbiter_inst               ; round_robin_arbiter     ; work         ;
;          |round_robin_arbiter:arbiter[2].round_robin_arbiter_inst|        ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[2].round_robin_arbiter_inst               ; round_robin_arbiter     ; work         ;
;          |round_robin_arbiter:arbiter[3].round_robin_arbiter_inst|        ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[3].round_robin_arbiter_inst               ; round_robin_arbiter     ; work         ;
+---------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_3_mux_inst|fsm_state ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; Name                                ; fsm_state.enWAITING_FOR_REQUEST ; fsm_state.enREADING_DATA_FROM_SLAVE ; fsm_state.enWAITING_FOR_ACK                            ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; fsm_state.enWAITING_FOR_REQUEST     ; 0                               ; 0                                   ; 0                                                      ;
; fsm_state.enWAITING_FOR_ACK         ; 1                               ; 0                                   ; 1                                                      ;
; fsm_state.enREADING_DATA_FROM_SLAVE ; 1                               ; 1                                   ; 0                                                      ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_2_mux_inst|fsm_state ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; Name                                ; fsm_state.enWAITING_FOR_REQUEST ; fsm_state.enREADING_DATA_FROM_SLAVE ; fsm_state.enWAITING_FOR_ACK                            ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; fsm_state.enWAITING_FOR_REQUEST     ; 0                               ; 0                                   ; 0                                                      ;
; fsm_state.enWAITING_FOR_ACK         ; 1                               ; 0                                   ; 1                                                      ;
; fsm_state.enREADING_DATA_FROM_SLAVE ; 1                               ; 1                                   ; 0                                                      ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_1_mux_inst|fsm_state ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; Name                                ; fsm_state.enWAITING_FOR_REQUEST ; fsm_state.enREADING_DATA_FROM_SLAVE ; fsm_state.enWAITING_FOR_ACK                            ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; fsm_state.enWAITING_FOR_REQUEST     ; 0                               ; 0                                   ; 0                                                      ;
; fsm_state.enWAITING_FOR_ACK         ; 1                               ; 0                                   ; 1                                                      ;
; fsm_state.enREADING_DATA_FROM_SLAVE ; 1                               ; 1                                   ; 0                                                      ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_0_mux_inst|fsm_state ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; Name                                ; fsm_state.enWAITING_FOR_REQUEST ; fsm_state.enREADING_DATA_FROM_SLAVE ; fsm_state.enWAITING_FOR_ACK                            ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+
; fsm_state.enWAITING_FOR_REQUEST     ; 0                               ; 0                                   ; 0                                                      ;
; fsm_state.enWAITING_FOR_ACK         ; 1                               ; 0                                   ; 1                                                      ;
; fsm_state.enREADING_DATA_FROM_SLAVE ; 1                               ; 1                                   ; 0                                                      ;
+-------------------------------------+---------------------------------+-------------------------------------+--------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 840   ;
; Number of registers using Synchronous Clear  ; 396   ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 36    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 28    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5:1                ; 65 bits   ; 195 LEs       ; 130 LEs              ; 65 LEs                 ; Yes        ; |top|slave_3_addr_virtual[8]~reg0                                                                                                                     ;
; 5:1                ; 34 bits   ; 102 LEs       ; 68 LEs               ; 34 LEs                 ; Yes        ; |top|master_3_ack_virtual~reg0                                                                                                                        ;
; 5:1                ; 34 bits   ; 102 LEs       ; 68 LEs               ; 34 LEs                 ; Yes        ; |top|master_2_rdata_virtual[13]~reg0                                                                                                                  ;
; 5:1                ; 34 bits   ; 102 LEs       ; 68 LEs               ; 34 LEs                 ; Yes        ; |top|master_1_rdata_virtual[23]~reg0                                                                                                                  ;
; 5:1                ; 34 bits   ; 102 LEs       ; 68 LEs               ; 34 LEs                 ; Yes        ; |top|master_0_rdata_virtual[7]~reg0                                                                                                                   ;
; 5:1                ; 65 bits   ; 195 LEs       ; 130 LEs              ; 65 LEs                 ; Yes        ; |top|slave_2_wdata_virtual[23]~reg0                                                                                                                   ;
; 5:1                ; 65 bits   ; 195 LEs       ; 130 LEs              ; 65 LEs                 ; Yes        ; |top|slave_1_wdata_virtual[29]~reg0                                                                                                                   ;
; 5:1                ; 65 bits   ; 195 LEs       ; 130 LEs              ; 65 LEs                 ; Yes        ; |top|slave_0_wdata_virtual[23]~reg0                                                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[3].round_robin_arbiter_inst|Mux3                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[3].round_robin_arbiter_inst|Mux4                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[2].round_robin_arbiter_inst|Mux3                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[2].round_robin_arbiter_inst|Mux4                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[1].round_robin_arbiter_inst|Mux3                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[1].round_robin_arbiter_inst|Mux4                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[0].round_robin_arbiter_inst|Mux1                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[0].round_robin_arbiter_inst|Mux4                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_3_mux_inst|Selector67 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_2_mux_inst|Selector67 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_1_mux_inst|Selector69 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_0_mux_inst|Selector69 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[0].master_request_listener_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[1].master_request_listener_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[2].master_request_listener_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[3].master_request_listener_inst ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_0_mux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_1_mux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_2_mux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_3_mux_inst ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_0_mux_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_1_mux_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_2_mux_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_3_mux_inst ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; QTY_OF_DEVICES ; 4     ; Signed Integer                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 840                         ;
;     CLR               ; 12                          ;
;     ENA               ; 4                           ;
;     ENA CLR           ; 24                          ;
;     SCLR              ; 396                         ;
;     plain             ; 404                         ;
; arriav_lcell_comb     ; 512                         ;
;     normal            ; 512                         ;
;         2 data inputs ; 24                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 12                          ;
;         6 data inputs ; 428                         ;
; boundary_port         ; 802                         ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Wed Sep 09 01:39:31 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cross_bar -c cross_bar
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/vladislav/desktop/fpga/syntacore/syntacore/rtl/cross_bar_wrapper.sv
    Info (12023): Found entity 1: cross_bar_wrapper File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar_wrapper.sv Line: 4
Info (12021): Found 3 design units, including 2 entities, in source file /users/vladislav/desktop/fpga/syntacore/syntacore/prj/src/top.sv
    Info (12022): Found design unit 1: interface_connection (SystemVerilog) File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/interface.sv Line: 4
    Info (12023): Found entity 1: cross_bar_if File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/interface.sv Line: 9
    Info (12023): Found entity 2: top File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 7
Info (12021): Found 7 design units, including 6 entities, in source file /users/vladislav/desktop/fpga/syntacore/syntacore/rtl/cross_bar.sv
    Info (12022): Found design unit 1: mux_connection (SystemVerilog) File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 7
    Info (12023): Found entity 1: master_request_listener File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/request_listener.sv Line: 4
    Info (12023): Found entity 2: round_robin_arbiter File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/round_robin_arbiter.sv Line: 5
    Info (12023): Found entity 3: commutation_block File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 31
    Info (12023): Found entity 4: master_mux File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 169
    Info (12023): Found entity 5: slave_mux File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 228
    Info (12023): Found entity 6: cross_bar File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar.sv Line: 6
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "cross_bar_wrapper" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 209
Info (12128): Elaborating entity "cross_bar_if" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar_if:master_0_if" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar_wrapper.sv Line: 140
Warning (12158): Entity "cross_bar_if" contains only dangling pins File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar_wrapper.sv Line: 140
Info (12128): Elaborating entity "cross_bar" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar_wrapper.sv Line: 210
Info (12128): Elaborating entity "master_request_listener" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|master_request_listener:master[0].master_request_listener_inst" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar.sv Line: 79
Info (12128): Elaborating entity "round_robin_arbiter" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|round_robin_arbiter:arbiter[0].round_robin_arbiter_inst" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar.sv Line: 96
Warning (10763): Verilog HDL warning at round_robin_arbiter.sv(47): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/round_robin_arbiter.sv Line: 47
Warning (10958): SystemVerilog warning at round_robin_arbiter.sv(47): unique or priority keyword makes case statement complete File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/round_robin_arbiter.sv Line: 47
Warning (10763): Verilog HDL warning at round_robin_arbiter.sv(75): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/round_robin_arbiter.sv Line: 75
Warning (10958): SystemVerilog warning at round_robin_arbiter.sv(75): unique or priority keyword makes case statement complete File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/round_robin_arbiter.sv Line: 75
Info (12128): Elaborating entity "commutation_block" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/cross_bar.sv Line: 115
Info (12128): Elaborating entity "master_mux" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|master_mux:master_0_mux_inst" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 66
Warning (10763): Verilog HDL warning at commutation_block.sv(188): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 188
Warning (10958): SystemVerilog warning at commutation_block.sv(188): unique or priority keyword makes case statement complete File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 188
Info (12128): Elaborating entity "slave_mux" for hierarchy "cross_bar_wrapper:cross_bar_wrapper_inst|cross_bar:cross_bar_inst|commutation_block:commutation_block_inst|slave_mux:slave_0_mux_inst" File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 118
Warning (10763): Verilog HDL warning at commutation_block.sv(249): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 249
Warning (10958): SystemVerilog warning at commutation_block.sv(249): unique or priority keyword makes case statement complete File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/rtl/include/commutation_block.sv Line: 249
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (15717): Design contains 800 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info (15719): Pin "slave_0_req_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 85
    Info (15719): Pin "slave_1_req_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 86
    Info (15719): Pin "slave_2_req_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 87
    Info (15719): Pin "slave_3_req_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 88
    Info (15719): Pin "slave_0_addr_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_addr_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_addr_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_addr_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_addr_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_cmd_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 103
    Info (15719): Pin "slave_1_cmd_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 104
    Info (15719): Pin "slave_2_cmd_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 105
    Info (15719): Pin "slave_3_cmd_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 106
    Info (15719): Pin "slave_0_wdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_0_wdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_1_wdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_2_wdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "slave_3_wdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_ack_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 117
    Info (15719): Pin "master_1_ack_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 118
    Info (15719): Pin "master_2_ack_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 119
    Info (15719): Pin "master_3_ack_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 120
    Info (15719): Pin "master_0_rdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_rdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_1_rdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_2_rdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[0]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[1]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[2]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[3]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[4]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[5]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[6]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[7]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[8]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[9]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[10]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[11]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[12]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[13]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[14]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[15]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[16]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[17]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[18]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[19]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[20]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[21]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[22]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[23]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[24]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[25]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[26]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[27]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[28]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[29]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[30]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_3_rdata_virtual[31]" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 212
    Info (15719): Pin "master_0_resp_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 135
    Info (15719): Pin "master_1_resp_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 136
    Info (15719): Pin "master_2_resp_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 137
    Info (15719): Pin "master_3_resp_virtual" is virtual output pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 138
    Info (15718): Pin "master_0_req_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 81
    Info (15718): Pin "master_1_req_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 82
    Info (15718): Pin "master_3_req_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 84
    Info (15718): Pin "master_2_req_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 83
    Info (15718): Pin "master_0_addr_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_0_addr_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 90
    Info (15718): Pin "master_1_addr_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 91
    Info (15718): Pin "master_3_addr_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 93
    Info (15718): Pin "master_2_addr_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 92
    Info (15718): Pin "master_3_cmd_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 102
    Info (15718): Pin "master_0_cmd_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 99
    Info (15718): Pin "master_1_cmd_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 100
    Info (15718): Pin "master_2_cmd_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 101
    Info (15718): Pin "master_0_wdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "master_0_wdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 108
    Info (15718): Pin "master_1_wdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 109
    Info (15718): Pin "master_3_wdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 111
    Info (15718): Pin "master_2_wdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 110
    Info (15718): Pin "slave_0_ack_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 121
    Info (15718): Pin "slave_1_ack_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 122
    Info (15718): Pin "slave_3_ack_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 124
    Info (15718): Pin "slave_2_ack_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 123
    Info (15718): Pin "slave_0_rdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[0]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[1]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[2]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[3]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[4]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[5]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[6]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[7]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[8]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[9]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[10]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[11]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[12]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[13]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[14]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[15]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[16]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[17]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[18]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[19]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[20]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[21]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[22]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[23]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[24]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[25]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[26]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[27]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[28]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[29]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[30]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_rdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 130
    Info (15718): Pin "slave_1_rdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 131
    Info (15718): Pin "slave_3_rdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 133
    Info (15718): Pin "slave_2_rdata_virtual[31]" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 132
    Info (15718): Pin "slave_0_resp_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 139
    Info (15718): Pin "slave_1_resp_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 140
    Info (15718): Pin "slave_3_resp_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 142
    Info (15718): Pin "slave_2_resp_virtual" is virtual input pin File: C:/Users/Vladislav/Desktop/fpga/Syntacore/syntacore/prj/src/top.sv Line: 141
Info (21057): Implemented 1314 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
    Info (21061): Implemented 1312 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Wed Sep 09 01:39:44 2020
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:22


