# Tue Oct 10 14:45:59 2017

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:33:02
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 142MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 142MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   469.29ns		  77 /        38

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)

@N: MT611 :|Automatically generated clock div00|outdiv_derived_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 38 clock pin(s) of sequential element(s)
0 instances converted, 38 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks ==================================================================================================
Clock Tree ID     Driving Element      Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       k00.D00.OSCInst0     OSCH                   38         k00.D01.outdiv      Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 146MB)

Writing Analyst data base C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\key00\key00\synwork\ke00_key00_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 146MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Alejandro\Desktop\5to semestre\Arquitectura de Computadoras\Practicas de Entrenamiento\key00\key00\ke00_key00.edi
L-2016.09L
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

@W: MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object "n:k00.D00.osc_int"


##### START OF TIMING REPORT #####[
# Timing Report written on Tue Oct 10 14:46:01 2017
#


Top view:               topkey00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 469.350

                                 Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock     2.1 MHz       87.6 MHz      480.769       11.419        469.350     inferred     Inferred_clkgroup_0
=====================================================================================================================================





Clock Relationships
*******************

Clocks                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------
osc00|osc_int_inferred_clock  osc00|osc_int_inferred_clock  |  480.769     469.350  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: osc00|osc_int_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                          Arrival            
Instance             Reference                        Type        Pin     Net          Time        Slack  
                     Clock                                                                                
----------------------------------------------------------------------------------------------------------
k00.D01.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[21]     1.180       469.350
k00.D01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[20]     1.148       469.382
k00.D01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[19]     1.044       469.486
k00.D01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[18]     1.188       470.575
k00.D01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[17]     1.180       470.583
k00.D01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[16]     1.108       470.655
k00.D01.sdiv[4]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[4]      1.044       470.959
k00.D01.sdiv[5]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[5]      1.044       470.959
k00.D01.sdiv[6]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       470.959
k00.D01.sdiv[7]      osc00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[7]      1.044       470.959
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                              Required            
Instance             Reference                        Type        Pin     Net              Time         Slack  
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
k00.D01.sdiv[21]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[21]     480.664      469.350
k00.D01.sdiv[19]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[19]     480.664      469.493
k00.D01.sdiv[20]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[20]     480.664      469.493
k00.D01.sdiv[17]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[17]     480.664      469.636
k00.D01.sdiv[18]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[18]     480.664      469.636
k00.D01.sdiv[15]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[15]     480.664      469.779
k00.D01.sdiv[16]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[16]     480.664      469.779
k00.D01.sdiv[13]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[13]     480.664      469.921
k00.D01.sdiv[14]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[14]     480.664      469.921
k00.D01.sdiv[11]     osc00|osc_int_inferred_clock     FD1S3IX     D       un2_sdiv[11]     480.664      470.064
===============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      11.313
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     469.350

    Number of logic level(s):                17
    Starting point:                          k00.D01.sdiv[21] / Q
    Ending point:                            k00.D01.sdiv[21] / D
    The start point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK
    The end   point is clocked by            osc00|osc_int_inferred_clock [rising] on pin CK

Instance / Net                                           Pin      Pin               Arrival     No. of    
Name                                        Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------
k00.D01.sdiv[21]                            FD1S3IX      Q        Out     1.180     1.180       -         
sdiv[21]                                    Net          -        -       -         -           5         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a2[0]       ORCALUT4     B        In      0.000     1.180       -         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a2[0]       ORCALUT4     Z        Out     1.233     2.413       -         
un1_outdiv_0_sqmuxa_1_0_a2[0]               Net          -        -       -         -           6         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a2_1[0]     ORCALUT4     A        In      0.000     2.413       -         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a2_1[0]     ORCALUT4     Z        Out     1.153     3.565       -         
un1_outdiv_0_sqmuxa_1_0_a2_1[0]             Net          -        -       -         -           3         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a2_2[0]     ORCALUT4     A        In      0.000     3.565       -         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a2_2[0]     ORCALUT4     Z        Out     1.193     4.758       -         
un1_outdiv_0_sqmuxa_1_0_a2_2[0]             Net          -        -       -         -           4         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a8_2[0]     ORCALUT4     A        In      0.000     4.758       -         
k00.D01.un1_outdiv_0_sqmuxa_1_0_a8_2[0]     ORCALUT4     Z        Out     1.017     5.775       -         
N_30                                        Net          -        -       -         -           1         
k00.D01.un1_outdiv_0_sqmuxa_1_0[0]          ORCALUT4     A        In      0.000     5.775       -         
k00.D01.un1_outdiv_0_sqmuxa_1_0[0]          ORCALUT4     Z        Out     1.017     6.792       -         
un1_outdiv_0_sqmuxa_1_0[0]                  Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_0_0                    CCU2D        B0       In      0.000     6.792       -         
k00.D01.un2_sdiv_cry_0_0                    CCU2D        COUT     Out     1.545     8.336       -         
un2_sdiv_cry_0                              Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_1_0                    CCU2D        CIN      In      0.000     8.336       -         
k00.D01.un2_sdiv_cry_1_0                    CCU2D        COUT     Out     0.143     8.479       -         
un2_sdiv_cry_2                              Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_3_0                    CCU2D        CIN      In      0.000     8.479       -         
k00.D01.un2_sdiv_cry_3_0                    CCU2D        COUT     Out     0.143     8.622       -         
un2_sdiv_cry_4                              Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_5_0                    CCU2D        CIN      In      0.000     8.622       -         
k00.D01.un2_sdiv_cry_5_0                    CCU2D        COUT     Out     0.143     8.765       -         
un2_sdiv_cry_6                              Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_7_0                    CCU2D        CIN      In      0.000     8.765       -         
k00.D01.un2_sdiv_cry_7_0                    CCU2D        COUT     Out     0.143     8.908       -         
un2_sdiv_cry_8                              Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_9_0                    CCU2D        CIN      In      0.000     8.908       -         
k00.D01.un2_sdiv_cry_9_0                    CCU2D        COUT     Out     0.143     9.050       -         
un2_sdiv_cry_10                             Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_11_0                   CCU2D        CIN      In      0.000     9.050       -         
k00.D01.un2_sdiv_cry_11_0                   CCU2D        COUT     Out     0.143     9.193       -         
un2_sdiv_cry_12                             Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_13_0                   CCU2D        CIN      In      0.000     9.193       -         
k00.D01.un2_sdiv_cry_13_0                   CCU2D        COUT     Out     0.143     9.336       -         
un2_sdiv_cry_14                             Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_15_0                   CCU2D        CIN      In      0.000     9.336       -         
k00.D01.un2_sdiv_cry_15_0                   CCU2D        COUT     Out     0.143     9.479       -         
un2_sdiv_cry_16                             Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_17_0                   CCU2D        CIN      In      0.000     9.479       -         
k00.D01.un2_sdiv_cry_17_0                   CCU2D        COUT     Out     0.143     9.621       -         
un2_sdiv_cry_18                             Net          -        -       -         -           1         
k00.D01.un2_sdiv_cry_19_0                   CCU2D        CIN      In      0.000     9.621       -         
k00.D01.un2_sdiv_cry_19_0                   CCU2D        COUT     Out     0.143     9.764       -         
un2_sdiv_cry_20                             Net          -        -       -         -           1         
k00.D01.un2_sdiv_s_21_0                     CCU2D        CIN      In      0.000     9.764       -         
k00.D01.un2_sdiv_s_21_0                     CCU2D        S0       Out     1.549     11.313      -         
un2_sdiv[21]                                Net          -        -       -         -           1         
k00.D01.sdiv[21]                            FD1S3IX      D        In      0.000     11.313      -         
==========================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-5

Register bits: 38 of 6864 (1%)
PIC Latch:       0
I/O cells:       26


Details:
CCU2D:          12
FD1P3AX:        7
FD1S3AX:        1
FD1S3IX:        22
GSR:            1
IB:             10
IFS1P3DX:       1
OB:             16
OFS1P3DX:       7
ORCALUT4:       77
OSCH:           1
PFUMX:          1
PUR:            1
VHI:            4
VLO:            5
false:          1
true:           2
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 149MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Tue Oct 10 14:46:01 2017

###########################################################]
