{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 09 00:58:44 2018 " "Info: Processing started: Mon Apr 09 00:58:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador-Infra-Hardware -c Processador-Infra-Hardware " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Processador-Infra-Hardware -c Processador-Infra-Hardware" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/banco_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/banco_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banco_reg-behavioral_arch " "Info: Found design unit 1: Banco_reg-behavioral_arch" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Banco_reg.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Banco_reg " "Info: Found entity 1: Banco_reg" {  } { { "Componentes do Projeto/Banco_reg.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Banco_reg.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/instr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/instr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg-behavioral_arch " "Info: Found design unit 1: Instr_Reg-behavioral_arch" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Instr_Reg.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg " "Info: Found entity 1: Instr_Reg" {  } { { "Componentes do Projeto/Instr_Reg.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Instr_Reg.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/memoria.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file componentes do projeto/memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_constants " "Info: Found design unit 1: ram_constants" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 38 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Memoria-behavioral_arch " "Info: Found design unit 2: Memoria-behavioral_arch" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 69 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Info: Found entity 1: Memoria" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/regdesloc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/regdesloc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegDesloc-behavioral_arch " "Info: Found design unit 1: RegDesloc-behavioral_arch" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/RegDesloc.vhd" 83 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RegDesloc " "Info: Found entity 1: RegDesloc" {  } { { "Componentes do Projeto/RegDesloc.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/RegDesloc.vhd" 70 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/registrador.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-behavioral_arch " "Info: Found design unit 1: Registrador-behavioral_arch" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Info: Found entity 1: Registrador" {  } { { "Componentes do Projeto/Registrador.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Registrador.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes do projeto/ula32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file componentes do projeto/ula32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula32-behavioral " "Info: Found design unit 1: Ula32-behavioral" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula32 " "Info: Found entity 1: Ula32" {  } { { "Componentes do Projeto/ula32.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/ula32.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file processador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Info: Found entity 1: processador" {  } { { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/InfraHw/Processador-Infra-Hw/muxPC.sv " "Warning: Entity \"mux\" obtained from \"C:/InfraHw/Processador-Infra-Hw/muxPC.sv\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxpc.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file muxpc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 muxPC " "Info: Found entity 1: muxPC" {  } { { "muxPC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/muxPC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 mux " "Info: Found entity 2: mux" {  } { { "muxPC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/muxPC.sv" 45 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/PC.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_IorD muxPC.sv(49) " "Warning (10236): Verilog HDL Implicit Net warning at muxPC.sv(49): created implicit net for \"n_IorD\"" {  } { { "muxPC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/muxPC.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Out1 muxPC.sv(50) " "Warning (10236): Verilog HDL Implicit Net warning at muxPC.sv(50): created implicit net for \"Out1\"" {  } { { "muxPC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/muxPC.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Out2 muxPC.sv(51) " "Warning (10236): Verilog HDL Implicit Net warning at muxPC.sv(51): created implicit net for \"Out2\"" {  } { { "muxPC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/muxPC.sv" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_adress PC.sv(24) " "Warning (10236): Verilog HDL Implicit Net warning at PC.sv(24): created implicit net for \"pc_adress\"" {  } { { "PC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/PC.sv" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC.sv(27) " "Critical Warning (10846): Verilog HDL Instantiation warning at PC.sv(27): instance has no name" {  } { { "PC.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/PC.sv" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Memoria " "Info: Elaborating entity \"Memoria\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:MEM " "Info: Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "MEM" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"LPM_RAM_DQ:MEM\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:MEM " "Info: Instantiated megafunction \"LPM_RAM_DQ:MEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Info: Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instrucoes.mif " "Info: Parameter \"LPM_FILE\" = \"instrucoes.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Info: Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Info: Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:MEM\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:MEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/users/rose/desktop/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/users/rose/desktop/quartus/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/users/rose/desktop/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } } { "processador.sv" "" { Text "C:/InfraHw/Processador-Infra-Hw/processador.sv" 13 0 0 } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:MEM\|altram:sram LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"LPM_RAM_DQ:MEM\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:MEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/users/rose/desktop/quartus/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/users/rose/desktop/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:MEM " "Info: Elaborated megafunction instantiation \"LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:MEM\"" {  } { { "altram.tdf" "" { Text "c:/users/rose/desktop/quartus/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 144 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e1a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e1a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e1a1 " "Info: Found entity 1: altsyncram_e1a1" {  } { { "db/altsyncram_e1a1.tdf" "" { Text "C:/InfraHw/Processador-Infra-Hw/db/altsyncram_e1a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e1a1 LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated " "Info: Elaborating entity \"altsyncram_e1a1\" for hierarchy \"LPM_RAM_DQ:MEM\|altram:sram\|altsyncram:ram_block\|altsyncram_e1a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/rose/desktop/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Warning: Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[8\] " "Warning (15610): No output dependent on input pin \"Address\[8\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[9\] " "Warning (15610): No output dependent on input pin \"Address\[9\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[10\] " "Warning (15610): No output dependent on input pin \"Address\[10\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[11\] " "Warning (15610): No output dependent on input pin \"Address\[11\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[12\] " "Warning (15610): No output dependent on input pin \"Address\[12\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[13\] " "Warning (15610): No output dependent on input pin \"Address\[13\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[14\] " "Warning (15610): No output dependent on input pin \"Address\[14\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[15\] " "Warning (15610): No output dependent on input pin \"Address\[15\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[16\] " "Warning (15610): No output dependent on input pin \"Address\[16\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[17\] " "Warning (15610): No output dependent on input pin \"Address\[17\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[18\] " "Warning (15610): No output dependent on input pin \"Address\[18\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[19\] " "Warning (15610): No output dependent on input pin \"Address\[19\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[20\] " "Warning (15610): No output dependent on input pin \"Address\[20\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[21\] " "Warning (15610): No output dependent on input pin \"Address\[21\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[22\] " "Warning (15610): No output dependent on input pin \"Address\[22\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[23\] " "Warning (15610): No output dependent on input pin \"Address\[23\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[24\] " "Warning (15610): No output dependent on input pin \"Address\[24\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[25\] " "Warning (15610): No output dependent on input pin \"Address\[25\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[26\] " "Warning (15610): No output dependent on input pin \"Address\[26\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[27\] " "Warning (15610): No output dependent on input pin \"Address\[27\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[28\] " "Warning (15610): No output dependent on input pin \"Address\[28\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[29\] " "Warning (15610): No output dependent on input pin \"Address\[29\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[30\] " "Warning (15610): No output dependent on input pin \"Address\[30\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Address\[31\] " "Warning (15610): No output dependent on input pin \"Address\[31\]\"" {  } { { "Componentes do Projeto/Memoria.vhd" "" { Text "C:/InfraHw/Processador-Infra-Hw/Componentes do Projeto/Memoria.vhd" 59 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "153 " "Info: Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Info: Implemented 66 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Info: Implemented 32 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Info: Implemented 32 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 09 00:58:49 2018 " "Info: Processing ended: Mon Apr 09 00:58:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
