verilog xil_defaultlib --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_ila_0_0_1/sim/design_1_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator/clock_generator.v" \

verilog blk_mem_gen_v8_4_2 --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator" \
"../../../../RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/aee_rom/simulation/blk_mem_gen_v8_4.v" \

verilog xil_defaultlib --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/7d3c/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ipshared/c45e/hdl/verilog" --include "../../../../RISCV32I.srcs/sources_1/bd/design_1/ip/design_1_toplevel_0_2/src/clock_generator" \
"../../../bd/design_1/ip/design_1_toplevel_0_2/src/aee_rom/sim/aee_rom.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
