m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/simulation/modelsim
Ering_oscillator
Z1 w1697396483
Z2 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z3 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z4 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z7 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd
Z8 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd
l0
L9 1
VTz67EfUk12KDAkHenfD[N3
!s100 mD:Njc;WiYIjo1AP8f8Gz2
Z9 OV;C;2020.1;71
31
Z10 !s110 1697566906
!i10b 1
Z11 !s108 1697566906.000000
Z12 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd|
Z13 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ring_oscillator.vhd|
!i113 1
Z14 o-93 -work work
Z15 tExplicit 1 CvgOpt 0
Artl
R2
R3
R4
R5
R6
Z16 DEx4 work 15 ring_oscillator 0 22 Tz67EfUk12KDAkHenfD[N3
!i122 0
l36
L27 39
VB?^RnVF`d`X7B7nm@LePe1
!s100 6_Q7^2jUN7^<bg73M9dL[2
R9
31
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Ero_puf
Z17 w1697566738
R2
R3
R4
R5
R6
!i122 1
R0
Z18 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd
Z19 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd
l0
L22 1
V?mV>nZbZ79idj9[aVS:=b0
!s100 0TS3D=P=]:_:T_XHoPcZF0
R9
31
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd|
Z21 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf.vhd|
!i113 1
R14
R15
Artl
R16
R2
R3
R4
R5
R6
Z22 DEx4 work 6 ro_puf 0 22 ?mV>nZbZ79idj9[aVS:=b0
!i122 1
l61
L46 57
V`>=LJ:lK6hKRPEaTPUn8M2
!s100 []4a8^;A@J[?^F0gZjNzi1
R9
31
R10
!i10b 1
R11
R20
R21
!i113 1
R14
R15
Ero_puf_tb
Z23 w1697566739
R5
R6
!i122 2
R0
Z24 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd
Z25 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd
l0
L8 1
V@K0;AAog7dRzPOAfM40h?1
!s100 J`jcT`=j;082WRc@5NG;E2
R9
31
R10
!i10b 1
R11
Z26 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd|
!s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd|
!i113 1
R14
R15
Atest_fixture
R2
R3
R4
R22
R5
R6
DEx4 work 9 ro_puf_tb 0 22 @K0;AAog7dRzPOAfM40h?1
!i122 2
l32
L17 43
VG7KQgzV@efle0^_V>OP791
!s100 ji[:jNE8oO@]_S7l:ZIYb3
R9
31
R10
!i10b 1
R11
R26
Z27 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/ro_puf/ro_puf_tb.vhd|
!i113 1
R14
R15
