// Seed: 795313897
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output logic id_5,
    input logic id_6,
    input id_7
);
  logic id_8;
  wire  id_9;
  assign id_9[1] = 1 ? id_6 : id_7;
endmodule
