\hypertarget{struct_s_a_i___type_def}{}\doxysection{SAI\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_a_i___type_def}\index{SAI\_TypeDef@{SAI\_TypeDef}}


Serial Audio Interface.  




{\ttfamily \#include $<$stm32g474xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_ada6999b49bbe697c1dd5fdabc9bad7f4}{GCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_ac10cdcc0c3737f7c933399e16186c3f1}{RESERVED}} \mbox{[}16\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_a1dbd50df83666a4df00ca4cb62f7004e}{PDMCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_a_i___type_def_a473871502d2bb7579fc803f9502f7465}{PDMDLY}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Serial Audio Interface. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_a_i___type_def_ada6999b49bbe697c1dd5fdabc9bad7f4}\label{struct_s_a_i___type_def_ada6999b49bbe697c1dd5fdabc9bad7f4}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!GCR@{GCR}}
\index{GCR@{GCR}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{GCR}{GCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SAI\+\_\+\+Type\+Def\+::\+GCR}

SAI global configuration register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_s_a_i___type_def_a1dbd50df83666a4df00ca4cb62f7004e}\label{struct_s_a_i___type_def_a1dbd50df83666a4df00ca4cb62f7004e}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!PDMCR@{PDMCR}}
\index{PDMCR@{PDMCR}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDMCR}{PDMCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SAI\+\_\+\+Type\+Def\+::\+PDMCR}

SAI PDM control register, Address offset\+: 0x44 \mbox{\Hypertarget{struct_s_a_i___type_def_a473871502d2bb7579fc803f9502f7465}\label{struct_s_a_i___type_def_a473871502d2bb7579fc803f9502f7465}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!PDMDLY@{PDMDLY}}
\index{PDMDLY@{PDMDLY}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDMDLY}{PDMDLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SAI\+\_\+\+Type\+Def\+::\+PDMDLY}

SAI PDM delay register, Address offset\+: 0x48 \mbox{\Hypertarget{struct_s_a_i___type_def_ac10cdcc0c3737f7c933399e16186c3f1}\label{struct_s_a_i___type_def_ac10cdcc0c3737f7c933399e16186c3f1}} 
\index{SAI\_TypeDef@{SAI\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!SAI\_TypeDef@{SAI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t SAI\+\_\+\+Type\+Def\+::\+RESERVED\mbox{[}16\mbox{]}}

Reserved, Address offset\+: 0x04 to 0x40 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\mbox{\hyperlink{stm32g474xx_8h}{stm32g474xx.\+h}}\end{DoxyCompactItemize}
