Record=TopLevelDocument|FileName=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc
Record=FPGA_COMPONENT|BaseComponentDesignator=U9|DocumentName=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|LibraryReference=EP3C16F256C6|SubProjectPath= |Configuration= |Description=Cyclone III Family FPGA, 152 I/O Pins, 4 PLLs, 256-Pin FBGA, Speed Grade 6, Commercial Grade|NexusDeviceId=EP3C16F256C6|SubPartUniqueId1=XIDXAFEV|SubPartDocPath1=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId2=KNSURGGL|SubPartDocPath2=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId3=IAUBBLFA|SubPartDocPath3=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId4=VTEULLRV|SubPartDocPath4=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId5=PFOEJYYB|SubPartDocPath5=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId6=KUTQCWTD|SubPartDocPath6=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId7=YGXROPIN|SubPartDocPath7=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId8=SNSXFUDM|SubPartDocPath8=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId9=LXYOMYHB|SubPartDocPath9=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId10=TCIXVPPE|SubPartDocPath10=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId11=IPUMFRLC|SubPartDocPath11=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId12=WIIVBUPY|SubPartDocPath12=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc|SubPartUniqueId13=JXHHXEHT|SubPartDocPath13=780-00003 rev2, pg_1, SCH, CSU Board.SchDoc
