Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Jun 16 16:49:09 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file HTDI20_timing_summary_routed.rpt -pb HTDI20_timing_summary_routed.pb -rpx HTDI20_timing_summary_routed.rpx -warn_on_violation
| Design       : HTDI20
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           2           
TIMING-17  Critical Warning  Non-clocked sequential cell     257         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   43          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (269)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (281)
5. checking no_input_delay (12)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (269)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: LCB_IN[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[88].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[89].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[91].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (281)
--------------------------------------------------
 There are 281 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.447        0.000                      0                 2544        0.095        0.000                      0                 2544       41.160        0.000                       0                   969  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        33.447        0.000                      0                 2533        0.095        0.000                      0                 2533       41.160        0.000                       0                   969  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin             33.791        0.000                      0                   11        0.364        0.000                      0                   11  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       33.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.447ns  (required time - arrival time)
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 2.950ns (43.840%)  route 3.779ns (56.160%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 45.099 - 41.660 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.609     5.152    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.606 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.838     9.444    UC/SUC/douta[0]
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.568 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.518    10.087    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    10.663    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.787 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.971    11.757    UC/SUC/ICB__0[94]
    SLICE_X29Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.881 r  UC/SUC/FSM_sequential_s_estado[1]_i_1/O
                         net (fo=1, routed)           0.000    11.881    UC/SUC/FSM_sequential_s_estado[1]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.484    44.549    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.095    44.644 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.455    45.099    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
                         clock pessimism              0.071    45.170    
                         clock uncertainty           -0.035    45.135    
    SLICE_X29Y27         FDCE (Setup_fdce_C_D)        0.194    45.329    UC/SUC/FSM_sequential_s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         45.329    
                         arrival time                         -11.881    
  -------------------------------------------------------------------
                         slack                                 33.447    

Slack (MET) :             33.449ns  (required time - arrival time)
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.725ns  (logic 2.950ns (43.866%)  route 3.775ns (56.134%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 45.099 - 41.660 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.609     5.152    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.606 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.838     9.444    UC/SUC/douta[0]
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.568 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.518    10.087    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    10.663    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.787 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.967    11.753    UC/SUC/ICB__0[94]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.124    11.877 r  UC/SUC/FSM_sequential_s_estado[0]_i_1/O
                         net (fo=1, routed)           0.000    11.877    UC/SUC/s_estado__0[0]
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.484    44.549    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.095    44.644 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.455    45.099    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[0]/C
                         clock pessimism              0.071    45.170    
                         clock uncertainty           -0.035    45.135    
    SLICE_X29Y27         FDCE (Setup_fdce_C_D)        0.192    45.327    UC/SUC/FSM_sequential_s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         45.327    
                         arrival time                         -11.877    
  -------------------------------------------------------------------
                         slack                                 33.449    

Slack (MET) :             33.501ns  (required time - arrival time)
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.944ns (43.816%)  route 3.775ns (56.184%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -1.642ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 45.099 - 41.660 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.609     5.152    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB18_X0Y15         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.606 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.838     9.444    UC/SUC/douta[0]
    SLICE_X31Y37         LUT6 (Prop_lut6_I3_O)        0.124     9.568 r  UC/SUC/RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.518    10.087    UC/SUC/RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I1_O)        0.124    10.211 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    10.663    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    10.787 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.967    11.753    UC/SUC/ICB__0[94]
    SLICE_X29Y27         LUT4 (Prop_lut4_I2_O)        0.118    11.871 r  UC/SUC/FSM_sequential_s_estado[2]_i_1/O
                         net (fo=1, routed)           0.000    11.871    UC/SUC/s_estado__0[2]
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.484    44.549    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.095    44.644 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.455    45.099    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
                         clock pessimism              0.071    45.170    
                         clock uncertainty           -0.035    45.135    
    SLICE_X29Y27         FDCE (Setup_fdce_C_D)        0.238    45.373    UC/SUC/FSM_sequential_s_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         45.373    
                         arrival time                         -11.871    
  -------------------------------------------------------------------
                         slack                                 33.501    

Slack (MET) :             33.758ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.184ns  (logic 0.948ns (11.584%)  route 7.236ns (88.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 f  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          1.114    47.234    UC/SUC/s_estado[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.327    47.561 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          6.122    53.683    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    87.441    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.441    
                         arrival time                         -53.683    
  -------------------------------------------------------------------
                         slack                                 33.758    

Slack (MET) :             33.758ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.184ns  (logic 0.948ns (11.584%)  route 7.236ns (88.416%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 f  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          1.114    47.234    UC/SUC/s_estado[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.327    47.561 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          6.122    53.683    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    87.441    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.441    
                         arrival time                         -53.683    
  -------------------------------------------------------------------
                         slack                                 33.758    

Slack (MET) :             33.911ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.037ns  (logic 0.900ns (11.199%)  route 7.137ns (88.801%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.814    53.536    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768    87.447    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.447    
                         arrival time                         -53.536    
  -------------------------------------------------------------------
                         slack                                 33.911    

Slack (MET) :             33.911ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        8.037ns  (logic 0.900ns (11.199%)  route 7.137ns (88.801%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          5.814    53.536    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[6]
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.768    87.447    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.447    
                         arrival time                         -53.536    
  -------------------------------------------------------------------
                         slack                                 33.911    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.957ns  (logic 0.948ns (11.914%)  route 7.009ns (88.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 r  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          1.121    47.241    UC/SUC/s_estado[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I1_O)        0.327    47.568 r  UC/SUC/UC_ROM_i_14/O
                         net (fo=96, routed)          5.888    53.456    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB18_X2Y36         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    87.447    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.447    
                         arrival time                         -53.456    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             33.991ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.957ns  (logic 0.948ns (11.914%)  route 7.009ns (88.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 88.180 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 r  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          1.121    47.241    UC/SUC/s_estado[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I1_O)        0.327    47.568 r  UC/SUC/UC_ROM_i_14/O
                         net (fo=96, routed)          5.888    53.456    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.485    88.180    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB18_X2Y37         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.250    
                         clock uncertainty           -0.035    88.215    
    RAMB18_X2Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.768    87.447    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.447    
                         arrival time                         -53.456    
  -------------------------------------------------------------------
                         slack                                 33.991    

Slack (MET) :             34.093ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.846ns  (logic 0.948ns (12.083%)  route 6.898ns (87.917%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 88.177 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 f  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          1.114    47.234    UC/SUC/s_estado[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I0_O)        0.327    47.561 r  UC/SUC/UC_ROM_i_15/O
                         net (fo=99, routed)          5.784    53.345    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/addra[7]
    RAMB18_X2Y35         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.482    88.177    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/clka
    RAMB18_X2Y35         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.071    88.247    
                         clock uncertainty           -0.035    88.212    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.774    87.438    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[94].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         87.438    
                         arrival time                         -53.345    
  -------------------------------------------------------------------
                         slack                                 34.093    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.sn_RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/RST_SINC/n_RST_SINC_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.252%)  route 0.265ns (58.748%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.553     1.457    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  UART_CONTROLLER/MAIN.sn_RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  UART_CONTROLLER/MAIN.sn_RST_reg/Q
                         net (fo=3, routed)           0.265     1.863    UART_CONTROLLER/sn_RST_UART
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.045     1.908 r  UART_CONTROLLER/n_RST_SINC_i_1/O
                         net (fo=1, routed)           0.000     1.908    UC/RST_SINC/p_3_out[0]
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.823     1.972    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
                         clock pessimism             -0.250     1.722    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.091     1.813    UC/RST_SINC/n_RST_SINC_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[19][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[18][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.558     1.462    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][9]/Q
                         net (fo=1, routed)           0.052     1.655    UART_CONTROLLER/MAIN.DIR_REG_reg[19]_0[9]
    SLICE_X56Y27         LUT6 (Prop_lut6_I1_O)        0.045     1.700 r  UART_CONTROLLER/MAIN.DIR_REG[18][9]_i_1/O
                         net (fo=1, routed)           0.000     1.700    UART_CONTROLLER/MAIN.DIR_REG[18][9]_i_1_n_0
    SLICE_X56Y27         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.824     1.973    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X56Y27         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][9]/C
                         clock pessimism             -0.498     1.475    
    SLICE_X56Y27         FDRE (Hold_fdre_C_D)         0.121     1.596    UART_CONTROLLER/MAIN.DIR_REG_reg[18][9]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_REG_reg[8][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[7][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556     1.460    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X39Y18         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y18         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  UART_CONTROLLER/MAIN.DATA_REG_reg[8][2]/Q
                         net (fo=2, routed)           0.065     1.666    UART_CONTROLLER/MAIN.DATA_REG_reg[8]_30[2]
    SLICE_X38Y18         LUT6 (Prop_lut6_I1_O)        0.045     1.711 r  UART_CONTROLLER/MAIN.DATA_REG[7][2]_i_1/O
                         net (fo=1, routed)           0.000     1.711    UART_CONTROLLER/MAIN.DATA_REG[7][2]_i_1_n_0
    SLICE_X38Y18         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[7][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.823     1.972    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X38Y18         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[7][2]/C
                         clock pessimism             -0.499     1.473    
    SLICE_X38Y18         FDRE (Hold_fdre_C_D)         0.121     1.594    UART_CONTROLLER/MAIN.DATA_REG_reg[7][2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[13][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.555     1.459    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X57Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[13][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  UART_CONTROLLER/MAIN.DIR_REG_reg[13][8]/Q
                         net (fo=2, routed)           0.065     1.665    UART_CONTROLLER/MAIN.DIR_REG_reg[13]_6[8]
    SLICE_X56Y25         LUT6 (Prop_lut6_I1_O)        0.045     1.710 r  UART_CONTROLLER/MAIN.DIR_REG[12][8]_i_1/O
                         net (fo=1, routed)           0.000     1.710    UART_CONTROLLER/MAIN.DIR_REG[12][8]_i_1_n_0
    SLICE_X56Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.821     1.970    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[12][8]/C
                         clock pessimism             -0.498     1.472    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.121     1.593    UART_CONTROLLER/MAIN.DIR_REG_reg[12][8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[7][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[6][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.555     1.459    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[7][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  UART_CONTROLLER/MAIN.DIR_REG_reg[7][8]/Q
                         net (fo=2, routed)           0.065     1.665    UART_CONTROLLER/MAIN.DIR_REG_reg[7]_12[8]
    SLICE_X56Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.710 r  UART_CONTROLLER/MAIN.DIR_REG[6][8]_i_1/O
                         net (fo=1, routed)           0.000     1.710    UART_CONTROLLER/MAIN.DIR_REG[6][8]_i_1_n_0
    SLICE_X56Y24         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[6][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.821     1.970    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X56Y24         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[6][8]/C
                         clock pessimism             -0.498     1.472    
    SLICE_X56Y24         FDRE (Hold_fdre_C_D)         0.121     1.593    UART_CONTROLLER/MAIN.DIR_REG_reg[6][8]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.367ns (17.775%)  route 1.698ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538     2.944    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100     3.044 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451     3.494    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.367     3.861 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/Q
                         net (fo=96, routed)          1.698     5.559    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.605     5.148    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB18_X1Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.078    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.438    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.559    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.367ns (17.775%)  route 1.698ns (82.225%))
  Logic Levels:           0  
  Clock Path Skew:        1.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.148ns
    Source Clock Delay      (SCD):    3.494ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538     2.944    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100     3.044 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451     3.494    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.367     3.861 r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/Q
                         net (fo=96, routed)          1.698     5.559    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[5]
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.605     5.148    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB18_X1Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.071     5.078    
    RAMB18_X1Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.360     5.438    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.438    
                         arrival time                           5.559    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[19][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.562     1.466    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X57Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y17         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][3]/Q
                         net (fo=1, routed)           0.087     1.694    UART_CONTROLLER/MAIN.DIR_REG_reg[19]_0[3]
    SLICE_X56Y17         LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  UART_CONTROLLER/MAIN.DIR_REG[18][3]_i_1/O
                         net (fo=1, routed)           0.000     1.739    UART_CONTROLLER/MAIN.DIR_REG[18][3]_i_1_n_0
    SLICE_X56Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.829     1.978    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X56Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X56Y17         FDRE (Hold_fdre_C_D)         0.120     1.599    UART_CONTROLLER/MAIN.DIR_REG_reg[18][3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DATA_REG_reg[19][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[18][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.555     1.459    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[19][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y20         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  UART_CONTROLLER/MAIN.DATA_REG_reg[19][1]/Q
                         net (fo=1, routed)           0.091     1.691    UART_CONTROLLER/MAIN.DATA_REG_reg[19]_19[1]
    SLICE_X46Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.736 r  UART_CONTROLLER/MAIN.DATA_REG[18][1]_i_1/O
                         net (fo=1, routed)           0.000     1.736    UART_CONTROLLER/MAIN.DATA_REG[18][1]_i_1_n_0
    SLICE_X46Y20         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.823     1.972    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X46Y20         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[18][1]/C
                         clock pessimism             -0.500     1.472    
    SLICE_X46Y20         FDRE (Hold_fdre_C_D)         0.121     1.593    UART_CONTROLLER/MAIN.DATA_REG_reg[18][1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_CONTROLLER/MAIN.DIR_REG_reg[19][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[18][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556     1.460    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  UART_CONTROLLER/MAIN.DIR_REG_reg[19][7]/Q
                         net (fo=1, routed)           0.091     1.692    UART_CONTROLLER/MAIN.DIR_REG_reg[19]_0[7]
    SLICE_X54Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.737 r  UART_CONTROLLER/MAIN.DIR_REG[18][7]_i_1/O
                         net (fo=1, routed)           0.000     1.737    UART_CONTROLLER/MAIN.DIR_REG[18][7]_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.824     1.973    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[18][7]/C
                         clock pessimism             -0.500     1.473    
    SLICE_X54Y22         FDRE (Hold_fdre_C_D)         0.121     1.594    UART_CONTROLLER/MAIN.DIR_REG_reg[18][7]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { CK_BASE }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y33  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y9   UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y9   UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X1Y11  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X1Y11  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y36  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y37  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X2Y37  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X29Y27  UC/SUC/FSM_sequential_s_estado_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X29Y27  UC/SUC/FSM_sequential_s_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X29Y27  UC/SUC/FSM_sequential_s_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X29Y27  UC/SUC/FSM_sequential_s_estado_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X29Y27  UC/SUC/FSM_sequential_s_estado_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         41.660      41.160     SLICE_X29Y27  UC/SUC/FSM_sequential_s_estado_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X45Y22  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X45Y22  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X48Y23  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X48Y23  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X45Y22  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X45Y22  UART_CONTROLLER/MAIN.DATA_REG_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y23  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X48Y23  UART_CONTROLLER/MAIN.DATA_REG_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y22  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X37Y22  UART_CONTROLLER/MAIN.DATA_REG_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X44Y21  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X44Y21  UART_CONTROLLER/MAIN.DATA_REG_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X36Y23  UART_CONTROLLER/MAIN.DATA_REG_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X36Y23  UART_CONTROLLER/MAIN.DATA_REG_reg[0][4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       33.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.164ns  (logic 1.598ns (22.305%)  route 5.566ns (77.695%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 86.824 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.304    49.025    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.326    49.351 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670    50.021    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.145 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    50.597    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.721 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.614    51.335    UC/SUC/ICB__0[94]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.124    51.459 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.204    52.663    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538    86.274    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100    86.374 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451    86.824    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.071    86.895    
                         clock uncertainty           -0.035    86.859    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405    86.454    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         86.454    
                         arrival time                         -52.663    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.164ns  (logic 1.598ns (22.305%)  route 5.566ns (77.695%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 86.824 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.304    49.025    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.326    49.351 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670    50.021    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.145 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    50.597    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.721 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.614    51.335    UC/SUC/ICB__0[94]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.124    51.459 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.204    52.663    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538    86.274    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100    86.374 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451    86.824    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.071    86.895    
                         clock uncertainty           -0.035    86.859    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405    86.454    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         86.454    
                         arrival time                         -52.663    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.164ns  (logic 1.598ns (22.305%)  route 5.566ns (77.695%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 86.824 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.304    49.025    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.326    49.351 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670    50.021    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.145 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    50.597    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.721 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.614    51.335    UC/SUC/ICB__0[94]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.124    51.459 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.204    52.663    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538    86.274    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100    86.374 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451    86.824    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.071    86.895    
                         clock uncertainty           -0.035    86.859    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405    86.454    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         86.454    
                         arrival time                         -52.663    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.164ns  (logic 1.598ns (22.305%)  route 5.566ns (77.695%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 86.824 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.304    49.025    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.326    49.351 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670    50.021    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.145 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    50.597    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.721 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.614    51.335    UC/SUC/ICB__0[94]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.124    51.459 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.204    52.663    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538    86.274    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100    86.374 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451    86.824    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.071    86.895    
                         clock uncertainty           -0.035    86.859    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405    86.454    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         86.454    
                         arrival time                         -52.663    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.164ns  (logic 1.598ns (22.305%)  route 5.566ns (77.695%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 86.824 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.304    49.025    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.326    49.351 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670    50.021    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.145 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    50.597    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.721 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.614    51.335    UC/SUC/ICB__0[94]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.124    51.459 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.204    52.663    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538    86.274    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100    86.374 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451    86.824    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.071    86.895    
                         clock uncertainty           -0.035    86.859    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405    86.454    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         86.454    
                         arrival time                         -52.663    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             33.791ns  (required time - arrival time)
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.670ns  (sys_clk_pin rise@83.330ns - sys_clk_pin fall@41.660ns)
  Data Path Delay:        7.164ns  (logic 1.598ns (22.305%)  route 5.566ns (77.695%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 86.824 - 83.330 ) 
    Source Clock Delay      (SCD):    3.839ns = ( 45.499 - 41.660 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.304    49.025    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.326    49.351 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670    50.021    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.145 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    50.597    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.721 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.614    51.335    UC/SUC/ICB__0[94]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.124    51.459 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           1.204    52.663    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.538    86.274    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.100    86.374 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.451    86.824    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.071    86.895    
                         clock uncertainty           -0.035    86.859    
    SLICE_X29Y31         FDCE (Recov_fdce_C_CLR)     -0.405    86.454    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         86.454    
                         arrival time                         -52.663    
  -------------------------------------------------------------------
                         slack                                 33.791    

Slack (MET) :             37.523ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 45.099 - 41.660 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.555     5.099    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.854     6.409    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.533 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.836     7.369    UC/SUC/p_0_in
    SLICE_X29Y27         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.484    44.549    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.095    44.644 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.455    45.099    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[0]/C
                         clock pessimism              0.071    45.170    
                         clock uncertainty           -0.035    45.135    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.242    44.893    UC/SUC/FSM_sequential_s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                         44.893    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 37.523    

Slack (MET) :             37.523ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 45.099 - 41.660 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.555     5.099    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.854     6.409    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.533 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.836     7.369    UC/SUC/p_0_in
    SLICE_X29Y27         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.484    44.549    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.095    44.644 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.455    45.099    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
                         clock pessimism              0.071    45.170    
                         clock uncertainty           -0.035    45.135    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.242    44.893    UC/SUC/FSM_sequential_s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                         44.893    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 37.523    

Slack (MET) :             37.523ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            41.660ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.270ns  (logic 0.580ns (25.548%)  route 1.690ns (74.452%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.439ns = ( 45.099 - 41.660 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.555     5.099    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.854     6.409    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.533 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.836     7.369    UC/SUC/p_0_in
    SLICE_X29Y27         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    43.066 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.484    44.549    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.095    44.644 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.455    45.099    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
                         clock pessimism              0.071    45.170    
                         clock uncertainty           -0.035    45.135    
    SLICE_X29Y27         FDCE (Recov_fdce_C_CLR)     -0.242    44.893    UC/SUC/FSM_sequential_s_estado_reg[2]
  -------------------------------------------------------------------
                         required time                         44.893    
                         arrival time                          -7.369    
  -------------------------------------------------------------------
                         slack                                 37.523    

Slack (MET) :             80.597ns  (required time - arrival time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.580ns (25.282%)  route 1.714ns (74.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.796ns = ( 88.126 - 83.330 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.555     5.099    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456     5.555 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.854     6.409    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.124     6.533 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.860     7.393    UC/Control_INT/p_0_in
    SLICE_X32Y27         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868    86.604    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.431    88.126    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X32Y27         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism              0.259    88.385    
                         clock uncertainty           -0.035    88.350    
    SLICE_X32Y27         FDPE (Recov_fdpe_C_PRE)     -0.359    87.991    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         87.991    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                 80.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.289ns (14.708%)  route 1.676ns (85.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.234     1.478    UC/SUC/CK32MHz_OBUF
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.523 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.442     1.964    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.943     1.375    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.056     1.431 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.227     1.657    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]/C
                         clock pessimism              0.000     1.657    
                         clock uncertainty            0.035     1.693    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.289ns (14.708%)  route 1.676ns (85.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.234     1.478    UC/SUC/CK32MHz_OBUF
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.523 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.442     1.964    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.943     1.375    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.056     1.431 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.227     1.657    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]/C
                         clock pessimism              0.000     1.657    
                         clock uncertainty            0.035     1.693    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.289ns (14.708%)  route 1.676ns (85.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.234     1.478    UC/SUC/CK32MHz_OBUF
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.523 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.442     1.964    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.943     1.375    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.056     1.431 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.227     1.657    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]/C
                         clock pessimism              0.000     1.657    
                         clock uncertainty            0.035     1.693    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.289ns (14.708%)  route 1.676ns (85.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.234     1.478    UC/SUC/CK32MHz_OBUF
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.523 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.442     1.964    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.943     1.375    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.056     1.431 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.227     1.657    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]/C
                         clock pessimism              0.000     1.657    
                         clock uncertainty            0.035     1.693    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.289ns (14.708%)  route 1.676ns (85.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.234     1.478    UC/SUC/CK32MHz_OBUF
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.523 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.442     1.964    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.943     1.375    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.056     1.431 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.227     1.657    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]/C
                         clock pessimism              0.000     1.657    
                         clock uncertainty            0.035     1.693    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.964ns  (logic 0.289ns (14.708%)  route 1.676ns (85.292%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.234     1.478    UC/SUC/CK32MHz_OBUF
    SLICE_X29Y32         LUT3 (Prop_lut3_I1_O)        0.045     1.523 f  UC/SUC/MAIN.S[5]_i_3/O
                         net (fo=6, routed)           0.442     1.964    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[0]_0
    SLICE_X29Y31         FDCE                                         f  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.943     1.375    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y31         LUT5 (Prop_lut5_I4_O)        0.056     1.431 r  UC/Sinc_BREQ/MAIN.S[5]_i_2/O
                         net (fo=6, routed)           0.227     1.657    UC/Uni_Micropro/CONTADOR/CK_CZ
    SLICE_X29Y31         FDCE                                         r  UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]/C
                         clock pessimism              0.000     1.657    
                         clock uncertainty            0.035     1.693    
    SLICE_X29Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.601    UC/Uni_Micropro/CONTADOR/MAIN.S_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.746ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB3_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.438%)  route 0.518ns (73.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556     1.460    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.310     1.911    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.207     2.163    UC/Control_INT/p_0_in
    SLICE_X30Y27         FDPE                                         f  UC/Control_INT/s_QB3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.819     1.968    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X30Y27         FDPE                                         r  UC/Control_INT/s_QB3_reg/C
                         clock pessimism             -0.479     1.489    
    SLICE_X30Y27         FDPE (Remov_fdpe_C_PRE)     -0.071     1.418    UC/Control_INT/s_QB3_reg
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.746    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB2_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.810ns  (logic 0.186ns (22.958%)  route 0.624ns (77.042%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556     1.460    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.310     1.911    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.314     2.270    UC/Control_INT/p_0_in
    SLICE_X32Y27         FDPE                                         f  UC/Control_INT/s_QB2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.819     1.968    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X32Y27         FDPE                                         r  UC/Control_INT/s_QB2_reg/C
                         clock pessimism             -0.479     1.489    
    SLICE_X32Y27         FDPE (Remov_fdpe_C_PRE)     -0.095     1.394    UC/Control_INT/s_QB2_reg
  -------------------------------------------------------------------
                         required time                         -1.394    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             42.496ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.566%)  route 0.638ns (77.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 43.285 - 41.660 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 84.790 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556    84.790    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    84.931 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.310    85.241    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.045    85.286 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.328    85.614    UC/SUC/p_0_in
    SLICE_X29Y27         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.897    42.988    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.060    43.048 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.236    43.285    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[0]/C
                         clock pessimism             -0.188    43.097    
                         clock uncertainty            0.035    43.132    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.014    43.118    UC/SUC/FSM_sequential_s_estado_reg[0]
  -------------------------------------------------------------------
                         required time                        -43.118    
                         arrival time                          85.614    
  -------------------------------------------------------------------
                         slack                                 42.496    

Slack (MET) :             42.496ns  (arrival time - required time)
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -41.670ns  (sys_clk_pin fall@41.660ns - sys_clk_pin rise@83.330ns)
  Data Path Delay:        0.824ns  (logic 0.186ns (22.566%)  route 0.638ns (77.434%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.625ns = ( 43.285 - 41.660 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 84.790 - 83.330 ) 
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  CK_BASE (IN)
                         net (fo=0)                   0.000    83.330    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244    83.574 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634    84.208    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    84.234 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556    84.790    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141    84.931 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.310    85.241    UC/RST_SINC/n_RST_SINC
    SLICE_X29Y27         LUT1 (Prop_lut1_I0_O)        0.045    85.286 f  UC/RST_SINC/FSM_sequential_s_estado[2]_i_3/O
                         net (fo=10, routed)          0.328    85.614    UC/SUC/p_0_in
    SLICE_X29Y27         FDCE                                         f  UC/SUC/FSM_sequential_s_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.897    42.988    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.060    43.048 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.236    43.285    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
                         clock pessimism             -0.188    43.097    
                         clock uncertainty            0.035    43.132    
    SLICE_X29Y27         FDCE (Remov_fdce_C_CLR)     -0.014    43.118    UC/SUC/FSM_sequential_s_estado_reg[1]
  -------------------------------------------------------------------
                         required time                        -43.118    
                         arrival time                          85.614    
  -------------------------------------------------------------------
                         slack                                 42.496    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           281 Endpoints
Min Delay           281 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_P/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.049ns  (logic 1.966ns (15.066%)  route 11.083ns (84.934%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          3.404    13.049    Arq_Fisica/PSW_FINAL/IM_FLAG/IDB[0]
    SLICE_X32Y24         FDPE                                         r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.891ns  (logic 1.966ns (15.250%)  route 10.925ns (84.750%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          3.247    12.891    UC/Uni_Micropro/SELECTOR/Registro_IR/D[7]
    SLICE_X30Y24         FDRE                                         r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.878ns  (logic 1.966ns (15.266%)  route 10.912ns (84.734%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          3.233    12.878    Arq_Fisica/PSW_FINAL/IM_FLAG/IDB[0]
    SLICE_X30Y25         FDCE                                         r  Arq_Fisica/PSW_FINAL/IM_FLAG/Q_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.794ns  (logic 2.939ns (22.971%)  route 9.855ns (77.029%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.176    11.821    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.945 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.945    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.346 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.460    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.794 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.794    Arq_Fisica/AUX6/CUENTA_reg[15]_0[1]
    SLICE_X48Y65         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.773ns  (logic 2.918ns (22.845%)  route 9.855ns (77.155%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.176    11.821    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.945 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.945    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.346 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.460    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.773 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    12.773    Arq_Fisica/AUX6/CUENTA_reg[15]_0[3]
    SLICE_X48Y65         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.699ns  (logic 2.844ns (22.395%)  route 9.855ns (77.605%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.176    11.821    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.945 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.945    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.346 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.460    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.699 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    12.699    Arq_Fisica/AUX6/CUENTA_reg[15]_0[2]
    SLICE_X48Y65         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.683ns  (logic 2.828ns (22.297%)  route 9.855ns (77.703%))
  Logic Levels:           9  (CARRY4=3 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.176    11.821    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.945 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.945    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.346 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.460 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.460    UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.683 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000    12.683    Arq_Fisica/AUX6/CUENTA_reg[15]_0[0]
    SLICE_X48Y65         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.680ns  (logic 2.825ns (22.279%)  route 9.855ns (77.721%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.176    11.821    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.945 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.945    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.346 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.680 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    12.680    Arq_Fisica/AUX6/CUENTA_reg[11]_0[1]
    SLICE_X48Y64         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.659ns  (logic 2.804ns (22.150%)  route 9.855ns (77.850%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.176    11.821    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.945 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.945    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.346 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.659 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[3]
                         net (fo=1, routed)           0.000    12.659    Arq_Fisica/AUX6/CUENTA_reg[11]_0[3]
    SLICE_X48Y64         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LDB[7]
                            (input port)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.585ns  (logic 2.730ns (21.692%)  route 9.855ns (78.308%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  LDB[7] (INOUT)
                         net (fo=1, unset)            0.000     0.000    LDB_IOBUF[7]_inst/IO
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  LDB_IOBUF[7]_inst/IBUF/O
                         net (fo=1, routed)           5.147     6.617    UC/Uni_Micropro/UCROM/LDB_IBUF[7]
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.124     6.741 r  UC/Uni_Micropro/UCROM/S[7]_i_11/O
                         net (fo=1, routed)           1.145     7.886    UC/Uni_Micropro/UCROM/S[7]_i_11_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  UC/Uni_Micropro/UCROM/S[7]_i_8/O
                         net (fo=1, routed)           0.580     8.590    UC/Uni_Micropro/UCROM/S[7]_i_8_n_0
    SLICE_X39Y43         LUT6 (Prop_lut6_I5_O)        0.124     8.714 r  UC/Uni_Micropro/UCROM/S[7]_i_6/O
                         net (fo=1, routed)           0.807     9.521    UC/Uni_Micropro/UCROM/S[7]_i_6_n_0
    SLICE_X40Y43         LUT5 (Prop_lut5_I4_O)        0.124     9.645 r  UC/Uni_Micropro/UCROM/S[7]_i_1__5/O
                         net (fo=23, routed)          2.176    11.821    UC/Uni_Micropro/UCROM/VECTOR_reg[7]
    SLICE_X48Y63         LUT4 (Prop_lut4_I3_O)        0.124    11.945 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1/O
                         net (fo=1, routed)           0.000    11.945    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__1_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.346 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    12.346    UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__2_n_0
    SLICE_X48Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.585 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    12.585    Arq_Fisica/AUX6/CUENTA_reg[11]_0[2]
    SLICE_X48Y64         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[10]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y41         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[3]/C
    SLICE_X42Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Arq_Fisica/PC/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.148     0.312    UC/Uni_Micropro/UCROM/CUENTA_reg[3]
    SLICE_X42Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.357 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_3/O
                         net (fo=1, routed)           0.000     0.357    UC/Uni_Micropro/UCROM/CUENTA[0]_i_3_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.421 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.421    Arq_Fisica/PC/O[3]
    SLICE_X42Y41         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[11]/C
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_3[11]
    SLICE_X48Y43         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[8]_i_6__2_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX7/CUENTA_reg[11]_0[3]
    SLICE_X48Y43         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX6/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE                         0.000     0.000 r  Arq_Fisica/AUX6/CUENTA_reg[15]/C
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX6/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_2[15]
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__2_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX6/CUENTA_reg[15]_0[3]
    SLICE_X48Y65         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[15]/C
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_3[15]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__3_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX7/CUENTA_reg[15]_0[3]
    SLICE_X48Y44         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y41         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[3]/C
    SLICE_X48Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[3]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_3[3]
    SLICE_X48Y41         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[0]_i_6__2_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[0]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX7/CUENTA_reg[3]_0[3]
    SLICE_X48Y41         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/AUX7/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/AUX7/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y42         FDRE                         0.000     0.000 r  Arq_Fisica/AUX7/CUENTA_reg[7]/C
    SLICE_X48Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/AUX7/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_3[7]
    SLICE_X48Y42         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__2/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6__2_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/AUX7/CUENTA_reg[7]_0[3]
    SLICE_X48Y42         FDRE                                         r  Arq_Fisica/AUX7/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/IX/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/IX/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.249ns (58.987%)  route 0.173ns (41.013%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE                         0.000     0.000 r  Arq_Fisica/IX/CUENTA_reg[7]/C
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Arq_Fisica/IX/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.173     0.314    UC/Uni_Micropro/UCROM/CUENTA_reg_0[7]
    SLICE_X48Y59         LUT4 (Prop_lut4_I1_O)        0.045     0.359 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6/O
                         net (fo=1, routed)           0.000     0.359    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/IX/CUENTA_reg[7]_0[3]
    SLICE_X48Y59         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[15]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Arq_Fisica/PC/CUENTA_reg[15]/Q
                         net (fo=2, routed)           0.149     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg[15]
    SLICE_X42Y44         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_2/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[12]_i_2_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/PC/CUENTA_reg[15]_0[3]
    SLICE_X42Y44         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[7]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Arq_Fisica/PC/CUENTA_reg[7]/Q
                         net (fo=2, routed)           0.149     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg[7]
    SLICE_X42Y42         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_2/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[4]_i_2_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/PC/CUENTA_reg[7]_0[3]
    SLICE_X42Y42         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Arq_Fisica/PC/CUENTA_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Arq_Fisica/PC/CUENTA_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDRE                         0.000     0.000 r  Arq_Fisica/PC/CUENTA_reg[11]/C
    SLICE_X42Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Arq_Fisica/PC/CUENTA_reg[11]/Q
                         net (fo=2, routed)           0.149     0.313    UC/Uni_Micropro/UCROM/CUENTA_reg[11]
    SLICE_X42Y43         LUT3 (Prop_lut3_I2_O)        0.045     0.358 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_2/O
                         net (fo=1, routed)           0.000     0.358    UC/Uni_Micropro/UCROM/CUENTA[8]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.422 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.422    Arq_Fisica/PC/CUENTA_reg[11]_0[3]
    SLICE_X42Y43         FDRE                                         r  Arq_Fisica/PC/CUENTA_reg[11]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.320ns  (logic 5.313ns (43.127%)  route 7.007ns (56.873%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.658    46.157 r  UC/SUC/FSM_sequential_s_estado_reg[1]/Q
                         net (fo=13, routed)          0.853    47.010    UC/SUC/s_estado[1]
    SLICE_X29Y25         LUT6 (Prop_lut6_I4_O)        0.124    47.134 r  UC/SUC/UC_ROM_i_17/O
                         net (fo=1, routed)           0.469    47.603    UC/SUC/UC_ROM_i_17_n_0
    SLICE_X29Y25         LUT5 (Prop_lut5_I3_O)        0.118    47.721 r  UC/SUC/UC_ROM_i_16/O
                         net (fo=99, routed)          1.304    49.025    UC/SUC/UC_ROM_i_16_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I2_O)        0.326    49.351 r  UC/SUC/RXD_OUT_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.670    50.021    UC/SUC/RXD_OUT_OBUF_inst_i_7_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.145 r  UC/SUC/RXD_OUT_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.452    50.597    UC/SUC/RXD_OUT_OBUF_inst_i_3_n_0
    SLICE_X30Y37         LUT6 (Prop_lut6_I5_O)        0.124    50.721 r  UC/SUC/RXD_OUT_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.614    51.335    UC/SUC/ICB__0[94]
    SLICE_X29Y32         LUT3 (Prop_lut3_I0_O)        0.118    51.453 r  UC/SUC/RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.645    54.098    RXD_OUT_OBUF
    H19                  OBUF (Prop_obuf_I_O)         3.721    57.819 r  RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    57.819    RXD_OUT
    H19                                                               r  RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_BUSQ
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.415ns  (logic 4.674ns (55.541%)  route 3.741ns (44.459%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 f  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          0.927    47.047    UC/SUC/s_estado[2]
    SLICE_X28Y27         LUT3 (Prop_lut3_I2_O)        0.327    47.374 r  UC/SUC/n_OE_BUSQ_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.814    50.188    n_OE_BUSQ_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.726    53.914 r  n_OE_BUSQ_OBUF_inst/O
                         net (fo=0)                   0.000    53.914    n_OE_BUSQ
    G19                                                               r  n_OE_BUSQ (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            n_OE_INI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.449ns (55.514%)  route 3.565ns (44.486%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 r  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          0.898    47.018    UC/SUC/s_estado[2]
    SLICE_X29Y25         LUT3 (Prop_lut3_I2_O)        0.299    47.317 r  UC/SUC/n_OE_INI_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.667    49.984    n_OE_INI_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.529    53.513 r  n_OE_INI_OBUF_inst/O
                         net (fo=0)                   0.000    53.513    n_OE_INI
    G17                                                               r  n_OE_INI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK32MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.007ns  (logic 5.096ns (50.919%)  route 4.912ns (49.081%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.940    48.144    CK32MHz_OBUF_BUFG
    W2                   OBUF (Prop_obuf_I_O)         3.523    51.667 f  CK32MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.667    CK32MHz
    W2                                                                f  CK32MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK8MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.999ns  (logic 5.085ns (50.850%)  route 4.915ns (49.150%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.943    48.147    CK32MHz_OBUF_BUFG
    T2                   OBUF (Prop_obuf_I_O)         3.513    51.659 f  CK8MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.659    CK8MHz
    T2                                                                f  CK8MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK4MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.996ns  (logic 5.082ns (50.842%)  route 4.914ns (49.158%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    T1                   OBUF (Prop_obuf_I_O)         3.510    51.656 f  CK4MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.656    CK4MHz
    T1                                                                f  CK4MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CK_BASE
                            (clock source 'sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            CK16MHz
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.993ns  (logic 5.080ns (50.831%)  route 4.914ns (49.169%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972    45.108    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    45.204 f  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         2.942    48.146    CK32MHz_OBUF_BUFG
    U1                   OBUF (Prop_obuf_I_O)         3.508    51.653 f  CK16MHz_OBUF_inst/O
                         net (fo=0)                   0.000    51.653    CK16MHz
    U1                                                                f  CK16MHz (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/SUC/FSM_sequential_s_estado_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.979ns  (logic 0.949ns (47.961%)  route 1.030ns (52.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476    43.136 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.714    44.850    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.118    44.968 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.531    45.499    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y27         FDCE (Prop_fdce_C_Q)         0.621    46.120 f  UC/SUC/FSM_sequential_s_estado_reg[2]/Q
                         net (fo=15, routed)          0.494    46.614    UC/SUC/s_estado[2]
    SLICE_X29Y27         LUT2 (Prop_lut2_I0_O)        0.328    46.942 f  UC/SUC/s_QB1_i_1__0/O
                         net (fo=1, routed)           0.536    47.478    UC/Control_INT/s_QB1_reg_0
    SLICE_X28Y27         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LCB_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.483ns  (logic 6.465ns (39.223%)  route 10.018ns (60.777%))
  Logic Levels:           3  (LUT3=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.594     5.137    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.591 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.624     9.216    UC/Sinc_BREQ/douta[0]
    SLICE_X28Y29         LUT3 (Prop_lut3_I1_O)        0.124     9.340 f  UC/Sinc_BREQ/LCB_OUT_OBUFT[3]_inst_i_2/O
                         net (fo=38, routed)          2.356    11.695    UC/Sinc_BREQ/LCB_OUT_TRI[1]
    SLICE_X50Y37         LUT3 (Prop_lut3_I2_O)        0.148    11.843 f  UC/Sinc_BREQ/LCB_OUT_OBUFT[0]_inst_i_2/O
                         net (fo=1, routed)           6.038    17.881    LCB_OUT_TRI[0]
    A14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.739    21.621 r  LCB_OUT_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    21.621    LCB_OUT[0]
    A14                                                               r  LCB_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            LDB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.522ns  (logic 6.441ns (41.495%)  route 9.081ns (58.505%))
  Logic Levels:           3  (LUT5=2 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.972     3.448    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.594     5.137    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y9          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     7.591 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=6, routed)           1.796     9.387    UC/Uni_Micropro/UCROM/douta[3]
    SLICE_X28Y31         LUT5 (Prop_lut5_I2_O)        0.152     9.539 r  UC/Uni_Micropro/UCROM/LDB_IOBUF[7]_inst_i_3/O
                         net (fo=16, routed)          1.000    10.539    UC/Sinc_BREQ/LDB_IOBUF[0]_inst
    SLICE_X30Y34         LUT5 (Prop_lut5_I3_O)        0.332    10.871 r  UC/Sinc_BREQ/LDB_IOBUF[6]_inst_i_1/O
                         net (fo=1, routed)           6.286    17.157    LDB_IOBUF[6]_inst/I
    A15                  OBUFT (Prop_obuft_I_O)       3.503    20.660 r  LDB_IOBUF[6]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    20.660    LDB[6]
    A15                                                               r  LDB[6] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Sinc_BREQ/s_QB2_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.565%)  route 0.215ns (60.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.554     1.458    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X28Y29         FDSE                                         r  UC/Sinc_BREQ/s_QB2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDSE (Prop_fdse_C_Q)         0.141     1.599 f  UC/Sinc_BREQ/s_QB2_reg/Q
                         net (fo=7, routed)           0.215     1.814    UC/Sinc_BREQ/n_BREQS
    SLICE_X28Y31         FDPE                                         f  UC/Sinc_BREQ/sn_FIN_CM_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/RST_SINC/n_RST_SINC_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            UC/Control_INT/s_QB1_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.675ns  (logic 0.183ns (27.126%)  route 0.492ns (72.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.556     1.460    UC/RST_SINC/CK32MHz_OBUF_BUFG
    SLICE_X35Y32         FDRE                                         r  UC/RST_SINC/n_RST_SINC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  UC/RST_SINC/n_RST_SINC_reg/Q
                         net (fo=4, routed)           0.310     1.911    UC/SUC/n_RST_SINC
    SLICE_X29Y27         LUT2 (Prop_lut2_I1_O)        0.042     1.953 f  UC/SUC/s_QB1_i_1__0/O
                         net (fo=1, routed)           0.181     2.134    UC/Control_INT/s_QB1_reg_0
    SLICE_X28Y27         FDPE                                         f  UC/Control_INT/s_QB1_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/IX/CUENTA_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.963ns  (logic 0.693ns (71.945%)  route 0.270ns (28.055%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.602     1.506    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.270     2.361    UC/Uni_Micropro/UCROM/ICB[16]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.406 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__0/O
                         net (fo=1, routed)           0.000     2.406    UC/Uni_Micropro/UCROM/CUENTA[12]_i_5__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.469 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.469    Arq_Fisica/IX/CUENTA_reg[15]_0[3]
    SLICE_X48Y61         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/IX/CUENTA_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.696ns (71.758%)  route 0.274ns (28.242%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.602     1.506    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.274     2.365    UC/Uni_Micropro/UCROM/ICB[16]
    SLICE_X48Y61         LUT4 (Prop_lut4_I0_O)        0.045     2.410 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_6/O
                         net (fo=1, routed)           0.000     2.410    UC/Uni_Micropro/UCROM/CUENTA[12]_i_6_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.476 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.476    Arq_Fisica/IX/CUENTA_reg[15]_0[2]
    SLICE_X48Y61         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/IX/CUENTA_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.049ns  (logic 0.693ns (66.057%)  route 0.356ns (33.943%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.602     1.506    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.356     2.447    UC/Uni_Micropro/UCROM/ICB[16]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.492 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_6/O
                         net (fo=1, routed)           0.000     2.492    UC/Uni_Micropro/UCROM/CUENTA[4]_i_6_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.555 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.555    Arq_Fisica/IX/CUENTA_reg[7]_0[3]
    SLICE_X48Y59         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/IX/CUENTA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.056ns  (logic 0.696ns (65.922%)  route 0.360ns (34.078%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.602     1.506    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.360     2.451    UC/Uni_Micropro/UCROM/ICB[16]
    SLICE_X48Y59         LUT4 (Prop_lut4_I0_O)        0.045     2.496 r  UC/Uni_Micropro/UCROM/CUENTA[4]_i_7/O
                         net (fo=1, routed)           0.000     2.496    UC/Uni_Micropro/UCROM/CUENTA[4]_i_7_n_0
    SLICE_X48Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.562 r  UC/Uni_Micropro/UCROM/CUENTA_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     2.562    Arq_Fisica/IX/CUENTA_reg[7]_0[2]
    SLICE_X48Y59         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/IX/CUENTA_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.058ns  (logic 0.700ns (66.166%)  route 0.358ns (33.834%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.602     1.506    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.358     2.449    UC/Uni_Micropro/UCROM/ICB[16]
    SLICE_X48Y60         LUT4 (Prop_lut4_I0_O)        0.045     2.494 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_9/O
                         net (fo=1, routed)           0.000     2.494    UC/Uni_Micropro/UCROM/CUENTA[8]_i_9_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.564 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.564    Arq_Fisica/IX/CUENTA_reg[11]_0[0]
    SLICE_X48Y60         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.083ns  (logic 0.695ns (64.150%)  route 0.388ns (35.850%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.599     1.503    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.088 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.388     2.477    UC/Uni_Micropro/UCROM/ICB[47]
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.045     2.522 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_7__1/O
                         net (fo=1, routed)           0.000     2.522    UC/Uni_Micropro/UCROM/CUENTA[12]_i_7__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.587 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     2.587    Arq_Fisica/AUX6/CUENTA_reg[15]_0[1]
    SLICE_X48Y65         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/AUX6/CUENTA_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.087ns  (logic 0.700ns (64.374%)  route 0.387ns (35.626%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.599     1.503    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB18_X1Y27         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y27         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.088 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=31, routed)          0.387     2.476    UC/Uni_Micropro/UCROM/ICB[47]
    SLICE_X48Y65         LUT4 (Prop_lut4_I2_O)        0.045     2.521 r  UC/Uni_Micropro/UCROM/CUENTA[12]_i_8__1/O
                         net (fo=1, routed)           0.000     2.521    UC/Uni_Micropro/UCROM/CUENTA[12]_i_8__1_n_0
    SLICE_X48Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.591 r  UC/Uni_Micropro/UCROM/CUENTA_reg[12]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     2.591    Arq_Fisica/AUX6/CUENTA_reg[15]_0[0]
    SLICE_X48Y65         FDRE                                         r  Arq_Fisica/AUX6/CUENTA_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Arq_Fisica/IX/CUENTA_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.088ns  (logic 0.730ns (67.099%)  route 0.358ns (32.901%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.634     0.878    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.602     1.506    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB18_X1Y25         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y25         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     2.091 r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=29, routed)          0.358     2.449    UC/Uni_Micropro/UCROM/ICB[16]
    SLICE_X48Y60         LUT2 (Prop_lut2_I0_O)        0.048     2.497 r  UC/Uni_Micropro/UCROM/CUENTA[8]_i_5__0/O
                         net (fo=1, routed)           0.000     2.497    UC/Uni_Micropro/UCROM/CUENTA[8]_i_5__0_n_0
    SLICE_X48Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.594 r  UC/Uni_Micropro/UCROM/CUENTA_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     2.594    Arq_Fisica/IX/CUENTA_reg[11]_0[1]
    SLICE_X48Y60         FDRE                                         r  Arq_Fisica/IX/CUENTA_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1422 Endpoints
Min Delay          1422 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[10][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.736ns  (logic 2.066ns (19.244%)  route 8.670ns (80.756%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.753    10.612    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.736 r  UART_CONTROLLER/MAIN.DATA_REG[10][7]_i_1/O
                         net (fo=1, routed)           0.000    10.736    UART_CONTROLLER/MAIN.DATA_REG[10][7]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.437     4.802    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][7]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[10][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.708ns  (logic 2.066ns (19.294%)  route 8.642ns (80.706%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.725    10.584    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I4_O)        0.124    10.708 r  UART_CONTROLLER/MAIN.DATA_REG[10][3]_i_1/O
                         net (fo=1, routed)           0.000    10.708    UART_CONTROLLER/MAIN.DATA_REG[10][3]_i_1_n_0
    SLICE_X36Y18         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.435     4.800    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X36Y18         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][3]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[8][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.561ns  (logic 2.034ns (19.260%)  route 8.527ns (80.740%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.329     3.795    UART_CONTROLLER/RXD_IBUF
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.118     3.913 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.349     5.262    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.326     5.588 r  UART_CONTROLLER/MAIN.DIR_REG[9][15]_i_2/O
                         net (fo=48, routed)          4.849    10.437    UART_CONTROLLER/MAIN.DIR_REG[9][15]_i_2_n_0
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.124    10.561 r  UART_CONTROLLER/MAIN.DIR_REG[8][0]_i_1/O
                         net (fo=1, routed)           0.000    10.561    UART_CONTROLLER/MAIN.DIR_REG[8][0]_i_1_n_0
    SLICE_X43Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.430     4.795    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][0]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.556ns  (logic 2.066ns (19.572%)  route 8.490ns (80.428%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.573    10.432    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.556 r  UART_CONTROLLER/MAIN.DATA_REG[9][2]_i_1/O
                         net (fo=1, routed)           0.000    10.556    UART_CONTROLLER/MAIN.DATA_REG[9][2]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.437     4.802    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][2]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[10][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.520ns  (logic 2.066ns (19.639%)  route 8.454ns (80.361%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.537    10.396    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.520 r  UART_CONTROLLER/MAIN.DATA_REG[10][2]_i_1/O
                         net (fo=1, routed)           0.000    10.520    UART_CONTROLLER/MAIN.DATA_REG[10][2]_i_1_n_0
    SLICE_X39Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.437     4.802    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][2]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[8][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.382ns  (logic 2.034ns (19.593%)  route 8.348ns (80.407%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.329     3.795    UART_CONTROLLER/RXD_IBUF
    SLICE_X40Y28         LUT2 (Prop_lut2_I0_O)        0.118     3.913 f  UART_CONTROLLER/MAIN.DIRECCION[15]_i_4/O
                         net (fo=25, routed)          1.349     5.262    UART_CONTROLLER/N_CLOCKS128_out
    SLICE_X33Y27         LUT6 (Prop_lut6_I4_O)        0.326     5.588 r  UART_CONTROLLER/MAIN.DIR_REG[9][15]_i_2/O
                         net (fo=48, routed)          4.670    10.258    UART_CONTROLLER/MAIN.DIR_REG[9][15]_i_2_n_0
    SLICE_X48Y28         LUT6 (Prop_lut6_I0_O)        0.124    10.382 r  UART_CONTROLLER/MAIN.DIR_REG[8][12]_i_1/O
                         net (fo=1, routed)           0.000    10.382    UART_CONTROLLER/MAIN.DIR_REG[8][12]_i_1_n_0
    SLICE_X48Y28         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.439     4.804    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[8][12]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DIR_REG_reg[9][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.376ns  (logic 2.066ns (19.913%)  route 8.310ns (80.087%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.393    10.252    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X51Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.376 r  UART_CONTROLLER/MAIN.DIR_REG[9][2]_i_1/O
                         net (fo=1, routed)           0.000    10.376    UART_CONTROLLER/MAIN.DIR_REG[9][2]_i_1_n_0
    SLICE_X51Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.444     4.809    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X51Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DIR_REG_reg[9][2]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[10][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.346ns  (logic 2.066ns (19.970%)  route 8.280ns (80.029%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.363    10.222    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I4_O)        0.124    10.346 r  UART_CONTROLLER/MAIN.DATA_REG[10][6]_i_1/O
                         net (fo=1, routed)           0.000    10.346    UART_CONTROLLER/MAIN.DATA_REG[10][6]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.439     4.804    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[10][6]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[9][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.339ns  (logic 2.066ns (19.984%)  route 8.273ns (80.016%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.356    10.215    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.339 r  UART_CONTROLLER/MAIN.DATA_REG[9][6]_i_1/O
                         net (fo=1, routed)           0.000    10.339    UART_CONTROLLER/MAIN.DATA_REG[9][6]_i_1_n_0
    SLICE_X43Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.439     4.804    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X43Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][6]/C

Slack:                    inf
  Source:                 RXD
                            (input port)
  Destination:            UART_CONTROLLER/MAIN.DATA_REG_reg[9][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.321ns  (logic 2.066ns (20.018%)  route 8.255ns (79.982%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  RXD (IN)
                         net (fo=0)                   0.000     0.000    RXD
    J17                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  RXD_IBUF_inst/O
                         net (fo=37, routed)          2.593     4.059    UART_CONTROLLER/RXD_IBUF
    SLICE_X36Y28         LUT4 (Prop_lut4_I1_O)        0.150     4.209 f  UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3/O
                         net (fo=5, routed)           1.324     5.533    UART_CONTROLLER/MAIN.DIR_REG[18][15]_i_3_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I5_O)        0.326     5.859 r  UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2/O
                         net (fo=48, routed)          4.338    10.197    UART_CONTROLLER/MAIN.DIR_REG[10][15]_i_2_n_0
    SLICE_X38Y17         LUT6 (Prop_lut6_I0_O)        0.124    10.321 r  UART_CONTROLLER/MAIN.DATA_REG[9][7]_i_1/O
                         net (fo=1, routed)           0.000    10.321    UART_CONTROLLER/MAIN.DATA_REG[9][7]_i_1_n_0
    SLICE_X38Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           1.868     3.274    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         1.437     4.802    UART_CONTROLLER/CK32MHz_OBUF_BUFG
    SLICE_X38Y17         FDRE                                         r  UART_CONTROLLER/MAIN.DATA_REG_reg[9][7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UC/Control_INT/s_QB1_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Control_INT/s_QB2_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.191ns (46.248%)  route 0.222ns (53.752%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDPE                         0.000     0.000 r  UC/Control_INT/s_QB1_reg/C
    SLICE_X28Y27         FDPE (Prop_fdpe_C_Q)         0.146     0.146 r  UC/Control_INT/s_QB1_reg/Q
                         net (fo=1, routed)           0.222     0.368    UC/Control_INT/s_QB1
    SLICE_X32Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.413 r  UC/Control_INT/s_QB2_i_1/O
                         net (fo=1, routed)           0.000     0.413    UC/Control_INT/s_QB2_i_1_n_0
    SLICE_X32Y27         FDPE                                         r  UC/Control_INT/s_QB2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.819     1.968    UC/Control_INT/CK32MHz_OBUF_BUFG
    SLICE_X32Y27         FDPE                                         r  UC/Control_INT/s_QB2_reg/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.485ns  (logic 0.183ns (37.768%)  route 0.302ns (62.232%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X28Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.173     0.314    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.042     0.356 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.129     0.485    UC/Sinc_BREQ/s_QB30
    SLICE_X28Y29         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.822     1.971    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X28Y29         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg/C

Slack:                    inf
  Source:                 UC/Sinc_BREQ/sn_FIN_CM_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.183ns (25.512%)  route 0.534ns (74.488%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDPE                         0.000     0.000 r  UC/Sinc_BREQ/sn_FIN_CM_reg/C
    SLICE_X28Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  UC/Sinc_BREQ/sn_FIN_CM_reg/Q
                         net (fo=2, routed)           0.173     0.314    UC/Sinc_BREQ/sn_FIN_CM
    SLICE_X28Y31         LUT2 (Prop_lut2_I1_O)        0.042     0.356 r  UC/Sinc_BREQ/s_QB3_i_1/O
                         net (fo=2, routed)           0.362     0.717    UC/Sinc_BREQ/s_QB30
    SLICE_X30Y29         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.821     1.970    UC/Sinc_BREQ/CK32MHz_OBUF_BUFG
    SLICE_X30Y29         FDSE                                         r  UC/Sinc_BREQ/s_QB3_reg_lopt_replica/C

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.183ns (23.109%)  route 0.609ns (76.891%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_14/O
                         net (fo=96, routed)          0.436     0.792    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.863     2.013    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.183ns (23.109%)  route 0.609ns (76.891%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_14/O
                         net (fo=96, routed)          0.436     0.792    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y8          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.863     2.013    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[82].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.310%)  route 0.687ns (78.690%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q
                         net (fo=1, routed)           0.098     0.239    UC/SUC/Q[3]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.284 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          0.589     0.873    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/clka
    RAMB18_X0Y12         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.873ns  (logic 0.186ns (21.310%)  route 0.687ns (78.690%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y24         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/C
    SLICE_X29Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[3]/Q
                         net (fo=1, routed)           0.098     0.239    UC/SUC/Q[3]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.284 r  UC/SUC/UC_ROM_i_13/O
                         net (fo=96, routed)          0.589     0.873    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.871     2.021    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/clka
    RAMB18_X0Y13         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            UC/SUC/FSM_sequential_s_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin'  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.231ns (26.270%)  route 0.648ns (73.730%))
  Logic Levels:           3  (FDPE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDPE                         0.000     0.000 r  Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P/C
    SLICE_X15Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P/Q
                         net (fo=1, routed)           0.087     0.228    Arq_Fisica/PSW_FINAL/IF_FLAG/Q_reg_P_n_0
    SLICE_X14Y23         LUT3 (Prop_lut3_I0_O)        0.045     0.273 f  Arq_Fisica/PSW_FINAL/IF_FLAG/FSM_sequential_s_estado[1]_i_2/O
                         net (fo=2, routed)           0.561     0.834    UC/SUC/FSM_sequential_s_estado_reg[1]_0[5]
    SLICE_X29Y27         LUT6 (Prop_lut6_I3_O)        0.045     0.879 r  UC/SUC/FSM_sequential_s_estado[1]_i_1/O
                         net (fo=1, routed)           0.000     0.879    UC/SUC/FSM_sequential_s_estado[1]_i_1_n_0
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     41.660    41.660 f  
    L17                                               0.000    41.660 f  CK_BASE (IN)
                         net (fo=0)                   0.000    41.660    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.092 f  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.897    42.988    UC/Sinc_BREQ/CK32MHz_OBUF
    SLICE_X28Y29         LUT4 (Prop_lut4_I2_O)        0.060    43.048 r  UC/Sinc_BREQ/FSM_sequential_s_estado[2]_i_2/O
                         net (fo=3, routed)           0.236    43.285    UC/SUC/CLK
    SLICE_X29Y27         FDCE                                         r  UC/SUC/FSM_sequential_s_estado_reg[1]/C

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.183ns (20.381%)  route 0.715ns (79.619%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_14/O
                         net (fo=96, routed)          0.542     0.898    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y10         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.866     2.016    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/clka
    RAMB18_X0Y10         RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK

Slack:                    inf
  Source:                 UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.183ns (20.381%)  route 0.715ns (79.619%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y24         FDRE                         0.000     0.000 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/C
    SLICE_X28Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UC/Uni_Micropro/SELECTOR/Registro_IR/S_reg[2]/Q
                         net (fo=1, routed)           0.173     0.314    UC/SUC/Q[2]
    SLICE_X28Y24         LUT4 (Prop_lut4_I3_O)        0.042     0.356 r  UC/SUC/UC_ROM_i_14/O
                         net (fo=96, routed)          0.542     0.898    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y6          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CK_BASE (IN)
                         net (fo=0)                   0.000     0.000    CK_BASE
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  CK_BASE_IBUF_inst/O
                         net (fo=5, routed)           0.689     1.120    CK32MHz_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CK32MHz_OBUF_BUFG_inst/O
                         net (fo=957, routed)         0.869     2.019    UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  UC/Uni_Micropro/UCROM/UC_ROM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK





