// Seed: 3710038356
module module_0;
  wand id_1;
  assign module_2.id_0 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  module_0 modCall_1 ();
  assign id_6 = id_6;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    output supply1 id_2
);
  assign id_2 = id_0;
  module_0 modCall_1 ();
  generate
    if (1'b0) begin : LABEL_0
      wire id_4;
    end else wire id_5;
    ;
  endgenerate
endmodule
