###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        33729   # Number of WRITE/WRITEP commands
num_reads_done                 =      1030281   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       842370   # Number of read row buffer hits
num_read_cmds                  =      1030281   # Number of READ/READP commands
num_writes_done                =        33754   # Number of read requests issued
num_write_row_hits             =        20181   # Number of write row buffer hits
num_act_cmds                   =       202462   # Number of ACT commands
num_pre_cmds                   =       202436   # Number of PRE commands
num_ondemand_pres              =       179571   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9404883   # Cyles of rank active rank.0
rank_active_cycles.1           =      9151579   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       595117   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       848421   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       997796   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18425   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        10875   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4906   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2641   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3066   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4156   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1056   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          408   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          515   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20242   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            3   # Write cmd latency (cycles)
write_latency[40-59]           =            5   # Write cmd latency (cycles)
write_latency[60-79]           =           19   # Write cmd latency (cycles)
write_latency[80-99]           =           39   # Write cmd latency (cycles)
write_latency[100-119]         =           52   # Write cmd latency (cycles)
write_latency[120-139]         =           82   # Write cmd latency (cycles)
write_latency[140-159]         =          116   # Write cmd latency (cycles)
write_latency[160-179]         =          232   # Write cmd latency (cycles)
write_latency[180-199]         =          340   # Write cmd latency (cycles)
write_latency[200-]            =        32840   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       338374   # Read request latency (cycles)
read_latency[40-59]            =       122403   # Read request latency (cycles)
read_latency[60-79]            =       112843   # Read request latency (cycles)
read_latency[80-99]            =        64302   # Read request latency (cycles)
read_latency[100-119]          =        51958   # Read request latency (cycles)
read_latency[120-139]          =        47193   # Read request latency (cycles)
read_latency[140-159]          =        36628   # Read request latency (cycles)
read_latency[160-179]          =        30371   # Read request latency (cycles)
read_latency[180-199]          =        25707   # Read request latency (cycles)
read_latency[200-]             =       200496   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.68375e+08   # Write energy
read_energy                    =  4.15409e+09   # Read energy
act_energy                     =  5.53936e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.85656e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.07242e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86865e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71059e+09   # Active standby energy rank.1
average_read_latency           =      142.713   # Average read request latency (cycles)
average_interarrival           =      9.39773   # Average request interarrival latency (cycles)
total_energy                   =  1.78532e+10   # Total energy (pJ)
average_power                  =      1785.32   # Average power (mW)
average_bandwidth              =      9.07977   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        33738   # Number of WRITE/WRITEP commands
num_reads_done                 =      1080756   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       864644   # Number of read row buffer hits
num_read_cmds                  =      1080756   # Number of READ/READP commands
num_writes_done                =        33776   # Number of read requests issued
num_write_row_hits             =        19827   # Number of write row buffer hits
num_act_cmds                   =       231071   # Number of ACT commands
num_pre_cmds                   =       231042   # Number of PRE commands
num_ondemand_pres              =       207583   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9311691   # Cyles of rank active rank.0
rank_active_cycles.1           =      9278360   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       688309   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       721640   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1048757   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18207   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        11024   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4528   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2695   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3097   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4090   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1022   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          412   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          492   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20289   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           21   # Write cmd latency (cycles)
write_latency[80-99]           =           43   # Write cmd latency (cycles)
write_latency[100-119]         =           29   # Write cmd latency (cycles)
write_latency[120-139]         =           85   # Write cmd latency (cycles)
write_latency[140-159]         =          122   # Write cmd latency (cycles)
write_latency[160-179]         =          203   # Write cmd latency (cycles)
write_latency[180-199]         =          316   # Write cmd latency (cycles)
write_latency[200-]            =        32911   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       331241   # Read request latency (cycles)
read_latency[40-59]            =       127519   # Read request latency (cycles)
read_latency[60-79]            =       125773   # Read request latency (cycles)
read_latency[80-99]            =        74063   # Read request latency (cycles)
read_latency[100-119]          =        59196   # Read request latency (cycles)
read_latency[120-139]          =        53847   # Read request latency (cycles)
read_latency[140-159]          =        40956   # Read request latency (cycles)
read_latency[160-179]          =        33852   # Read request latency (cycles)
read_latency[180-199]          =        28173   # Read request latency (cycles)
read_latency[200-]             =       206131   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   1.6842e+08   # Write energy
read_energy                    =  4.35761e+09   # Read energy
act_energy                     =   6.3221e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.30388e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.46387e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.8105e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7897e+09   # Active standby energy rank.1
average_read_latency           =      138.229   # Average read request latency (cycles)
average_interarrival           =      8.97172   # Average request interarrival latency (cycles)
total_energy                   =  1.81399e+10   # Total energy (pJ)
average_power                  =      1813.99   # Average power (mW)
average_bandwidth              =      9.51067   # Average bandwidth
