Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Dec  9 17:17:39 2025
| Host         : DESKTOP-TGQSMCG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           12 |
| No           | No                    | Yes                    |              10 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             219 |           97 |
| Yes          | No                    | Yes                    |              39 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                       |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                            | delta_rule_unit/fpu_mul/rst_mul      |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_adder2/FSM_sequential_state[2]_i_1_n_0 | delta_rule_unit/fpu_adder2/rst_adder |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_mul/state[3]_i_1_n_0                   | delta_rule_unit/fpu_mul/rst_mul      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_adder2/sum_exp0                        |                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                            | btnd_IBUF                            |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_mul/eZ0                                |                                      |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_adder2/A_exp0                          |                                      |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_mul/M_full0                            |                                      |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_adder2/A_mantissa[24]_i_1_n_0          |                                      |               20 |             23 |         1.15 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_mul/mant0                              |                                      |                4 |             23 |         5.75 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_adder2/B_mantissa[24]_i_1_n_0          |                                      |               20 |             24 |         1.20 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_adder2/sum_mantissa0                   |                                      |               15 |             25 |         1.67 |
|  clk_IBUF_BUFG |                                                            |                                      |               12 |             27 |         2.25 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_mul/product[31]_i_1_n_0                | delta_rule_unit/fpu_mul/rst_mul      |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_adder2/sum0                            |                                      |               12 |             33 |         2.75 |
|  clk_IBUF_BUFG | delta_rule_unit/fpu_mul/M_norm0                            |                                      |               10 |             47 |         4.70 |
+----------------+------------------------------------------------------------+--------------------------------------+------------------+----------------+--------------+


