# VectorFFT codelet bench + dispatch infrastructure

Radix-generic ATLAS-style autotuning for VectorFFT codelets. Per-chip
calibration emits dispatcher headers that the registry picks up.

## What this does

For a given radix R, measures every codelet variant across a sweep of
`(me, ios)` points on the current machine, then emits per-protocol
dispatcher headers plus a plan-wisdom header:

    vfft_r{R}_t1_dit_dispatch.h       # flat protocol dispatcher
    vfft_r{R}_t1_dit_log3_dispatch.h  # log3 protocol dispatcher
    vfft_r{R}_t1s_dit_dispatch.h      # t1s protocol dispatcher
    vfft_r{R}_plan_wisdom.h           # protocol selection for planner

The generated headers drop into the existing VectorFFT build; the
registry's `_REG_T1(R)` / `_REG_T1_LOG3(R)` / `_REG_T1S(R)` macros
resolve to the dispatcher (which is `static inline` and picks among
its variants based on `(me, ios)`).

## Architecture

One dispatcher per protocol per radix. A **protocol** is a contract
between the planner (which populates the twiddle buffer) and the
codelet (which reads from it):

- **flat**: `W_re` has `(R-1) * me` doubles; codelet reads per-m per-leg.
  Variants: `ct_t1_dit`, `ct_t1_dit_u2`, `ct_t1_dit_log1`.
- **log3**: `W_re` has `me` doubles (w1 only); codelet derives w2, w3.
  Variants: `ct_t1_dit_log3`.
- **t1s**: `W_re` has `R-1` scalars; codelet broadcasts once before the
  m-loop. Requires K-blocked execution at the planner level.
  Variants: `ct_t1s_dit`.

Within each protocol, the bench picks the winning variant per
`(me, ios)`. Across protocols, plan-wisdom emits decision functions
(`radix{R}_prefer_log3(me, ios)` etc) that the planner consults when
building a plan.

## Pipeline

    python common/bench.py --radix-dir radixes/r4 --phase generate
    python common/bench.py --radix-dir radixes/r4 --phase compile
    python common/bench.py --radix-dir radixes/r4 --phase run
    # --> bench_out/r4/measurements.jsonl

    python common/select_and_emit.py --radix-dir radixes/r4
    # --> generated/vfft_r4_*.h

Each phase idempotent. `--phase run` resumes from existing jsonl.

## Portability

### Linux (default)
Container or Ubuntu with `gcc` on PATH. Nothing special.

```
python3 common/bench.py --radix-dir radixes/r4 --phase all
```

### Windows + ICX (Tugbars's production target)

Set up Intel oneAPI environment (ICX + LLD), then:

```
set CC=icx
python common\bench.py --radix-dir radixes\r4 --phase all
```

ICX on Windows uses LLD linker by default. AVX-512 candidates auto-skip
via CPUID at harness runtime (Raptor Lake has AVX-512 fused off).

### Windows + MSVC (fallback)

```
set CC=cl
python common\bench.py --radix-dir radixes\r4 --phase all
```

MSVC only accepts one `/arch:` at a time; infrastructure picks the widest
ISA any candidate requires.

### Override the compiler

`VFFT_CC` takes precedence over `CC`. Absolute paths work:

```
set VFFT_CC=C:\Program Files (x86)\Intel\oneAPI\compiler\latest\bin\icx.exe
```

## Adding a new radix

Create `radixes/rN/` with:

- `gen_radixN.py` — codelet generator. Must expose a `VARIANTS` dict
  mapping variant IDs to `(function_base, protocol)`, plus `function_name(v, isa, dir)` and `protocol(v)` helpers.
  Must support `--isa {avx2|avx512|scalar}` to emit the ISA header.
- `candidates.py` — exposes `RADIX`, `GEN_SCRIPT`, `enumerate_all()`,
  `sweep_grid(variant)`, `function_name(v, isa, dir)`, `protocol(v)`.

The bench infrastructure in `common/` is radix-agnostic — no changes
required.

## Files in bench_out/r{R}/

- `staging/fft_radix{R}_{isa}.h` — generator output per ISA
- `build/vfft_harness_candidates_{isa}.c` — per-ISA candidate tables
- `build/vfft_harness_candidates.c` — aggregator
- `build/harness[.exe]` — measurement binary
- `measurements.jsonl` — raw results, one JSON object per line

## Troubleshooting

**"No C compiler found"**: install gcc/clang/icx, or set `VFFT_CC`.

**AVX-512 candidates measured as "skipped" on Raptor Lake**: expected —
Raptor Lake has AVX-512 fused off. The bench correctly skips them via
`__builtin_cpu_supports("avx512f")` CPUID.

**Duplicate symbol errors at link time**: the infrastructure splits one
TU per ISA to avoid scalar-codelet name collisions. If you hit this,
check that `emit_candidate_table` is producing separate `vfft_harness_candidates_{isa}.c`
files and not a single shared one.

**Windows cp1252 decode errors**: make sure `subprocess` calls go through
`common/bench.py`'s `_run` helper, which forces `PYTHONIOENCODING=utf-8`
on child processes.
