Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/05-openroad-globalplacement/generic_piplined_multiplier.odb'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0027] Inserted 17 input buffers.
[INFO RSZ-0028] Inserted 16 output buffers.
[INFO RSZ-0058] Using max wire length 6335um.
Iteration | Resized | Buffers | Nets repaired | Remaining
---------------------------------------------------------
        0 |       0 |       0 |             0 |       484
       10 |       9 |       0 |             0 |       474
       20 |      18 |       0 |             0 |       464
       30 |      27 |       0 |             0 |       454
       40 |      36 |       0 |             0 |       444
       50 |      46 |       0 |             0 |       434
       60 |      56 |       0 |             0 |       424
       70 |      66 |       0 |             0 |       414
       80 |      76 |       0 |             0 |       404
       90 |      86 |       0 |             0 |       394
      100 |      93 |       0 |             0 |       384
      110 |     103 |       0 |             0 |       374
      120 |     112 |       1 |             1 |       364
      130 |     122 |       1 |             1 |       354
      140 |     132 |       1 |             1 |       344
      150 |     141 |       1 |             1 |       334
      160 |     151 |       1 |             1 |       324
      170 |     161 |       1 |             1 |       314
      180 |     171 |       1 |             1 |       304
      190 |     181 |       1 |             1 |       294
      200 |     191 |       1 |             1 |       284
      210 |     201 |       1 |             1 |       274
      220 |     209 |       1 |             1 |       264
      230 |     219 |       1 |             1 |       254
      240 |     229 |       1 |             1 |       244
      250 |     239 |       1 |             1 |       234
      260 |     249 |       1 |             1 |       224
      270 |     259 |       1 |             1 |       214
      280 |     269 |       1 |             1 |       204
      290 |     279 |       1 |             1 |       194
      300 |     289 |       1 |             1 |       184
      310 |     299 |       1 |             1 |       174
      320 |     309 |       1 |             1 |       164
      330 |     316 |       1 |             1 |       154
      340 |     316 |       1 |             1 |       144
      350 |     316 |       1 |             1 |       134
      360 |     316 |       1 |             1 |       124
      370 |     316 |       1 |             1 |       114
      380 |     316 |       1 |             1 |       104
      390 |     316 |       1 |             1 |        94
      400 |     326 |       1 |             1 |        84
      410 |     336 |       1 |             1 |        74
      420 |     346 |       1 |             1 |        64
      430 |     355 |       1 |             1 |        54
      440 |     363 |       1 |             1 |        44
      450 |     372 |       1 |             1 |        34
      460 |     394 |      23 |            11 |        24
      470 |     406 |      33 |            17 |        14
      480 |     406 |      33 |            17 |         4
    final |     406 |      33 |            17 |         0
---------------------------------------------------------
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0035] Found 16 fanout violations.
[INFO RSZ-0038] Inserted 33 buffers in 17 nets.
[INFO RSZ-0039] Resized 406 instances.
Placement Analysis
---------------------------------
total displacement       1116.1 u
average displacement        2.2 u
max displacement            9.2 u
original HPWL            4860.4 u
legalized HPWL           5947.5 u
delta HPWL                   22 %

[INFO DPL-0020] Mirrored 143 instances
[INFO DPL-0021] HPWL before            5947.5 u
[INFO DPL-0022] HPWL after             5759.1 u
[INFO DPL-0023] HPWL delta               -3.2 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     66     330.32
  Inverter                                 69     259.00
  Sequential cell                          64    1601.54
  Multi-Input combinational cell          300    2061.98
  Total                                   499    4252.83
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/06-openroad-repairdesignpostgpl/generic_piplined_multiplier.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/06-openroad-repairdesignpostgpl/generic_piplined_multiplier.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/06-openroad-repairdesignpostgpl/generic_piplined_multiplier.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/06-openroad-repairdesignpostgpl/generic_piplined_multiplier.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_13-36-28/06-openroad-repairdesignpostgpl/generic_piplined_multiplier.sdc'…
