-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn_thread_cnn_ctrl is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ctrl_sink_0_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    ctrl_sink_0_empty_n : IN STD_LOGIC;
    ctrl_sink_0_read : OUT STD_LOGIC;
    ctrl_sink_1_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    ctrl_sink_1_empty_n : IN STD_LOGIC;
    ctrl_sink_1_read : OUT STD_LOGIC;
    ctrl_sink_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    ctrl_sink_2_empty_n : IN STD_LOGIC;
    ctrl_sink_2_read : OUT STD_LOGIC;
    r2_data_W_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r2_data_W_status_ap_vld : OUT STD_LOGIC;
    r3_data_P_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r3_data_P_status_ap_vld : OUT STD_LOGIC;
    r4_input_BW_N_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r4_input_BW_N_status_ap_vld : OUT STD_LOGIC;
    r5_output_BW_N_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r5_output_BW_N_status_ap_vld : OUT STD_LOGIC;
    r6_pe_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r6_pe_n_status_ap_vld : OUT STD_LOGIC;
    r7_pe_bw_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r7_pe_bw_n_status_ap_vld : OUT STD_LOGIC;
    r8_wbuf_size_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r8_wbuf_size_status_ap_vld : OUT STD_LOGIC;
    r9_data_buf_clb_size_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r9_data_buf_clb_size_status_ap_vld : OUT STD_LOGIC;
    r10_data_buf_clb_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r10_data_buf_clb_n_status_ap_vld : OUT STD_LOGIC;
    r11_data_buf_shift_size_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r11_data_buf_shift_size_status_ap_vld : OUT STD_LOGIC;
    r12_data_out_n_status : OUT STD_LOGIC_VECTOR (31 downto 0);
    r12_data_out_n_status_ap_vld : OUT STD_LOGIC;
    sc_fifo_chn_1_din : OUT STD_LOGIC_VECTOR (30 downto 0);
    sc_fifo_chn_1_full_n : IN STD_LOGIC;
    sc_fifo_chn_1_write : OUT STD_LOGIC;
    sc_fifo_chn_110_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    sc_fifo_chn_110_full_n : IN STD_LOGIC;
    sc_fifo_chn_110_write : OUT STD_LOGIC;
    sc_fifo_chn_111_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_111_full_n : IN STD_LOGIC;
    sc_fifo_chn_111_write : OUT STD_LOGIC;
    sc_fifo_chn_112_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_112_full_n : IN STD_LOGIC;
    sc_fifo_chn_112_write : OUT STD_LOGIC;
    sc_fifo_chn_113_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_113_full_n : IN STD_LOGIC;
    sc_fifo_chn_113_write : OUT STD_LOGIC;
    sc_fifo_chn_114_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_114_full_n : IN STD_LOGIC;
    sc_fifo_chn_114_write : OUT STD_LOGIC;
    sc_fifo_chn_115_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_115_full_n : IN STD_LOGIC;
    sc_fifo_chn_115_write : OUT STD_LOGIC;
    sc_fifo_chn_116_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_116_full_n : IN STD_LOGIC;
    sc_fifo_chn_116_write : OUT STD_LOGIC;
    sc_fifo_chn_117_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    sc_fifo_chn_117_full_n : IN STD_LOGIC;
    sc_fifo_chn_117_write : OUT STD_LOGIC;
    sc_fifo_chn_118_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_118_full_n : IN STD_LOGIC;
    sc_fifo_chn_118_write : OUT STD_LOGIC;
    sc_fifo_chn_119_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_119_full_n : IN STD_LOGIC;
    sc_fifo_chn_119_write : OUT STD_LOGIC;
    sc_fifo_chn_120_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    sc_fifo_chn_120_full_n : IN STD_LOGIC;
    sc_fifo_chn_120_write : OUT STD_LOGIC;
    sc_fifo_chn_121_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    sc_fifo_chn_121_full_n : IN STD_LOGIC;
    sc_fifo_chn_121_write : OUT STD_LOGIC;
    sc_fifo_chn_122_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_122_full_n : IN STD_LOGIC;
    sc_fifo_chn_122_write : OUT STD_LOGIC;
    sc_fifo_chn_123_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_123_full_n : IN STD_LOGIC;
    sc_fifo_chn_123_write : OUT STD_LOGIC;
    sc_fifo_chn_124_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_124_full_n : IN STD_LOGIC;
    sc_fifo_chn_124_write : OUT STD_LOGIC;
    sc_fifo_chn_125_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_125_full_n : IN STD_LOGIC;
    sc_fifo_chn_125_write : OUT STD_LOGIC;
    sc_fifo_chn_126_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_126_full_n : IN STD_LOGIC;
    sc_fifo_chn_126_write : OUT STD_LOGIC;
    sc_fifo_chn_127_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    sc_fifo_chn_127_full_n : IN STD_LOGIC;
    sc_fifo_chn_127_write : OUT STD_LOGIC );
end;


architecture behav of cnn_thread_cnn_ctrl is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_7 : STD_LOGIC_VECTOR (7 downto 0) := "00000111";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv8_5 : STD_LOGIC_VECTOR (7 downto 0) := "00000101";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv8_A : STD_LOGIC_VECTOR (7 downto 0) := "00001010";
    constant ap_const_lv8_B : STD_LOGIC_VECTOR (7 downto 0) := "00001011";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv8_D : STD_LOGIC_VECTOR (7 downto 0) := "00001101";
    constant ap_const_lv8_E : STD_LOGIC_VECTOR (7 downto 0) := "00001110";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv8_11 : STD_LOGIC_VECTOR (7 downto 0) := "00010001";
    constant ap_const_lv8_12 : STD_LOGIC_VECTOR (7 downto 0) := "00010010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";

    signal ctrl_sink_0_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ctrl_sink_1_blk_n : STD_LOGIC;
    signal ctrl_sink_2_blk_n : STD_LOGIC;
    signal sc_fifo_chn_1_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal p_072_0_reg_2801 : STD_LOGIC_VECTOR (7 downto 0);
    signal sc_fifo_chn_110_blk_n : STD_LOGIC;
    signal sc_fifo_chn_111_blk_n : STD_LOGIC;
    signal sc_fifo_chn_112_blk_n : STD_LOGIC;
    signal sc_fifo_chn_113_blk_n : STD_LOGIC;
    signal sc_fifo_chn_114_blk_n : STD_LOGIC;
    signal sc_fifo_chn_115_blk_n : STD_LOGIC;
    signal sc_fifo_chn_116_blk_n : STD_LOGIC;
    signal sc_fifo_chn_117_blk_n : STD_LOGIC;
    signal sc_fifo_chn_118_blk_n : STD_LOGIC;
    signal sc_fifo_chn_119_blk_n : STD_LOGIC;
    signal sc_fifo_chn_120_blk_n : STD_LOGIC;
    signal sc_fifo_chn_121_blk_n : STD_LOGIC;
    signal sc_fifo_chn_122_blk_n : STD_LOGIC;
    signal sc_fifo_chn_123_blk_n : STD_LOGIC;
    signal sc_fifo_chn_124_blk_n : STD_LOGIC;
    signal sc_fifo_chn_125_blk_n : STD_LOGIC;
    signal sc_fifo_chn_126_blk_n : STD_LOGIC;
    signal sc_fifo_chn_127_blk_n : STD_LOGIC;
    signal val_data_V_reg_2917 : STD_LOGIC_VECTOR (63 downto 0);
    signal io_acc_block_signal_op1974 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal val_tlast_V_fu_2816_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_2824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_p_072_0_reg_2801 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_310 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state2;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (val_tlast_V_fu_2816_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_072_0_reg_2801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_310)) then
                if ((icmp_ln879_fu_2824_p2 = ap_const_lv1_1)) then 
                    p_072_0_reg_2801 <= ap_const_lv8_FF;
                elsif ((icmp_ln879_fu_2824_p2 = ap_const_lv1_0)) then 
                    p_072_0_reg_2801 <= ctrl_sink_0_dout(63 downto 56);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    p_072_0_reg_2801 <= ap_phi_reg_pp0_iter0_p_072_0_reg_2801;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                val_data_V_reg_2917 <= ctrl_sink_0_dout;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(sc_fifo_chn_1_full_n, sc_fifo_chn_110_full_n, sc_fifo_chn_111_full_n, sc_fifo_chn_112_full_n, sc_fifo_chn_113_full_n, sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, sc_fifo_chn_118_full_n, sc_fifo_chn_119_full_n, sc_fifo_chn_120_full_n, sc_fifo_chn_121_full_n, sc_fifo_chn_122_full_n, sc_fifo_chn_123_full_n, sc_fifo_chn_124_full_n, sc_fifo_chn_125_full_n, sc_fifo_chn_126_full_n, sc_fifo_chn_127_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, io_acc_block_signal_op1974)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((sc_fifo_chn_127_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_8)) or ((sc_fifo_chn_126_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_1)) or ((sc_fifo_chn_125_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_12)) or ((sc_fifo_chn_124_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_11)) or ((sc_fifo_chn_123_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_10)) or ((sc_fifo_chn_122_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_F)) or ((sc_fifo_chn_121_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_E)) or ((sc_fifo_chn_120_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_D)) or ((sc_fifo_chn_119_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_C)) or ((sc_fifo_chn_118_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_B)) or ((sc_fifo_chn_117_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_A)) or ((sc_fifo_chn_116_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_9)) or ((sc_fifo_chn_115_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_6)) or ((sc_fifo_chn_114_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_5)) or ((sc_fifo_chn_113_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_4)) or ((sc_fifo_chn_112_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_3)) or ((sc_fifo_chn_111_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_2)) or ((sc_fifo_chn_110_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_7)) or ((sc_fifo_chn_1_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_0)))) or ((io_acc_block_signal_op1974 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(sc_fifo_chn_1_full_n, sc_fifo_chn_110_full_n, sc_fifo_chn_111_full_n, sc_fifo_chn_112_full_n, sc_fifo_chn_113_full_n, sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, sc_fifo_chn_118_full_n, sc_fifo_chn_119_full_n, sc_fifo_chn_120_full_n, sc_fifo_chn_121_full_n, sc_fifo_chn_122_full_n, sc_fifo_chn_123_full_n, sc_fifo_chn_124_full_n, sc_fifo_chn_125_full_n, sc_fifo_chn_126_full_n, sc_fifo_chn_127_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, io_acc_block_signal_op1974)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((sc_fifo_chn_127_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_8)) or ((sc_fifo_chn_126_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_1)) or ((sc_fifo_chn_125_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_12)) or ((sc_fifo_chn_124_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_11)) or ((sc_fifo_chn_123_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_10)) or ((sc_fifo_chn_122_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_F)) or ((sc_fifo_chn_121_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_E)) or ((sc_fifo_chn_120_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_D)) or ((sc_fifo_chn_119_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_C)) or ((sc_fifo_chn_118_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_B)) or ((sc_fifo_chn_117_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_A)) or ((sc_fifo_chn_116_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_9)) or ((sc_fifo_chn_115_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_6)) or ((sc_fifo_chn_114_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_5)) or ((sc_fifo_chn_113_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_4)) or ((sc_fifo_chn_112_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_3)) or ((sc_fifo_chn_111_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_2)) or ((sc_fifo_chn_110_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_7)) or ((sc_fifo_chn_1_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_0)))) or ((io_acc_block_signal_op1974 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(sc_fifo_chn_1_full_n, sc_fifo_chn_110_full_n, sc_fifo_chn_111_full_n, sc_fifo_chn_112_full_n, sc_fifo_chn_113_full_n, sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, sc_fifo_chn_118_full_n, sc_fifo_chn_119_full_n, sc_fifo_chn_120_full_n, sc_fifo_chn_121_full_n, sc_fifo_chn_122_full_n, sc_fifo_chn_123_full_n, sc_fifo_chn_124_full_n, sc_fifo_chn_125_full_n, sc_fifo_chn_126_full_n, sc_fifo_chn_127_full_n, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, io_acc_block_signal_op1974)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((sc_fifo_chn_127_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_8)) or ((sc_fifo_chn_126_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_1)) or ((sc_fifo_chn_125_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_12)) or ((sc_fifo_chn_124_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_11)) or ((sc_fifo_chn_123_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_10)) or ((sc_fifo_chn_122_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_F)) or ((sc_fifo_chn_121_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_E)) or ((sc_fifo_chn_120_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_D)) or ((sc_fifo_chn_119_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_C)) or ((sc_fifo_chn_118_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_B)) or ((sc_fifo_chn_117_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_A)) or ((sc_fifo_chn_116_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_9)) or ((sc_fifo_chn_115_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_6)) or ((sc_fifo_chn_114_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_5)) or ((sc_fifo_chn_113_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_4)) or ((sc_fifo_chn_112_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_3)) or ((sc_fifo_chn_111_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_2)) or ((sc_fifo_chn_110_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_7)) or ((sc_fifo_chn_1_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_0)))) or ((io_acc_block_signal_op1974 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)));
    end process;


    ap_block_state3_pp0_stage0_iter0_assign_proc : process(io_acc_block_signal_op1974)
    begin
                ap_block_state3_pp0_stage0_iter0 <= (io_acc_block_signal_op1974 = ap_const_logic_0);
    end process;


    ap_block_state4_pp0_stage0_iter1_assign_proc : process(sc_fifo_chn_1_full_n, sc_fifo_chn_110_full_n, sc_fifo_chn_111_full_n, sc_fifo_chn_112_full_n, sc_fifo_chn_113_full_n, sc_fifo_chn_114_full_n, sc_fifo_chn_115_full_n, sc_fifo_chn_116_full_n, sc_fifo_chn_117_full_n, sc_fifo_chn_118_full_n, sc_fifo_chn_119_full_n, sc_fifo_chn_120_full_n, sc_fifo_chn_121_full_n, sc_fifo_chn_122_full_n, sc_fifo_chn_123_full_n, sc_fifo_chn_124_full_n, sc_fifo_chn_125_full_n, sc_fifo_chn_126_full_n, sc_fifo_chn_127_full_n, p_072_0_reg_2801)
    begin
                ap_block_state4_pp0_stage0_iter1 <= (((sc_fifo_chn_127_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_8)) or ((sc_fifo_chn_126_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_1)) or ((sc_fifo_chn_125_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_12)) or ((sc_fifo_chn_124_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_11)) or ((sc_fifo_chn_123_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_10)) or ((sc_fifo_chn_122_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_F)) or ((sc_fifo_chn_121_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_E)) or ((sc_fifo_chn_120_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_D)) or ((sc_fifo_chn_119_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_C)) or ((sc_fifo_chn_118_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_B)) or ((sc_fifo_chn_117_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_A)) or ((sc_fifo_chn_116_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_9)) or ((sc_fifo_chn_115_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_6)) or ((sc_fifo_chn_114_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_5)) or ((sc_fifo_chn_113_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_4)) or ((sc_fifo_chn_112_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_3)) or ((sc_fifo_chn_111_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_2)) or ((sc_fifo_chn_110_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_7)) or ((sc_fifo_chn_1_full_n = ap_const_logic_0) and (p_072_0_reg_2801 = ap_const_lv8_0)));
    end process;


    ap_condition_310_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_310 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_072_0_reg_2801 <= "XXXXXXXX";

    ctrl_sink_0_blk_n_assign_proc : process(ctrl_sink_0_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ctrl_sink_0_blk_n <= ctrl_sink_0_empty_n;
        else 
            ctrl_sink_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_sink_0_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ctrl_sink_0_read <= ap_const_logic_1;
        else 
            ctrl_sink_0_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_sink_1_blk_n_assign_proc : process(ctrl_sink_1_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ctrl_sink_1_blk_n <= ctrl_sink_1_empty_n;
        else 
            ctrl_sink_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_sink_1_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ctrl_sink_1_read <= ap_const_logic_1;
        else 
            ctrl_sink_1_read <= ap_const_logic_0;
        end if; 
    end process;


    ctrl_sink_2_blk_n_assign_proc : process(ctrl_sink_2_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ctrl_sink_2_blk_n <= ctrl_sink_2_empty_n;
        else 
            ctrl_sink_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    ctrl_sink_2_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ctrl_sink_2_read <= ap_const_logic_1;
        else 
            ctrl_sink_2_read <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln879_fu_2824_p2 <= "1" when (ctrl_sink_2_dout = ap_const_lv8_0) else "0";
    io_acc_block_signal_op1974 <= (ctrl_sink_2_empty_n and ctrl_sink_1_empty_n and ctrl_sink_0_empty_n);
    r10_data_buf_clb_n_status <= ap_const_lv32_0;
    r10_data_buf_clb_n_status_ap_vld <= ap_const_logic_0;
    r11_data_buf_shift_size_status <= ap_const_lv32_0;
    r11_data_buf_shift_size_status_ap_vld <= ap_const_logic_0;
    r12_data_out_n_status <= ap_const_lv32_0;
    r12_data_out_n_status_ap_vld <= ap_const_logic_0;
    r2_data_W_status <= ap_const_lv32_0;
    r2_data_W_status_ap_vld <= ap_const_logic_0;
    r3_data_P_status <= ap_const_lv32_0;
    r3_data_P_status_ap_vld <= ap_const_logic_0;
    r4_input_BW_N_status <= ap_const_lv32_0;
    r4_input_BW_N_status_ap_vld <= ap_const_logic_0;
    r5_output_BW_N_status <= ap_const_lv32_0;
    r5_output_BW_N_status_ap_vld <= ap_const_logic_0;
    r6_pe_n_status <= ap_const_lv32_0;
    r6_pe_n_status_ap_vld <= ap_const_logic_0;
    r7_pe_bw_n_status <= ap_const_lv32_0;
    r7_pe_bw_n_status_ap_vld <= ap_const_logic_0;
    r8_wbuf_size_status <= ap_const_lv32_0;
    r8_wbuf_size_status_ap_vld <= ap_const_logic_0;
    r9_data_buf_clb_size_status <= ap_const_lv32_0;
    r9_data_buf_clb_size_status_ap_vld <= ap_const_logic_0;

    sc_fifo_chn_110_blk_n_assign_proc : process(sc_fifo_chn_110_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_7) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_110_blk_n <= sc_fifo_chn_110_full_n;
        else 
            sc_fifo_chn_110_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_110_din <= val_data_V_reg_2917(32 - 1 downto 0);

    sc_fifo_chn_110_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_7))) then 
            sc_fifo_chn_110_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_110_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_111_blk_n_assign_proc : process(sc_fifo_chn_111_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_2) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_111_blk_n <= sc_fifo_chn_111_full_n;
        else 
            sc_fifo_chn_111_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_111_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_111_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_2))) then 
            sc_fifo_chn_111_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_111_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_112_blk_n_assign_proc : process(sc_fifo_chn_112_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_3) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_112_blk_n <= sc_fifo_chn_112_full_n;
        else 
            sc_fifo_chn_112_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_112_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_112_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_3))) then 
            sc_fifo_chn_112_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_112_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_113_blk_n_assign_proc : process(sc_fifo_chn_113_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_4) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_113_blk_n <= sc_fifo_chn_113_full_n;
        else 
            sc_fifo_chn_113_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_113_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_113_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_4))) then 
            sc_fifo_chn_113_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_113_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_114_blk_n_assign_proc : process(sc_fifo_chn_114_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_5) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_114_blk_n <= sc_fifo_chn_114_full_n;
        else 
            sc_fifo_chn_114_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_114_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_114_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_5))) then 
            sc_fifo_chn_114_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_114_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_115_blk_n_assign_proc : process(sc_fifo_chn_115_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_6) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_115_blk_n <= sc_fifo_chn_115_full_n;
        else 
            sc_fifo_chn_115_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_115_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_115_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_6))) then 
            sc_fifo_chn_115_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_115_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_116_blk_n_assign_proc : process(sc_fifo_chn_116_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_9) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_116_blk_n <= sc_fifo_chn_116_full_n;
        else 
            sc_fifo_chn_116_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_116_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_116_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_9))) then 
            sc_fifo_chn_116_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_116_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_117_blk_n_assign_proc : process(sc_fifo_chn_117_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_A) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_117_blk_n <= sc_fifo_chn_117_full_n;
        else 
            sc_fifo_chn_117_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_117_din <= val_data_V_reg_2917(1 - 1 downto 0);

    sc_fifo_chn_117_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_A))) then 
            sc_fifo_chn_117_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_117_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_118_blk_n_assign_proc : process(sc_fifo_chn_118_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_B) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_118_blk_n <= sc_fifo_chn_118_full_n;
        else 
            sc_fifo_chn_118_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_118_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_118_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_B))) then 
            sc_fifo_chn_118_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_118_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_119_blk_n_assign_proc : process(sc_fifo_chn_119_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_C) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_119_blk_n <= sc_fifo_chn_119_full_n;
        else 
            sc_fifo_chn_119_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_119_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_119_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_C))) then 
            sc_fifo_chn_119_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_119_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_120_blk_n_assign_proc : process(sc_fifo_chn_120_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_D) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_120_blk_n <= sc_fifo_chn_120_full_n;
        else 
            sc_fifo_chn_120_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_120_din <= val_data_V_reg_2917(1 - 1 downto 0);

    sc_fifo_chn_120_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_D))) then 
            sc_fifo_chn_120_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_120_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_121_blk_n_assign_proc : process(sc_fifo_chn_121_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_E) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_121_blk_n <= sc_fifo_chn_121_full_n;
        else 
            sc_fifo_chn_121_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_121_din <= val_data_V_reg_2917(1 - 1 downto 0);

    sc_fifo_chn_121_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_E))) then 
            sc_fifo_chn_121_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_121_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_122_blk_n_assign_proc : process(sc_fifo_chn_122_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_F) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_122_blk_n <= sc_fifo_chn_122_full_n;
        else 
            sc_fifo_chn_122_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_122_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_122_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_F))) then 
            sc_fifo_chn_122_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_122_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_123_blk_n_assign_proc : process(sc_fifo_chn_123_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_10) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_123_blk_n <= sc_fifo_chn_123_full_n;
        else 
            sc_fifo_chn_123_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_123_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_123_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_10))) then 
            sc_fifo_chn_123_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_123_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_124_blk_n_assign_proc : process(sc_fifo_chn_124_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_11) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_124_blk_n <= sc_fifo_chn_124_full_n;
        else 
            sc_fifo_chn_124_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_124_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_124_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_11))) then 
            sc_fifo_chn_124_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_124_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_125_blk_n_assign_proc : process(sc_fifo_chn_125_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_12) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_125_blk_n <= sc_fifo_chn_125_full_n;
        else 
            sc_fifo_chn_125_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_125_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_125_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_12))) then 
            sc_fifo_chn_125_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_125_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_126_blk_n_assign_proc : process(sc_fifo_chn_126_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_126_blk_n <= sc_fifo_chn_126_full_n;
        else 
            sc_fifo_chn_126_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_126_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_126_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_1))) then 
            sc_fifo_chn_126_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_126_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_127_blk_n_assign_proc : process(sc_fifo_chn_127_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_8) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_127_blk_n <= sc_fifo_chn_127_full_n;
        else 
            sc_fifo_chn_127_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_127_din <= val_data_V_reg_2917(16 - 1 downto 0);

    sc_fifo_chn_127_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_8))) then 
            sc_fifo_chn_127_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_127_write <= ap_const_logic_0;
        end if; 
    end process;


    sc_fifo_chn_1_blk_n_assign_proc : process(sc_fifo_chn_1_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            sc_fifo_chn_1_blk_n <= sc_fifo_chn_1_full_n;
        else 
            sc_fifo_chn_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    sc_fifo_chn_1_din <= val_data_V_reg_2917(31 - 1 downto 0);

    sc_fifo_chn_1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, p_072_0_reg_2801, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (p_072_0_reg_2801 = ap_const_lv8_0))) then 
            sc_fifo_chn_1_write <= ap_const_logic_1;
        else 
            sc_fifo_chn_1_write <= ap_const_logic_0;
        end if; 
    end process;

    val_tlast_V_fu_2816_p1 <= ctrl_sink_1_dout;
end behav;
