[options]
mode prove
multiclock on

[engines]
smtbmc
# abc pdr
# aiger avy
# aiger suprove

[script]
read_verilog -DCLKGATE_STANDALONE -formal clkgate.v
prep -top clkgate

[files]
clkgate.v
